// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C8,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "bai2")
  (DATE "03/23/2025 10:30:17")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (513:513:513))
        (PORT datab (707:707:707) (828:828:828))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (516:516:516))
        (PORT datac (368:368:368) (442:442:442))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (511:511:511))
        (PORT datab (388:388:388) (469:469:469))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (526:526:526))
        (PORT datab (382:382:382) (469:469:469))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (523:523:523))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (375:375:375) (447:447:447))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (534:534:534))
        (PORT datac (838:838:838) (984:984:984))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (535:535:535))
        (PORT datab (384:384:384) (465:465:465))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (828:828:828))
        (PORT datac (567:567:567) (671:671:671))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (382:382:382) (459:459:459))
        (PORT datac (568:568:568) (672:672:672))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (471:471:471))
        (PORT datac (569:569:569) (674:674:674))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (828:828:828))
        (PORT datab (596:596:596) (706:706:706))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (470:470:470))
        (PORT datab (597:597:597) (708:708:708))
        (PORT datac (117:117:117) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (597:597:597) (707:707:707))
        (PORT datac (838:838:838) (985:985:985))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (469:469:469))
        (PORT datac (548:548:548) (638:638:638))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\UART_TXD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2852:2852:2852) (2482:2482:2482))
        (IOPATH i o (2852:2852:2852) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1691:1691:1691) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2551:2551:2551) (2206:2206:2206))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2419:2419:2419) (2794:2794:2794))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2419:2419:2419) (2794:2794:2794))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2572:2572:2572) (2220:2220:2220))
        (PORT datad (369:369:369) (441:441:441))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (192:192:192))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2795:2795:2795) (2488:2488:2488))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2571:2571:2571) (2218:2218:2218))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (216:216:216))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2795:2795:2795) (2488:2488:2488))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (218:218:218))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (2571:2571:2571) (2219:2219:2219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (2571:2571:2571) (2219:2219:2219))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2253:2253:2253))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (135:135:135) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2817:2817:2817) (2495:2495:2495))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2623:2623:2623) (2252:2252:2252))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2817:2817:2817) (2495:2495:2495))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2626:2626:2626) (2254:2254:2254))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2253:2253:2253))
        (PORT datac (123:123:123) (168:168:168))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (470:470:470))
        (PORT datab (313:313:313) (382:382:382))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2817:2817:2817) (2495:2495:2495))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2253:2253:2253))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datac (141:141:141) (181:181:181))
        (PORT datad (299:299:299) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2625:2625:2625) (2254:2254:2254))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2626:2626:2626) (2254:2254:2254))
        (PORT datab (476:476:476) (561:561:561))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (2224:2224:2224) (1954:1954:1954))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (165:165:165))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (568:568:568) (510:510:510))
        (PORT ena (631:631:631) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (227:227:227))
        (PORT datab (207:207:207) (268:268:268))
        (PORT datac (208:208:208) (260:260:260))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (478:478:478) (429:429:429))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (478:478:478))
        (PORT datad (396:396:396) (465:465:465))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (890:890:890))
        (PORT datab (411:411:411) (490:490:490))
        (PORT datac (475:475:475) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (395:395:395) (479:479:479))
        (PORT datac (2082:2082:2082) (1798:1798:1798))
        (PORT datad (392:392:392) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (488:488:488))
        (PORT datab (201:201:201) (243:243:243))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (706:706:706))
        (PORT datad (517:517:517) (611:611:611))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (461:461:461))
        (PORT datab (160:160:160) (213:213:213))
        (PORT datad (317:317:317) (363:363:363))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (656:656:656) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (614:614:614))
        (PORT datac (525:525:525) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (249:249:249))
        (PORT datab (166:166:166) (225:225:225))
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (308:308:308) (353:353:353))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (308:308:308) (354:354:354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (131:131:131) (178:178:178))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (130:130:130) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (387:387:387) (418:418:418))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1292:1292:1292) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (599:599:599))
        (PORT datad (164:164:164) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (232:232:232))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (341:341:341) (373:373:373))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (PORT ena (451:451:451) (431:431:431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (458:458:458))
        (PORT datad (403:403:403) (489:489:489))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (272:272:272))
        (PORT datab (499:499:499) (579:579:579))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (709:709:709))
        (PORT datac (384:384:384) (455:455:455))
        (PORT datad (190:190:190) (240:240:240))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (279:279:279))
        (PORT datad (228:228:228) (283:283:283))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (526:526:526))
        (PORT datab (487:487:487) (561:561:561))
        (PORT datac (334:334:334) (390:390:390))
        (PORT datad (577:577:577) (680:680:680))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (643:643:643))
        (PORT datab (595:595:595) (705:705:705))
        (PORT datac (275:275:275) (311:311:311))
        (PORT datad (417:417:417) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (525:525:525))
        (PORT datac (384:384:384) (456:456:456))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (532:532:532))
        (PORT datab (346:346:346) (403:403:403))
        (PORT datac (474:474:474) (542:542:542))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (825:825:825))
        (PORT datab (399:399:399) (477:477:477))
        (PORT datac (375:375:375) (446:446:446))
        (PORT datad (405:405:405) (493:493:493))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (536:536:536))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (336:336:336) (392:392:392))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (846:846:846) (944:944:944))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2537:2537:2537) (2192:2192:2192))
        (PORT datad (381:381:381) (455:455:455))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (297:297:297))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (172:172:172) (207:207:207))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2408:2408:2408) (2092:2092:2092))
        (PORT datab (246:246:246) (307:307:307))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (227:227:227))
        (PORT datab (208:208:208) (269:269:269))
        (PORT datac (207:207:207) (259:259:259))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (478:478:478) (429:429:429))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (218:218:218))
        (PORT datab (203:203:203) (238:238:238))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (298:298:298) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (469:469:469))
        (PORT datab (327:327:327) (395:395:395))
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[2\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (689:689:689) (765:765:765))
        (PORT ena (478:478:478) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (697:697:697))
        (PORT datac (491:491:491) (586:586:586))
        (PORT datad (363:363:363) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2068:2068:2068) (1789:1789:1789))
        (PORT datad (533:533:533) (651:651:651))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (700:700:700))
        (PORT datac (380:380:380) (447:447:447))
        (PORT datad (363:363:363) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (384:384:384))
        (PORT datab (180:180:180) (217:217:217))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (939:939:939) (1047:1047:1047))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2102:2102:2102) (1818:1818:1818))
        (PORT datac (490:490:490) (585:585:585))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (453:453:453))
        (PORT datab (206:206:206) (263:263:263))
        (PORT datac (317:317:317) (370:370:370))
        (PORT datad (534:534:534) (653:653:653))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (681:681:681))
        (PORT datab (397:397:397) (472:472:472))
        (PORT datac (564:564:564) (674:674:674))
        (PORT datad (363:363:363) (442:442:442))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (684:684:684))
        (PORT datac (150:150:150) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (690:690:690))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (691:691:691))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (686:686:686))
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (691:691:691))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (688:688:688))
        (PORT datac (117:117:117) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (690:690:690))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (685:685:685))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (685:685:685))
        (PORT datac (116:116:116) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (623:623:623))
        (PORT datab (346:346:346) (407:407:407))
        (PORT datac (375:375:375) (458:458:458))
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (786:786:786) (871:871:871))
        (PORT ena (681:681:681) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT asdata (303:303:303) (346:346:346))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (621:621:621))
        (PORT datab (345:345:345) (406:406:406))
        (PORT datac (374:374:374) (458:458:458))
        (PORT datad (222:222:222) (276:276:276))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT asdata (553:553:553) (628:628:628))
        (PORT clrn (801:801:801) (886:886:886))
        (PORT ena (672:672:672) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT asdata (385:385:385) (434:434:434))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (415:415:415))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (627:627:627) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (1810:1810:1810))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (338:338:338) (410:410:410))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT ena (629:629:629) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (282:282:282))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (384:384:384) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT asdata (667:667:667) (745:745:745))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (214:214:214) (264:264:264))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (174:174:174) (234:234:234))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (172:172:172) (205:205:205))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (699:699:699))
        (PORT datab (380:380:380) (463:463:463))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (281:281:281))
        (PORT datad (229:229:229) (284:284:284))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (585:585:585))
        (PORT datab (191:191:191) (229:229:229))
        (PORT datac (567:567:567) (671:671:671))
        (PORT datad (391:391:391) (481:481:481))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (698:698:698))
        (PORT datab (388:388:388) (467:467:467))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (387:387:387) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (508:508:508))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (506:506:506))
        (PORT datab (199:199:199) (234:234:234))
        (PORT datac (173:173:173) (199:199:199))
        (PORT datad (182:182:182) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_uir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (669:669:669))
        (PORT datac (315:315:315) (374:374:374))
        (PORT datad (448:448:448) (526:526:526))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_uir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (300:300:300) (342:342:342))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (642:642:642) (717:717:717))
        (PORT ena (434:434:434) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (494:494:494))
        (PORT datac (571:571:571) (676:676:676))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (494:494:494))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (384:384:384) (472:472:472))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (835:835:835) (931:931:931))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (649:649:649) (725:725:725))
        (PORT ena (434:434:434) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_udr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (671:671:671))
        (PORT datac (311:311:311) (370:370:370))
        (PORT datad (450:450:450) (528:528:528))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_udr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (368:368:368) (420:420:420))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (245:245:245))
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|enable_action_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (492:492:492) (552:552:552))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_no_action_break_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1093:1093:1093) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (510:510:510))
        (PORT datab (761:761:761) (887:887:887))
        (PORT datac (525:525:525) (621:621:621))
        (PORT datad (404:404:404) (498:498:498))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (200:200:200))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (752:752:752))
        (PORT datad (1116:1116:1116) (1287:1287:1287))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (293:293:293))
        (PORT datac (219:219:219) (275:275:275))
        (PORT datad (458:458:458) (523:523:523))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (698:698:698))
        (PORT datac (549:549:549) (658:658:658))
        (PORT datad (598:598:598) (696:696:696))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_b\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (212:212:212) (268:268:268))
        (PORT datad (577:577:577) (662:662:662))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (301:301:301))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datad (340:340:340) (396:396:396))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (461:461:461) (526:526:526))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_cdr\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (696:696:696))
        (PORT datac (387:387:387) (455:455:455))
        (PORT datad (597:597:597) (695:695:695))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (PORT datab (835:835:835) (969:969:969))
        (PORT datac (347:347:347) (416:416:416))
        (PORT datad (497:497:497) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1982:1982:1982) (1740:1740:1740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (344:344:344))
        (PORT datab (170:170:170) (227:227:227))
        (PORT datac (150:150:150) (199:199:199))
        (PORT datad (510:510:510) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (439:439:439))
        (PORT datab (344:344:344) (407:407:407))
        (PORT datac (624:624:624) (731:731:731))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (426:426:426))
        (PORT datab (860:860:860) (1019:1019:1019))
        (PORT datac (486:486:486) (583:583:583))
        (PORT datad (153:153:153) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (416:416:416))
        (PORT datab (343:343:343) (405:405:405))
        (PORT datac (348:348:348) (406:406:406))
        (PORT datad (287:287:287) (330:330:330))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3525w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (430:430:430))
        (PORT datac (620:620:620) (726:726:726))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (728:728:728))
        (PORT datad (342:342:342) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1461:1461:1461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (1017:1017:1017))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3485w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (430:430:430))
        (PORT datab (341:341:341) (402:402:402))
        (PORT datac (621:621:621) (727:727:727))
        (PORT datad (121:121:121) (151:151:151))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (491:491:491))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (219:219:219))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (221:221:221))
        (PORT datab (599:599:599) (687:687:687))
        (PORT datac (495:495:495) (578:578:578))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (216:216:216))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (629:629:629) (705:705:705))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (PORT ena (452:452:452) (432:432:432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (559:559:559))
        (PORT datac (647:647:647) (761:761:761))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (394:394:394))
        (PORT datad (807:807:807) (974:974:974))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (340:340:340))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (608:608:608))
        (PORT datab (1028:1028:1028) (1238:1238:1238))
        (PORT datac (646:646:646) (756:756:756))
        (PORT datad (841:841:841) (995:995:995))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (567:567:567))
        (PORT datad (1090:1090:1090) (1250:1250:1250))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (889:889:889))
        (PORT datab (610:610:610) (720:720:720))
        (PORT datac (389:389:389) (459:459:459))
        (PORT datad (958:958:958) (1118:1118:1118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (810:810:810) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (571:571:571))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (499:499:499) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (852:852:852))
        (PORT datab (405:405:405) (490:490:490))
        (PORT datac (504:504:504) (588:588:588))
        (PORT datad (661:661:661) (764:764:764))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (668:668:668))
        (PORT datac (581:581:581) (690:690:690))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (810:810:810) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (593:593:593))
        (PORT datab (413:413:413) (511:511:511))
        (PORT datac (1143:1143:1143) (1302:1302:1302))
        (PORT datad (363:363:363) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (228:228:228))
        (PORT datad (282:282:282) (329:329:329))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (496:496:496) (584:584:584))
        (PORT datad (281:281:281) (328:328:328))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (958:958:958) (1068:1068:1068))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (506:506:506))
        (PORT datab (503:503:503) (601:601:601))
        (PORT datac (522:522:522) (618:618:618))
        (PORT datad (401:401:401) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (592:592:592) (717:717:717))
        (PORT datad (363:363:363) (436:436:436))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (356:356:356))
        (PORT datac (415:415:415) (512:512:512))
        (PORT datad (491:491:491) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (560:560:560) (640:640:640))
        (PORT datac (317:317:317) (365:365:365))
        (PORT datad (351:351:351) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (234:234:234))
        (PORT datab (436:436:436) (536:536:536))
        (PORT datac (404:404:404) (496:496:496))
        (PORT datad (197:197:197) (232:232:232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (810:810:810) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (603:603:603))
        (PORT datac (369:369:369) (447:447:447))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (419:419:419))
        (PORT datab (520:520:520) (627:627:627))
        (PORT datac (629:629:629) (720:720:720))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (792:792:792))
        (PORT datab (405:405:405) (483:483:483))
        (PORT datac (695:695:695) (830:830:830))
        (PORT datad (572:572:572) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (284:284:284))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (551:551:551))
        (PORT datac (455:455:455) (514:514:514))
        (PORT datad (157:157:157) (182:182:182))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (742:742:742))
        (PORT datab (532:532:532) (640:640:640))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (205:205:205))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (365:365:365))
        (PORT datab (189:189:189) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|hold_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (735:735:735))
        (PORT datab (692:692:692) (812:812:812))
        (PORT datac (663:663:663) (746:746:746))
        (PORT datad (802:802:802) (917:917:917))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (466:466:466))
        (PORT datac (352:352:352) (423:423:423))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (556:556:556))
        (PORT datac (326:326:326) (393:393:393))
        (PORT datad (160:160:160) (209:209:209))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (176:176:176))
        (PORT datad (155:155:155) (205:205:205))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (822:822:822))
        (PORT datab (342:342:342) (412:412:412))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (173:173:173) (232:232:232))
        (PORT datad (121:121:121) (152:152:152))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (178:178:178))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (151:151:151) (205:205:205))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT asdata (2425:2425:2425) (2127:2127:2127))
        (PORT clrn (801:801:801) (886:886:886))
        (PORT ena (672:672:672) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1153:1153:1153))
        (PORT ena (614:614:614) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1153:1153:1153))
        (PORT ena (614:614:614) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1153:1153:1153))
        (PORT ena (614:614:614) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1153:1153:1153))
        (PORT ena (614:614:614) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1153:1153:1153))
        (PORT ena (614:614:614) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1153:1153:1153))
        (PORT ena (614:614:614) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (487:487:487))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (622:622:622))
        (PORT datab (346:346:346) (407:407:407))
        (PORT datac (375:375:375) (458:458:458))
        (PORT datad (205:205:205) (252:252:252))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT asdata (374:374:374) (424:424:424))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (273:273:273))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (PORT datad (326:326:326) (380:380:380))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (503:503:503) (609:609:609))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (686:686:686) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (686:686:686) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (686:686:686) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (686:686:686) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (686:686:686) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (686:686:686) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (PORT ena (659:659:659) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (PORT ena (659:659:659) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (PORT ena (659:659:659) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (PORT ena (659:659:659) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (PORT ena (659:659:659) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (PORT ena (659:659:659) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (PORT datad (503:503:503) (608:608:608))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (730:730:730) (821:821:821))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (654:654:654) (761:761:761))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (654:654:654) (762:762:762))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (709:709:709) (791:791:791))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (655:655:655) (763:763:763))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (715:715:715) (799:799:799))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (652:652:652) (759:759:759))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|read_0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (703:703:703) (789:789:789))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (783:783:783))
        (PORT datac (136:136:136) (181:181:181))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (675:675:675) (754:754:754))
        (PORT d[1] (638:638:638) (719:719:719))
        (PORT d[2] (382:382:382) (442:442:442))
        (PORT d[3] (377:377:377) (437:437:437))
        (PORT d[4] (375:375:375) (433:433:433))
        (PORT d[5] (533:533:533) (614:614:614))
        (PORT d[6] (383:383:383) (437:437:437))
        (PORT d[7] (528:528:528) (602:602:602))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (703:703:703) (815:815:815))
        (PORT d[1] (513:513:513) (593:593:593))
        (PORT d[2] (511:511:511) (589:589:589))
        (PORT d[3] (404:404:404) (475:475:475))
        (PORT d[4] (408:408:408) (479:479:479))
        (PORT d[5] (401:401:401) (473:473:473))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (708:708:708) (764:764:764))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (988:988:988) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (408:408:408) (482:482:482))
        (PORT d[1] (392:392:392) (462:462:462))
        (PORT d[2] (516:516:516) (598:598:598))
        (PORT d[3] (392:392:392) (462:462:462))
        (PORT d[4] (388:388:388) (456:456:456))
        (PORT d[5] (396:396:396) (463:463:463))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (915:915:915) (964:964:964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (915:915:915) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT ena (857:857:857) (899:899:899))
        (PORT aclr (1302:1302:1302) (1309:1309:1309))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
        (IOPATH (posedge aclr) q (184:184:184) (186:186:186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (609:609:609))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (150:150:150) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT sclr (875:875:875) (800:800:800))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (317:317:317))
        (PORT datac (507:507:507) (587:587:587))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (412:412:412))
        (PORT datab (570:570:570) (693:693:693))
        (PORT datac (495:495:495) (590:590:590))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (633:633:633) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (316:316:316))
        (PORT datac (528:528:528) (614:614:614))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (404:404:404))
        (PORT datab (509:509:509) (607:607:607))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (560:560:560) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (633:633:633) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (643:643:643) (727:727:727))
        (PORT clrn (786:786:786) (871:871:871))
        (PORT ena (681:681:681) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (632:632:632) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (632:632:632) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (682:682:682) (762:762:762))
        (PORT ena (786:786:786) (858:858:858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (437:437:437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (682:682:682) (762:762:762))
        (PORT ena (786:786:786) (858:858:858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2228:2228:2228) (1928:1928:1928))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (682:682:682) (762:762:762))
        (PORT ena (786:786:786) (858:858:858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (379:379:379) (448:448:448))
        (PORT d[1] (405:405:405) (482:482:482))
        (PORT d[2] (375:375:375) (441:441:441))
        (PORT d[3] (405:405:405) (485:485:485))
        (PORT d[4] (407:407:407) (480:480:480))
        (PORT d[5] (406:406:406) (484:484:484))
        (PORT d[6] (397:397:397) (475:475:475))
        (PORT d[7] (388:388:388) (463:463:463))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (454:454:454))
        (PORT d[1] (403:403:403) (475:475:475))
        (PORT d[2] (405:405:405) (477:477:477))
        (PORT d[3] (507:507:507) (590:590:590))
        (PORT d[4] (403:403:403) (475:475:475))
        (PORT d[5] (387:387:387) (457:457:457))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (510:510:510) (520:520:520))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (794:794:794) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (506:506:506) (583:583:583))
        (PORT d[1] (416:416:416) (487:487:487))
        (PORT d[2] (515:515:515) (589:589:589))
        (PORT d[3] (513:513:513) (593:593:593))
        (PORT d[4] (523:523:523) (604:604:604))
        (PORT d[5] (407:407:407) (477:477:477))
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (PORT ena (718:718:718) (733:733:733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (PORT d[0] (718:718:718) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (491:491:491))
        (PORT datac (533:533:533) (616:616:616))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (308:308:308) (377:377:377))
        (PORT datad (808:808:808) (975:975:975))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (343:343:343))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (739:739:739))
        (PORT datab (555:555:555) (667:667:667))
        (PORT datac (650:650:650) (781:781:781))
        (PORT datad (611:611:611) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\UART_RXD\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (183:183:183) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2186:2186:2186) (2493:2493:2493))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxsync_rxdxx1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (317:317:317) (362:362:362))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (530:530:530))
        (PORT datac (133:133:133) (176:176:176))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (232:232:232))
        (PORT datab (289:289:289) (331:331:331))
        (PORT datac (1475:1475:1475) (1727:1727:1727))
        (PORT datad (1404:1404:1404) (1626:1626:1626))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (283:283:283))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (245:245:245))
        (PORT datab (300:300:300) (346:346:346))
        (PORT datac (1469:1469:1469) (1721:1721:1721))
        (PORT datad (1411:1411:1411) (1635:1635:1635))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (283:283:283))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (239:239:239))
        (PORT datab (171:171:171) (208:208:208))
        (PORT datac (1473:1473:1473) (1725:1725:1725))
        (PORT datad (1406:1406:1406) (1630:1630:1630))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (284:284:284))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (241:241:241))
        (PORT datab (173:173:173) (207:207:207))
        (PORT datac (1472:1472:1472) (1724:1724:1724))
        (PORT datad (1407:1407:1407) (1630:1630:1630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (288:288:288))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (233:233:233))
        (PORT datab (305:305:305) (352:352:352))
        (PORT datac (1475:1475:1475) (1727:1727:1727))
        (PORT datad (1404:1404:1404) (1627:1627:1627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (280:280:280))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (242:242:242))
        (PORT datab (320:320:320) (369:369:369))
        (PORT datac (1471:1471:1471) (1723:1723:1723))
        (PORT datad (1408:1408:1408) (1632:1632:1632))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (289:289:289))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (232:232:232))
        (PORT datab (302:302:302) (346:346:346))
        (PORT datac (1478:1478:1478) (1730:1730:1730))
        (PORT datad (1400:1400:1400) (1623:1623:1623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (268:268:268))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (231:231:231))
        (PORT datab (292:292:292) (340:340:340))
        (PORT datac (1477:1477:1477) (1729:1729:1729))
        (PORT datad (1401:1401:1401) (1623:1623:1623))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (272:272:272))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (244:244:244))
        (PORT datab (408:408:408) (462:462:462))
        (PORT datac (1470:1470:1470) (1721:1721:1721))
        (PORT datad (1410:1410:1410) (1634:1634:1634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (243:243:243))
        (PORT datab (1429:1429:1429) (1661:1661:1661))
        (PORT datac (1471:1471:1471) (1723:1723:1723))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (291:291:291))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (243:243:243))
        (PORT datab (1429:1429:1429) (1662:1662:1662))
        (PORT datac (1470:1470:1470) (1722:1722:1722))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (272:272:272))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (241:241:241))
        (PORT datab (1428:1428:1428) (1660:1660:1660))
        (PORT datac (1472:1472:1472) (1724:1724:1724))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (231:231:231))
        (PORT datab (1422:1422:1422) (1653:1653:1653))
        (PORT datac (1476:1476:1476) (1728:1728:1728))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (285:285:285))
        (PORT datab (205:205:205) (265:265:265))
        (PORT datac (206:206:206) (263:263:263))
        (PORT datad (197:197:197) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1056:1056:1056))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (140:140:140) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datac (355:355:355) (425:425:425))
        (PORT datad (405:405:405) (493:493:493))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (523:523:523))
        (PORT datad (135:135:135) (176:176:176))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (517:517:517))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (516:516:516))
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (528:528:528))
        (PORT datac (135:135:135) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (376:376:376) (457:457:457))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|do_start_rx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (527:527:527))
        (PORT datad (375:375:375) (449:449:449))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (526:526:526))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (533:533:533))
        (PORT datac (135:135:135) (178:178:178))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (531:531:531))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (529:529:529))
        (PORT datac (133:133:133) (176:176:176))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxrx_in_processxx3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT asdata (642:642:642) (715:715:715))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|got_new_char\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (454:454:454))
        (PORT datad (461:461:461) (544:544:544))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (486:486:486) (540:540:540))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (277:277:277))
        (PORT datab (165:165:165) (217:217:217))
        (PORT datad (535:535:535) (634:634:634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (550:550:550))
        (PORT datab (322:322:322) (383:383:383))
        (PORT datad (364:364:364) (443:443:443))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (446:446:446))
        (PORT datab (381:381:381) (466:466:466))
        (PORT datac (473:473:473) (550:550:550))
        (PORT datad (315:315:315) (387:387:387))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1165:1165:1165))
        (PORT datac (489:489:489) (579:579:579))
        (PORT datad (796:796:796) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (564:564:564))
        (PORT datab (662:662:662) (782:782:782))
        (PORT datac (660:660:660) (784:784:784))
        (PORT datad (684:684:684) (812:812:812))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (850:850:850))
        (PORT datab (499:499:499) (594:594:594))
        (PORT datac (884:884:884) (1013:1013:1013))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1263:1263:1263))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (339:339:339) (399:399:399))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1166:1166:1166))
        (PORT datab (816:816:816) (953:953:953))
        (PORT datac (488:488:488) (578:578:578))
        (PORT datad (782:782:782) (902:902:902))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1163:1163:1163))
        (PORT datab (815:815:815) (952:952:952))
        (PORT datac (491:491:491) (581:581:581))
        (PORT datad (784:784:784) (903:903:903))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1170:1170:1170))
        (PORT datab (817:817:817) (954:954:954))
        (PORT datac (484:484:484) (573:573:573))
        (PORT datad (780:780:780) (899:899:899))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datab (117:117:117) (150:150:150))
        (PORT datac (706:706:706) (841:841:841))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1094:1094:1094))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (311:311:311) (364:364:364))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datab (494:494:494) (587:587:587))
        (PORT datac (777:777:777) (901:901:901))
        (PORT datad (168:168:168) (199:199:199))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (288:288:288))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (513:513:513))
        (PORT datad (492:492:492) (583:583:583))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (467:467:467))
        (PORT datab (680:680:680) (807:807:807))
        (PORT datac (506:506:506) (612:612:612))
        (PORT datad (394:394:394) (472:472:472))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (173:173:173))
        (PORT datab (866:866:866) (1008:1008:1008))
        (PORT datac (107:107:107) (136:136:136))
        (PORT datad (966:966:966) (1118:1118:1118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1303:1303:1303))
        (PORT datac (685:685:685) (807:807:807))
        (PORT datad (645:645:645) (746:746:746))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (659:659:659))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1164:1164:1164))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (434:434:434))
        (PORT datac (327:327:327) (391:391:391))
        (PORT datad (338:338:338) (402:402:402))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1164:1164:1164))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (584:584:584) (697:697:697))
        (PORT datad (431:431:431) (507:507:507))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (266:266:266))
        (PORT datab (647:647:647) (760:760:760))
        (PORT datac (376:376:376) (463:463:463))
        (PORT datad (494:494:494) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3515w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (425:425:425))
        (PORT datac (619:619:619) (725:725:725))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (1043:1043:1043))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (382:382:382))
        (PORT datab (598:598:598) (694:694:694))
        (PORT datac (615:615:615) (726:726:726))
        (PORT datad (678:678:678) (789:789:789))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (825:825:825) (1002:1002:1002))
        (PORT datac (461:461:461) (545:545:545))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (672:672:672))
        (PORT datac (127:127:127) (162:162:162))
        (PORT datad (137:137:137) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (668:668:668))
        (PORT datab (379:379:379) (451:451:451))
        (PORT datac (439:439:439) (502:502:502))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (668:668:668))
        (PORT datac (129:129:129) (165:165:165))
        (PORT datad (144:144:144) (182:182:182))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (217:217:217))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (132:132:132) (176:176:176))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datac (471:471:471) (561:561:561))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datab (377:377:377) (449:449:449))
        (PORT datac (534:534:534) (647:647:647))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (530:530:530))
        (PORT datab (444:444:444) (509:509:509))
        (PORT datad (112:112:112) (132:132:132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (525:525:525))
        (PORT datab (450:450:450) (514:514:514))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (681:681:681))
        (PORT datab (146:146:146) (200:200:200))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (212:212:212))
        (PORT datac (130:130:130) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (521:521:521) (622:622:622))
        (PORT datad (520:520:520) (615:615:615))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (667:667:667))
        (PORT datab (468:468:468) (542:542:542))
        (PORT datac (336:336:336) (395:395:395))
        (PORT datad (472:472:472) (561:561:561))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (570:570:570))
        (PORT datab (364:364:364) (446:446:446))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|uav_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (592:592:592))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (168:168:168))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_rd_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (666:666:666))
        (PORT datab (380:380:380) (452:452:452))
        (PORT datac (307:307:307) (354:354:354))
        (PORT datad (474:474:474) (558:558:558))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (350:350:350) (412:412:412))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (643:643:643) (746:746:746))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (157:157:157))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datad (440:440:440) (494:494:494))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_reg\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (290:290:290))
        (PORT datab (211:211:211) (269:269:269))
        (PORT datac (322:322:322) (382:382:382))
        (PORT datad (195:195:195) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (618:618:618))
        (PORT datab (479:479:479) (555:555:555))
        (PORT datac (466:466:466) (541:541:541))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (701:701:701) (797:797:797))
        (PORT clrn (1155:1155:1155) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (559:559:559))
        (PORT datab (364:364:364) (447:447:447))
        (PORT datac (114:114:114) (149:149:149))
        (PORT datad (475:475:475) (541:541:541))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (301:301:301))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (319:319:319) (377:377:377))
        (PORT datad (570:570:570) (672:672:672))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (762:762:762))
        (PORT datab (794:794:794) (920:920:920))
        (PORT datac (472:472:472) (558:558:558))
        (PORT datad (656:656:656) (763:763:763))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (708:708:708) (848:848:848))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (748:748:748) (860:860:860))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_hi_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1158:1158:1158))
        (PORT datab (814:814:814) (950:950:950))
        (PORT datac (494:494:494) (585:585:585))
        (PORT datad (786:786:786) (906:906:906))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1263:1263:1263))
        (PORT datab (696:696:696) (834:834:834))
        (PORT datac (342:342:342) (402:402:402))
        (PORT datad (478:478:478) (567:567:567))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (590:590:590))
        (PORT datac (336:336:336) (391:391:391))
        (PORT datad (505:505:505) (601:601:601))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (614:614:614))
        (PORT datac (517:517:517) (618:618:618))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (404:404:404))
        (PORT datab (466:466:466) (546:546:546))
        (PORT datac (620:620:620) (739:739:739))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (664:664:664))
        (PORT datab (386:386:386) (467:467:467))
        (PORT datac (468:468:468) (550:550:550))
        (PORT datad (582:582:582) (681:681:681))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (847:847:847))
        (PORT datab (355:355:355) (419:419:419))
        (PORT datac (625:625:625) (728:728:728))
        (PORT datad (685:685:685) (813:813:813))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (871:871:871))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (486:486:486) (576:576:576))
        (PORT datad (740:740:740) (848:848:848))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (885:885:885))
        (PORT datad (693:693:693) (826:826:826))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (513:513:513))
        (PORT datab (477:477:477) (563:563:563))
        (PORT datac (354:354:354) (421:421:421))
        (PORT datad (1019:1019:1019) (1167:1167:1167))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (664:664:664))
        (PORT datab (386:386:386) (467:467:467))
        (PORT datac (100:100:100) (127:127:127))
        (PORT datad (582:582:582) (681:681:681))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (336:336:336) (395:395:395))
        (PORT datac (327:327:327) (384:384:384))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (627:627:627))
        (PORT datab (495:495:495) (589:589:589))
        (PORT datac (516:516:516) (616:616:616))
        (PORT datad (502:502:502) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (620:620:620))
        (PORT datac (332:332:332) (387:387:387))
        (PORT datad (499:499:499) (587:587:587))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (199:199:199) (235:235:235))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_force_src2_zero\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (335:335:335) (397:397:397))
        (PORT datad (467:467:467) (557:557:557))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (630:630:630))
        (PORT datab (401:401:401) (485:485:485))
        (PORT datac (516:516:516) (606:606:606))
        (PORT datad (366:366:366) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (587:587:587))
        (PORT datab (395:395:395) (466:466:466))
        (PORT datac (794:794:794) (926:926:926))
        (PORT datad (498:498:498) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datad (1274:1274:1274) (1465:1465:1465))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (386:386:386))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (202:202:202) (249:249:249))
        (PORT datad (322:322:322) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1164:1164:1164))
        (PORT datac (135:135:135) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (204:204:204))
        (PORT datab (677:677:677) (802:802:802))
        (PORT datac (327:327:327) (378:378:378))
        (PORT datad (370:370:370) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (301:301:301))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (376:376:376) (426:426:426))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (776:776:776) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (489:489:489))
        (PORT datab (308:308:308) (364:364:364))
        (PORT datac (178:178:178) (205:205:205))
        (PORT datad (293:293:293) (349:349:349))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (849:849:849) (978:978:978))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (651:651:651))
        (PORT datab (784:784:784) (915:915:915))
        (PORT datac (214:214:214) (261:261:261))
        (PORT datad (345:345:345) (390:390:390))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (PORT datab (643:643:643) (761:761:761))
        (PORT datac (511:511:511) (576:576:576))
        (PORT datad (367:367:367) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (625:625:625))
        (PORT datab (720:720:720) (824:824:824))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (460:460:460))
        (PORT datab (468:468:468) (555:555:555))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (649:649:649))
        (PORT datab (488:488:488) (575:575:575))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (787:787:787))
        (PORT datab (665:665:665) (786:786:786))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (591:591:591))
        (PORT datab (301:301:301) (364:364:364))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (394:394:394))
        (PORT datab (332:332:332) (388:388:388))
        (PORT datad (808:808:808) (945:945:945))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (658:658:658))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (389:389:389))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (411:411:411))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (723:723:723))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (480:480:480) (524:524:524))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (971:971:971) (916:916:916))
        (PORT sload (915:915:915) (845:845:845))
        (PORT ena (1558:1558:1558) (1751:1751:1751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (492:492:492))
        (PORT datab (169:169:169) (227:227:227))
        (PORT datac (150:150:150) (198:198:198))
        (PORT datad (297:297:297) (355:355:355))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (736:736:736))
        (PORT datab (692:692:692) (813:813:813))
        (PORT datac (511:511:511) (584:584:584))
        (PORT datad (802:802:802) (917:917:917))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (642:642:642) (727:727:727))
        (PORT clrn (1337:1337:1337) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (289:289:289))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (313:313:313) (355:355:355))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (776:776:776) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (573:573:573))
        (PORT datab (482:482:482) (559:559:559))
        (PORT datad (360:360:360) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (637:637:637))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (888:888:888) (1039:1039:1039))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (522:522:522))
        (PORT datab (218:218:218) (265:265:265))
        (PORT datad (363:363:363) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld_signed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1212:1212:1212))
        (PORT datac (712:712:712) (825:825:825))
        (PORT datad (1131:1131:1131) (1283:1283:1283))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld_signed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1271:1271:1271) (1463:1463:1463))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT ena (695:695:695) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (561:561:561))
        (PORT datab (864:864:864) (992:992:992))
        (PORT datac (611:611:611) (718:718:718))
        (PORT datad (367:367:367) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (621:621:621))
        (PORT datab (429:429:429) (526:526:526))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (PORT datad (1133:1133:1133) (1307:1307:1307))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[24\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (594:594:594))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (299:299:299))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (385:385:385) (432:432:432))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (776:776:776) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (682:682:682))
        (PORT datab (611:611:611) (703:703:703))
        (PORT datad (471:471:471) (547:547:547))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3445w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (427:427:427))
        (PORT datab (339:339:339) (401:401:401))
        (PORT datac (619:619:619) (725:725:725))
        (PORT datad (123:123:123) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (612:612:612))
        (PORT datac (921:921:921) (1062:1062:1062))
        (PORT datad (529:529:529) (607:607:607))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (974:974:974) (1124:1124:1124))
        (PORT datac (120:120:120) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (169:169:169))
        (PORT datab (871:871:871) (1014:1014:1014))
        (PORT datac (110:110:110) (140:140:140))
        (PORT datad (965:965:965) (1116:1116:1116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (888:888:888))
        (PORT datab (740:740:740) (876:876:876))
        (PORT datad (961:961:961) (1121:1121:1121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2819:2819:2819))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (2667:2667:2667) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3320:3320:3320))
        (PORT d[1] (3086:3086:3086) (3559:3559:3559))
        (PORT d[2] (2635:2635:2635) (3081:3081:3081))
        (PORT d[3] (2423:2423:2423) (2832:2832:2832))
        (PORT d[4] (3268:3268:3268) (3753:3753:3753))
        (PORT d[5] (2557:2557:2557) (2954:2954:2954))
        (PORT d[6] (3428:3428:3428) (3952:3952:3952))
        (PORT d[7] (2633:2633:2633) (3053:3053:3053))
        (PORT d[8] (3813:3813:3813) (4329:4329:4329))
        (PORT d[9] (3175:3175:3175) (3645:3645:3645))
        (PORT d[10] (3880:3880:3880) (4406:4406:4406))
        (PORT d[11] (3168:3168:3168) (3640:3640:3640))
        (PORT d[12] (3365:3365:3365) (3858:3858:3858))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (2664:2664:2664) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3786:3786:3786))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (2664:2664:2664) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2982:2982:2982))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (2667:2667:2667) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT d[0] (2667:2667:2667) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3435w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (438:438:438))
        (PORT datab (344:344:344) (406:406:406))
        (PORT datac (623:623:623) (730:730:730))
        (PORT datad (114:114:114) (144:144:144))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3204:3204:3204))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2464:2464:2464) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3675:3675:3675))
        (PORT d[1] (3287:3287:3287) (3784:3784:3784))
        (PORT d[2] (2845:2845:2845) (3324:3324:3324))
        (PORT d[3] (2583:2583:2583) (3010:3010:3010))
        (PORT d[4] (3469:3469:3469) (3985:3985:3985))
        (PORT d[5] (2905:2905:2905) (3348:3348:3348))
        (PORT d[6] (3622:3622:3622) (4172:4172:4172))
        (PORT d[7] (2845:2845:2845) (3304:3304:3304))
        (PORT d[8] (4001:4001:4001) (4543:4543:4543))
        (PORT d[9] (3356:3356:3356) (3855:3855:3855))
        (PORT d[10] (1840:1840:1840) (2122:2122:2122))
        (PORT d[11] (3514:3514:3514) (4030:4030:4030))
        (PORT d[12] (3559:3559:3559) (4079:4079:4079))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2461:2461:2461) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2568:2568:2568))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2461:2461:2461) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2388:2388:2388))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2464:2464:2464) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (2464:2464:2464) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3408w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (433:433:433))
        (PORT datab (342:342:342) (404:404:404))
        (PORT datac (622:622:622) (728:728:728))
        (PORT datad (119:119:119) (150:150:150))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2990:2990:2990))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2463:2463:2463) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (3299:3299:3299))
        (PORT d[1] (3115:3115:3115) (3593:3593:3593))
        (PORT d[2] (2654:2654:2654) (3104:3104:3104))
        (PORT d[3] (2395:2395:2395) (2796:2796:2796))
        (PORT d[4] (3426:3426:3426) (3931:3931:3931))
        (PORT d[5] (2745:2745:2745) (3168:3168:3168))
        (PORT d[6] (3440:3440:3440) (3962:3962:3962))
        (PORT d[7] (2641:2641:2641) (3062:3062:3062))
        (PORT d[8] (3821:3821:3821) (4337:4337:4337))
        (PORT d[9] (3143:3143:3143) (3602:3602:3602))
        (PORT d[10] (3901:3901:3901) (4430:4430:4430))
        (PORT d[11] (3347:3347:3347) (3847:3847:3847))
        (PORT d[12] (3387:3387:3387) (3883:3883:3883))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (2460:2460:2460) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2448:2448:2448))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (2460:2460:2460) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2988:2988:2988))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2463:2463:2463) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (2463:2463:2463) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~252\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1630:1630:1630))
        (PORT datab (1767:1767:1767) (2028:2028:2028))
        (PORT datac (827:827:827) (953:953:953))
        (PORT datad (1123:1123:1123) (1255:1255:1255))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3425w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (435:435:435))
        (PORT datab (343:343:343) (404:404:404))
        (PORT datac (622:622:622) (729:729:729))
        (PORT datad (117:117:117) (148:148:148))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3183:3183:3183))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2257:2257:2257) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3515:3515:3515))
        (PORT d[1] (1594:1594:1594) (1843:1843:1843))
        (PORT d[2] (2846:2846:2846) (3325:3325:3325))
        (PORT d[3] (2572:2572:2572) (2996:2996:2996))
        (PORT d[4] (3611:3611:3611) (4141:4141:4141))
        (PORT d[5] (2928:2928:2928) (3377:3377:3377))
        (PORT d[6] (3619:3619:3619) (4164:4164:4164))
        (PORT d[7] (2822:2822:2822) (3272:3272:3272))
        (PORT d[8] (4168:4168:4168) (4729:4729:4729))
        (PORT d[9] (3530:3530:3530) (4051:4051:4051))
        (PORT d[10] (4076:4076:4076) (4627:4627:4627))
        (PORT d[11] (3526:3526:3526) (4042:4042:4042))
        (PORT d[12] (3578:3578:3578) (4101:4101:4101))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2254:2254:2254) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3759:3759:3759))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2254:2254:2254) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2717:2717:2717))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2257:2257:2257) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (2257:2257:2257) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~253\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1630:1630:1630))
        (PORT datab (1107:1107:1107) (1224:1224:1224))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1327:1327:1327) (1499:1499:1499))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2177:2177:2177))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (2447:2447:2447) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2145:2145:2145))
        (PORT d[1] (3161:3161:3161) (3644:3644:3644))
        (PORT d[2] (1693:1693:1693) (1994:1994:1994))
        (PORT d[3] (2055:2055:2055) (2409:2409:2409))
        (PORT d[4] (3132:3132:3132) (3601:3601:3601))
        (PORT d[5] (2809:2809:2809) (3266:3266:3266))
        (PORT d[6] (3374:3374:3374) (3889:3889:3889))
        (PORT d[7] (2694:2694:2694) (3101:3101:3101))
        (PORT d[8] (3223:3223:3223) (3676:3676:3676))
        (PORT d[9] (2557:2557:2557) (2940:2940:2940))
        (PORT d[10] (3258:3258:3258) (3705:3705:3705))
        (PORT d[11] (1651:1651:1651) (1904:1904:1904))
        (PORT d[12] (3185:3185:3185) (3644:3644:3644))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (2444:2444:2444) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2959:2959:2959))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (2444:2444:2444) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1749:1749:1749))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (2447:2447:2447) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (2447:2447:2447) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3455w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (424:424:424))
        (PORT datab (338:338:338) (399:399:399))
        (PORT datac (618:618:618) (724:724:724))
        (PORT datad (124:124:124) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2374:2374:2374))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (3061:3061:3061) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2852:2852:2852))
        (PORT d[1] (2556:2556:2556) (2957:2957:2957))
        (PORT d[2] (2093:2093:2093) (2462:2462:2462))
        (PORT d[3] (1849:1849:1849) (2170:2170:2170))
        (PORT d[4] (2698:2698:2698) (3099:3099:3099))
        (PORT d[5] (2038:2038:2038) (2366:2366:2366))
        (PORT d[6] (3084:3084:3084) (3562:3562:3562))
        (PORT d[7] (2105:2105:2105) (2441:2441:2441))
        (PORT d[8] (3411:3411:3411) (3862:3862:3862))
        (PORT d[9] (3098:3098:3098) (3558:3558:3558))
        (PORT d[10] (3345:3345:3345) (3792:3792:3792))
        (PORT d[11] (2634:2634:2634) (3034:3034:3034))
        (PORT d[12] (2824:2824:2824) (3236:3236:3236))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (3058:3058:3058) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (3282:3282:3282))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (3058:3058:3058) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2419:2419:2419))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (3061:3061:3061) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT d[0] (3061:3061:3061) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3475w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (434:434:434))
        (PORT datab (342:342:342) (404:404:404))
        (PORT datac (622:622:622) (728:728:728))
        (PORT datad (118:118:118) (149:149:149))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2551:2551:2551))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (2384:2384:2384) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2140:2140:2140))
        (PORT d[1] (3173:3173:3173) (3658:3658:3658))
        (PORT d[2] (1506:1506:1506) (1787:1787:1787))
        (PORT d[3] (2219:2219:2219) (2594:2594:2594))
        (PORT d[4] (3139:3139:3139) (3602:3602:3602))
        (PORT d[5] (2809:2809:2809) (3262:3262:3262))
        (PORT d[6] (3400:3400:3400) (3924:3924:3924))
        (PORT d[7] (2688:2688:2688) (3095:3095:3095))
        (PORT d[8] (3228:3228:3228) (3684:3684:3684))
        (PORT d[9] (2412:2412:2412) (2769:2769:2769))
        (PORT d[10] (3271:3271:3271) (3725:3725:3725))
        (PORT d[11] (1829:1829:1829) (2108:2108:2108))
        (PORT d[12] (3465:3465:3465) (3960:3960:3960))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2381:2381:2381) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (3000:3000:3000))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2381:2381:2381) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1729:1729:1729))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (2384:2384:2384) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (2384:2384:2384) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~250\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1630:1630:1630))
        (PORT datab (1768:1768:1768) (2028:2028:2028))
        (PORT datac (1339:1339:1339) (1528:1528:1528))
        (PORT datad (331:331:331) (375:375:375))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2593:2593:2593))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (2015:2015:2015) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1890:1890:1890))
        (PORT d[1] (1398:1398:1398) (1621:1621:1621))
        (PORT d[2] (2018:2018:2018) (2359:2359:2359))
        (PORT d[3] (932:932:932) (1094:1094:1094))
        (PORT d[4] (3456:3456:3456) (3953:3953:3953))
        (PORT d[5] (3157:3157:3157) (3659:3659:3659))
        (PORT d[6] (3591:3591:3591) (4141:4141:4141))
        (PORT d[7] (1106:1106:1106) (1298:1298:1298))
        (PORT d[8] (3599:3599:3599) (4111:4111:4111))
        (PORT d[9] (2608:2608:2608) (2999:2999:2999))
        (PORT d[10] (3443:3443:3443) (3910:3910:3910))
        (PORT d[11] (1994:1994:1994) (2290:2290:2290))
        (PORT d[12] (3527:3527:3527) (4033:4033:4033))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (2012:2012:2012) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3624:3624:3624))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (2012:2012:2012) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2183:2183:2183))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (2015:2015:2015) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (2015:2015:2015) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~251\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1630:1630:1630))
        (PORT datab (526:526:526) (602:602:602))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (663:663:663) (745:745:745))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~254\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1075:1075:1075) (1284:1284:1284))
        (PORT datac (2074:2074:2074) (2413:2413:2413))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (291:291:291))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (313:313:313) (355:355:355))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (776:776:776) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1142:1142:1142) (1323:1323:1323))
        (PORT datac (121:121:121) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[17\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (239:239:239) (305:305:305))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (437:437:437))
        (PORT datac (335:335:335) (400:400:400))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (744:744:744))
        (PORT datab (372:372:372) (434:434:434))
        (PORT datad (273:273:273) (313:313:313))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1110:1110:1110) (1280:1280:1280))
        (PORT datad (347:347:347) (418:418:418))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (437:437:437))
        (PORT datac (334:334:334) (399:399:399))
        (PORT datad (342:342:342) (408:408:408))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (586:586:586))
        (PORT datab (481:481:481) (572:572:572))
        (PORT datad (324:324:324) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (227:227:227))
        (PORT datad (283:283:283) (330:330:330))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (599:599:599))
        (PORT sload (1025:1025:1025) (1151:1151:1151))
        (PORT ena (742:742:742) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[19\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (610:610:610))
        (PORT datac (540:540:540) (655:655:655))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (546:546:546))
        (PORT datad (928:928:928) (1056:1056:1056))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (819:819:819) (931:931:931))
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT ena (2523:2523:2523) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3881:3881:3881))
        (PORT d[1] (1965:1965:1965) (2284:2284:2284))
        (PORT d[2] (1028:1028:1028) (1210:1210:1210))
        (PORT d[3] (1868:1868:1868) (2193:2193:2193))
        (PORT d[4] (1954:1954:1954) (2224:2224:2224))
        (PORT d[5] (748:748:748) (871:871:871))
        (PORT d[6] (2704:2704:2704) (3068:3068:3068))
        (PORT d[7] (1807:1807:1807) (2120:2120:2120))
        (PORT d[8] (1642:1642:1642) (1868:1868:1868))
        (PORT d[9] (3163:3163:3163) (3643:3643:3643))
        (PORT d[10] (686:686:686) (784:784:784))
        (PORT d[11] (2279:2279:2279) (2625:2625:2625))
        (PORT d[12] (1623:1623:1623) (1852:1852:1852))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2520:2520:2520) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2637:2637:2637))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2520:2520:2520) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1772:1772:1772))
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT ena (2523:2523:2523) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT d[0] (2523:2523:2523) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (436:436:436))
        (PORT datac (623:623:623) (729:729:729))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2879:2879:2879))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (3944:3944:3944) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2113:2113:2113))
        (PORT d[1] (1215:1215:1215) (1413:1413:1413))
        (PORT d[2] (1814:1814:1814) (2134:2134:2134))
        (PORT d[3] (1303:1303:1303) (1529:1529:1529))
        (PORT d[4] (4354:4354:4354) (4998:4998:4998))
        (PORT d[5] (1232:1232:1232) (1422:1422:1422))
        (PORT d[6] (3771:3771:3771) (4345:4345:4345))
        (PORT d[7] (1120:1120:1120) (1315:1315:1315))
        (PORT d[8] (3771:3771:3771) (4300:4300:4300))
        (PORT d[9] (2782:2782:2782) (3193:3193:3193))
        (PORT d[10] (1324:1324:1324) (1498:1498:1498))
        (PORT d[11] (1121:1121:1121) (1265:1265:1265))
        (PORT d[12] (3579:3579:3579) (4105:4105:4105))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
        (PORT ena (3941:3941:3941) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3914:3914:3914))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
        (PORT ena (3941:3941:3941) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1978:1978:1978))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (3944:3944:3944) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (3944:3944:3944) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~237\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (819:819:819))
        (PORT datac (1355:1355:1355) (1593:1593:1593))
        (PORT datad (893:893:893) (996:996:996))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2717:2717:2717))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3943:3943:3943) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2106:2106:2106))
        (PORT d[1] (2054:2054:2054) (2371:2371:2371))
        (PORT d[2] (1794:1794:1794) (2110:2110:2110))
        (PORT d[3] (1285:1285:1285) (1507:1507:1507))
        (PORT d[4] (4186:4186:4186) (4808:4808:4808))
        (PORT d[5] (1107:1107:1107) (1275:1275:1275))
        (PORT d[6] (3805:3805:3805) (4359:4359:4359))
        (PORT d[7] (1108:1108:1108) (1297:1297:1297))
        (PORT d[8] (3170:3170:3170) (3631:3631:3631))
        (PORT d[9] (2932:2932:2932) (3359:3359:3359))
        (PORT d[10] (1086:1086:1086) (1223:1223:1223))
        (PORT d[11] (1123:1123:1123) (1271:1271:1271))
        (PORT d[12] (3572:3572:3572) (4098:4098:4098))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3940:3940:3940) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (3204:3204:3204))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3940:3940:3940) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2221:2221:2221))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3943:3943:3943) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (3943:3943:3943) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3504w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (428:428:428))
        (PORT datac (620:620:620) (726:726:726))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1986:1986:1986))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (3157:3157:3157) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2893:2893:2893))
        (PORT d[1] (3122:3122:3122) (3613:3613:3613))
        (PORT d[2] (2879:2879:2879) (3373:3373:3373))
        (PORT d[3] (1593:1593:1593) (1885:1885:1885))
        (PORT d[4] (2837:2837:2837) (3236:3236:3236))
        (PORT d[5] (2751:2751:2751) (3199:3199:3199))
        (PORT d[6] (2435:2435:2435) (2771:2771:2771))
        (PORT d[7] (1975:1975:1975) (2316:2316:2316))
        (PORT d[8] (1450:1450:1450) (1652:1652:1652))
        (PORT d[9] (2973:2973:2973) (3417:3417:3417))
        (PORT d[10] (3027:3027:3027) (3514:3514:3514))
        (PORT d[11] (3090:3090:3090) (3586:3586:3586))
        (PORT d[12] (2440:2440:2440) (2765:2765:2765))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (3154:3154:3154) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2897:2897:2897))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (3154:3154:3154) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2193:2193:2193))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (3157:3157:3157) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (3157:3157:3157) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~236\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (951:951:951))
        (PORT datab (1369:1369:1369) (1614:1614:1614))
        (PORT datac (880:880:880) (1021:1021:1021))
        (PORT datad (1180:1180:1180) (1329:1329:1329))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~238\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (947:947:947))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1546:1546:1546) (1798:1798:1798))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (1017:1017:1017))
        (PORT d[1] (710:710:710) (821:821:821))
        (PORT d[2] (1415:1415:1415) (1616:1616:1616))
        (PORT d[3] (2762:2762:2762) (3165:3165:3165))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (2550:2550:2550) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1759:1759:1759))
        (PORT d[1] (1943:1943:1943) (2227:2227:2227))
        (PORT d[2] (1813:1813:1813) (2109:2109:2109))
        (PORT d[3] (582:582:582) (656:656:656))
        (PORT d[4] (1940:1940:1940) (2220:2220:2220))
        (PORT d[5] (933:933:933) (1056:1056:1056))
        (PORT d[6] (993:993:993) (1143:1143:1143))
        (PORT d[7] (579:579:579) (664:664:664))
        (PORT d[8] (1507:1507:1507) (1732:1732:1732))
        (PORT d[9] (812:812:812) (930:930:930))
        (PORT d[10] (1091:1091:1091) (1242:1242:1242))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2547:2547:2547) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1159:1159:1159))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2547:2547:2547) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1888:1888:1888))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (2550:2550:2550) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (2550:2550:2550) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~235\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1824:1824:1824))
        (PORT datab (1374:1374:1374) (1619:1619:1619))
        (PORT datac (781:781:781) (923:923:923))
        (PORT datad (699:699:699) (800:800:800))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2782:2782:2782))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (1918:1918:1918) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1985:1985:1985))
        (PORT d[1] (1806:1806:1806) (2109:2109:2109))
        (PORT d[2] (1288:1288:1288) (1520:1520:1520))
        (PORT d[3] (1089:1089:1089) (1281:1281:1281))
        (PORT d[4] (1863:1863:1863) (2112:2112:2112))
        (PORT d[5] (787:787:787) (896:896:896))
        (PORT d[6] (773:773:773) (886:886:886))
        (PORT d[7] (2680:2680:2680) (3114:3114:3114))
        (PORT d[8] (2025:2025:2025) (2317:2317:2317))
        (PORT d[9] (2939:2939:2939) (3376:3376:3376))
        (PORT d[10] (3761:3761:3761) (4347:4347:4347))
        (PORT d[11] (656:656:656) (755:755:755))
        (PORT d[12] (1504:1504:1504) (1714:1714:1714))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (1915:1915:1915) (1731:1731:1731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (1046:1046:1046))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (1915:1915:1915) (1731:1731:1731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (2176:2176:2176))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (1918:1918:1918) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT d[0] (1918:1918:1918) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2803:2803:2803))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (2143:2143:2143) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (2008:2008:2008))
        (PORT d[1] (1995:1995:1995) (2337:2337:2337))
        (PORT d[2] (1310:1310:1310) (1546:1546:1546))
        (PORT d[3] (1118:1118:1118) (1325:1325:1325))
        (PORT d[4] (1736:1736:1736) (1971:1971:1971))
        (PORT d[5] (779:779:779) (888:888:888))
        (PORT d[6] (955:955:955) (1100:1100:1100))
        (PORT d[7] (976:976:976) (1126:1126:1126))
        (PORT d[8] (1884:1884:1884) (2167:2167:2167))
        (PORT d[9] (1161:1161:1161) (1323:1323:1323))
        (PORT d[10] (772:772:772) (891:891:891))
        (PORT d[11] (635:635:635) (731:731:731))
        (PORT d[12] (1508:1508:1508) (1717:1717:1717))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (2140:2140:2140) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (792:792:792))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (2140:2140:2140) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2375:2375:2375))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (2143:2143:2143) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (2143:2143:2143) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2595:2595:2595))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2116:2116:2116) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1619:1619:1619))
        (PORT d[1] (1730:1730:1730) (1994:1994:1994))
        (PORT d[2] (1285:1285:1285) (1523:1523:1523))
        (PORT d[3] (1605:1605:1605) (1867:1867:1867))
        (PORT d[4] (1721:1721:1721) (1956:1956:1956))
        (PORT d[5] (3457:3457:3457) (4004:4004:4004))
        (PORT d[6] (1100:1100:1100) (1257:1257:1257))
        (PORT d[7] (2673:2673:2673) (3107:3107:3107))
        (PORT d[8] (2035:2035:2035) (2329:2329:2329))
        (PORT d[9] (2951:2951:2951) (3395:3395:3395))
        (PORT d[10] (3763:3763:3763) (4352:4352:4352))
        (PORT d[11] (656:656:656) (756:756:756))
        (PORT d[12] (1491:1491:1491) (1700:1700:1700))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2113:2113:2113) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (980:980:980))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2113:2113:2113) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2180:2180:2180))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2116:2116:2116) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (2116:2116:2116) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1999:1999:1999))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (3151:3151:3151) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2892:2892:2892))
        (PORT d[1] (2729:2729:2729) (3169:3169:3169))
        (PORT d[2] (2708:2708:2708) (3177:3177:3177))
        (PORT d[3] (1731:1731:1731) (2035:2035:2035))
        (PORT d[4] (2447:2447:2447) (2795:2795:2795))
        (PORT d[5] (2738:2738:2738) (3180:3180:3180))
        (PORT d[6] (2416:2416:2416) (2747:2747:2747))
        (PORT d[7] (1793:1793:1793) (2101:2101:2101))
        (PORT d[8] (2262:2262:2262) (2591:2591:2591))
        (PORT d[9] (2976:2976:2976) (3423:3423:3423))
        (PORT d[10] (3017:3017:3017) (3500:3500:3500))
        (PORT d[11] (2239:2239:2239) (2586:2586:2586))
        (PORT d[12] (2253:2253:2253) (2556:2556:2556))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3148:3148:3148) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2401:2401:2401))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3148:3148:3148) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2400:2400:2400))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (3151:3151:3151) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (3151:3151:3151) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~232\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (949:949:949))
        (PORT datab (1372:1372:1372) (1617:1617:1617))
        (PORT datac (511:511:511) (585:585:585))
        (PORT datad (1360:1360:1360) (1542:1542:1542))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~233\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (927:927:927))
        (PORT datab (1375:1375:1375) (1621:1621:1621))
        (PORT datac (506:506:506) (578:578:578))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1984:1984:1984))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (3342:3342:3342) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (3079:3079:3079))
        (PORT d[1] (2736:2736:2736) (3177:3177:3177))
        (PORT d[2] (2859:2859:2859) (3343:3343:3343))
        (PORT d[3] (1723:1723:1723) (2019:2019:2019))
        (PORT d[4] (2837:2837:2837) (3235:3235:3235))
        (PORT d[5] (2738:2738:2738) (3183:3183:3183))
        (PORT d[6] (2426:2426:2426) (2758:2758:2758))
        (PORT d[7] (1984:1984:1984) (2325:2325:2325))
        (PORT d[8] (2432:2432:2432) (2784:2784:2784))
        (PORT d[9] (3103:3103:3103) (3562:3562:3562))
        (PORT d[10] (3027:3027:3027) (3514:3514:3514))
        (PORT d[11] (2416:2416:2416) (2789:2789:2789))
        (PORT d[12] (2428:2428:2428) (2750:2750:2750))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3339:3339:3339) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1567:1567:1567))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3339:3339:3339) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (2202:2202:2202))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (3342:3342:3342) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (3342:3342:3342) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2930:2930:2930))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (1996:1996:1996) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1831:1831:1831))
        (PORT d[1] (2223:2223:2223) (2560:2560:2560))
        (PORT d[2] (1276:1276:1276) (1513:1513:1513))
        (PORT d[3] (918:918:918) (1084:1084:1084))
        (PORT d[4] (3469:3469:3469) (3959:3959:3959))
        (PORT d[5] (1251:1251:1251) (1441:1441:1441))
        (PORT d[6] (3763:3763:3763) (4337:4337:4337))
        (PORT d[7] (1098:1098:1098) (1290:1290:1290))
        (PORT d[8] (3764:3764:3764) (4293:4293:4293))
        (PORT d[9] (2760:2760:2760) (3162:3162:3162))
        (PORT d[10] (3616:3616:3616) (4110:4110:4110))
        (PORT d[11] (2168:2168:2168) (2486:2486:2486))
        (PORT d[12] (3700:3700:3700) (4226:4226:4226))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (1993:1993:1993) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3809:3809:3809))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (1993:1993:1993) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2175:2175:2175))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (1996:1996:1996) (1798:1798:1798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1996:1996:1996) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2479:2479:2479))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3741:3741:3741) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2103:2103:2103))
        (PORT d[1] (1847:1847:1847) (2129:2129:2129))
        (PORT d[2] (1630:1630:1630) (1916:1916:1916))
        (PORT d[3] (1500:1500:1500) (1755:1755:1755))
        (PORT d[4] (4167:4167:4167) (4789:4789:4789))
        (PORT d[5] (1270:1270:1270) (1468:1468:1468))
        (PORT d[6] (3655:3655:3655) (4195:4195:4195))
        (PORT d[7] (2856:2856:2856) (3307:3307:3307))
        (PORT d[8] (3008:3008:3008) (3450:3450:3450))
        (PORT d[9] (2969:2969:2969) (3404:3404:3404))
        (PORT d[10] (1158:1158:1158) (1322:1322:1322))
        (PORT d[11] (1142:1142:1142) (1294:1294:1294))
        (PORT d[12] (3418:3418:3418) (3930:3930:3930))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3738:3738:3738) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3533:3533:3533))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3738:3738:3738) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1997:1997:1997))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3741:3741:3741) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (3741:3741:3741) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2721:2721:2721))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3936:3936:3936) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (2081:2081:2081))
        (PORT d[1] (2055:2055:2055) (2374:2374:2374))
        (PORT d[2] (1637:1637:1637) (1933:1933:1933))
        (PORT d[3] (1273:1273:1273) (1494:1494:1494))
        (PORT d[4] (4185:4185:4185) (4807:4807:4807))
        (PORT d[5] (1248:1248:1248) (1443:1443:1443))
        (PORT d[6] (3639:3639:3639) (4173:4173:4173))
        (PORT d[7] (2852:2852:2852) (3298:3298:3298))
        (PORT d[8] (3177:3177:3177) (3644:3644:3644))
        (PORT d[9] (2959:2959:2959) (3393:3393:3393))
        (PORT d[10] (1009:1009:1009) (1149:1149:1149))
        (PORT d[11] (1254:1254:1254) (1417:1417:1417))
        (PORT d[12] (3551:3551:3551) (4071:4071:4071))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3933:3933:3933) (3479:3479:3479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3421:3421:3421))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3933:3933:3933) (3479:3479:3479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2214:2214:2214))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3936:3936:3936) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (3936:3936:3936) (3480:3480:3480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~230\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1155:1155:1155))
        (PORT datab (1373:1373:1373) (1619:1619:1619))
        (PORT datac (781:781:781) (923:923:923))
        (PORT datad (701:701:701) (774:774:774))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~231\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1383:1383:1383))
        (PORT datab (855:855:855) (986:986:986))
        (PORT datac (1351:1351:1351) (1588:1588:1588))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~234\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1823:1823:1823))
        (PORT datab (829:829:829) (988:988:988))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~239\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (967:967:967))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (488:488:488))
        (PORT datab (218:218:218) (272:272:272))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (206:206:206))
        (PORT datab (491:491:491) (582:582:582))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (379:379:379))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (500:500:500) (580:580:580))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (500:500:500) (580:580:580))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (274:274:274))
        (PORT datab (501:501:501) (581:581:581))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (654:654:654) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (429:429:429))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (776:776:776) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (459:459:459))
        (PORT datab (308:308:308) (365:365:365))
        (PORT datac (178:178:178) (205:205:205))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (491:491:491))
        (PORT datab (801:801:801) (932:932:932))
        (PORT datac (707:707:707) (800:800:800))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (217:217:217) (264:264:264))
        (PORT datad (331:331:331) (386:386:386))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (205:205:205))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (292:292:292))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (654:654:654) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (313:313:313) (355:355:355))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (776:776:776) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (463:463:463))
        (PORT datab (598:598:598) (705:705:705))
        (PORT datac (297:297:297) (336:336:336))
        (PORT datad (1138:1138:1138) (1289:1289:1289))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (798:798:798) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (616:616:616))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (776:776:776) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (955:955:955))
        (PORT datab (1081:1081:1081) (1271:1271:1271))
        (PORT datac (809:809:809) (982:982:982))
        (PORT datad (345:345:345) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (535:535:535) (613:613:613))
        (PORT clrn (1353:1353:1353) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (682:682:682))
        (PORT datab (386:386:386) (469:469:469))
        (PORT datad (592:592:592) (679:679:679))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (727:727:727))
        (PORT datab (1493:1493:1493) (1693:1693:1693))
        (PORT datac (267:267:267) (303:303:303))
        (PORT datad (345:345:345) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (502:502:502))
        (PORT datab (353:353:353) (424:424:424))
        (PORT datad (189:189:189) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (769:769:769))
        (PORT datab (376:376:376) (440:440:440))
        (PORT datad (484:484:484) (556:556:556))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (456:456:456))
        (PORT datab (575:575:575) (689:689:689))
        (PORT datac (327:327:327) (383:383:383))
        (PORT datad (198:198:198) (247:247:247))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (784:784:784) (885:885:885))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT sload (756:756:756) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (856:856:856))
        (PORT datab (359:359:359) (423:423:423))
        (PORT datac (283:283:283) (322:322:322))
        (PORT datad (479:479:479) (567:567:567))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[24\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (787:787:787) (918:918:918))
        (PORT datad (624:624:624) (731:731:731))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (608:608:608))
        (PORT datac (107:107:107) (131:131:131))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[23\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (201:201:201))
        (PORT datab (575:575:575) (692:692:692))
        (PORT datad (316:316:316) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (954:954:954))
        (PORT datab (1083:1083:1083) (1274:1274:1274))
        (PORT datac (819:819:819) (994:994:994))
        (PORT datad (297:297:297) (340:340:340))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (532:532:532) (606:606:606))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (170:170:170))
        (PORT datab (654:654:654) (756:756:756))
        (PORT datad (822:822:822) (948:948:948))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (292:292:292))
        (PORT datab (563:563:563) (676:676:676))
        (PORT datac (873:873:873) (1014:1014:1014))
        (PORT datad (363:363:363) (432:432:432))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (168:168:168))
        (PORT datab (872:872:872) (1015:1015:1015))
        (PORT datac (110:110:110) (141:141:141))
        (PORT datad (965:965:965) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (654:654:654))
        (PORT datac (148:148:148) (196:196:196))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1111:1111:1111))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1091:1091:1091))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2390:2390:2390))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (3188:3188:3188) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3804:3804:3804))
        (PORT d[1] (3114:3114:3114) (3524:3524:3524))
        (PORT d[2] (1888:1888:1888) (2221:2221:2221))
        (PORT d[3] (1749:1749:1749) (2033:2033:2033))
        (PORT d[4] (3561:3561:3561) (4073:4073:4073))
        (PORT d[5] (2736:2736:2736) (3161:3161:3161))
        (PORT d[6] (3464:3464:3464) (3899:3899:3899))
        (PORT d[7] (1271:1271:1271) (1502:1502:1502))
        (PORT d[8] (3819:3819:3819) (4417:4417:4417))
        (PORT d[9] (3423:3423:3423) (3946:3946:3946))
        (PORT d[10] (3773:3773:3773) (4390:4390:4390))
        (PORT d[11] (2907:2907:2907) (3377:3377:3377))
        (PORT d[12] (4284:4284:4284) (4917:4917:4917))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (3185:3185:3185) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (3145:3145:3145))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (3185:3185:3185) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2990:2990:2990))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (3188:3188:3188) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (3188:3188:3188) (2824:2824:2824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2436:2436:2436))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (3399:3399:3399) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (4039:4039:4039))
        (PORT d[1] (3134:3134:3134) (3550:3550:3550))
        (PORT d[2] (1741:1741:1741) (2056:2056:2056))
        (PORT d[3] (1217:1217:1217) (1422:1422:1422))
        (PORT d[4] (3752:3752:3752) (4294:4294:4294))
        (PORT d[5] (2899:2899:2899) (3343:3343:3343))
        (PORT d[6] (3660:3660:3660) (4128:4128:4128))
        (PORT d[7] (1239:1239:1239) (1463:1463:1463))
        (PORT d[8] (3946:3946:3946) (4547:4547:4547))
        (PORT d[9] (3588:3588:3588) (4137:4137:4137))
        (PORT d[10] (3945:3945:3945) (4588:4588:4588))
        (PORT d[11] (2928:2928:2928) (3399:3399:3399))
        (PORT d[12] (4438:4438:4438) (5086:5086:5086))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (3396:3396:3396) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (4225:4225:4225))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (3396:3396:3396) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (3189:3189:3189))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (3399:3399:3399) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (3399:3399:3399) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1312:1312:1312))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (2982:2982:2982) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (4187:4187:4187))
        (PORT d[1] (1060:1060:1060) (1204:1204:1204))
        (PORT d[2] (1693:1693:1693) (1991:1991:1991))
        (PORT d[3] (1324:1324:1324) (1538:1538:1538))
        (PORT d[4] (3295:3295:3295) (3780:3780:3780))
        (PORT d[5] (3082:3082:3082) (3544:3544:3544))
        (PORT d[6] (3587:3587:3587) (4116:4116:4116))
        (PORT d[7] (972:972:972) (1140:1140:1140))
        (PORT d[8] (2976:2976:2976) (3421:3421:3421))
        (PORT d[9] (2804:2804:2804) (3222:3222:3222))
        (PORT d[10] (4534:4534:4534) (5159:5159:5159))
        (PORT d[11] (2476:2476:2476) (2851:2851:2851))
        (PORT d[12] (2737:2737:2737) (3105:3105:3105))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (2979:2979:2979) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2792:2792:2792))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (2979:2979:2979) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2827:2827:2827))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (2982:2982:2982) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT d[0] (2982:2982:2982) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1295:1295:1295))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2991:2991:2991) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (4179:4179:4179))
        (PORT d[1] (1068:1068:1068) (1203:1203:1203))
        (PORT d[2] (1693:1693:1693) (1990:1990:1990))
        (PORT d[3] (1759:1759:1759) (2051:2051:2051))
        (PORT d[4] (3109:3109:3109) (3568:3568:3568))
        (PORT d[5] (3069:3069:3069) (3524:3524:3524))
        (PORT d[6] (3586:3586:3586) (4115:4115:4115))
        (PORT d[7] (993:993:993) (1168:1168:1168))
        (PORT d[8] (2975:2975:2975) (3420:3420:3420))
        (PORT d[9] (2797:2797:2797) (3214:3214:3214))
        (PORT d[10] (4538:4538:4538) (5165:5165:5165))
        (PORT d[11] (2311:2311:2311) (2666:2666:2666))
        (PORT d[12] (2751:2751:2751) (3127:3127:3127))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (2988:2988:2988) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1705:1705:1705))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (2988:2988:2988) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2851:2851:2851))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2991:2991:2991) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (2991:2991:2991) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~270\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (2469:2469:2469))
        (PORT datab (362:362:362) (420:420:420))
        (PORT datac (490:490:490) (553:553:553))
        (PORT datad (1224:1224:1224) (1396:1396:1396))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~271\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2081:2081:2081) (2468:2468:2468))
        (PORT datab (1773:1773:1773) (2035:2035:2035))
        (PORT datac (1035:1035:1035) (1207:1207:1207))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2436:2436:2436))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (3391:3391:3391) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (4040:4040:4040))
        (PORT d[1] (3132:3132:3132) (3549:3549:3549))
        (PORT d[2] (1717:1717:1717) (2025:2025:2025))
        (PORT d[3] (1535:1535:1535) (1788:1788:1788))
        (PORT d[4] (3744:3744:3744) (4285:4285:4285))
        (PORT d[5] (2886:2886:2886) (3328:3328:3328))
        (PORT d[6] (3623:3623:3623) (4079:4079:4079))
        (PORT d[7] (1230:1230:1230) (1450:1450:1450))
        (PORT d[8] (3949:3949:3949) (4551:4551:4551))
        (PORT d[9] (3442:3442:3442) (3970:3970:3970))
        (PORT d[10] (3939:3939:3939) (4579:4579:4579))
        (PORT d[11] (2927:2927:2927) (3398:3398:3398))
        (PORT d[12] (4280:4280:4280) (4907:4907:4907))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (3388:3388:3388) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3890:3890:3890))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (3388:3388:3388) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (3181:3181:3181))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (3391:3391:3391) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (3391:3391:3391) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2402:2402:2402))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (4041:4041:4041) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (4569:4569:4569))
        (PORT d[1] (3807:3807:3807) (4306:4306:4306))
        (PORT d[2] (1691:1691:1691) (1978:1978:1978))
        (PORT d[3] (1371:1371:1371) (1600:1600:1600))
        (PORT d[4] (4292:4292:4292) (4908:4908:4908))
        (PORT d[5] (3463:3463:3463) (3991:3991:3991))
        (PORT d[6] (4237:4237:4237) (4787:4787:4787))
        (PORT d[7] (1780:1780:1780) (2081:2081:2081))
        (PORT d[8] (3348:3348:3348) (3847:3847:3847))
        (PORT d[9] (3990:3990:3990) (4570:4570:4570))
        (PORT d[10] (4494:4494:4494) (5209:5209:5209))
        (PORT d[11] (3657:3657:3657) (4226:4226:4226))
        (PORT d[12] (4056:4056:4056) (4607:4607:4607))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4038:4038:4038) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1988:1988:1988))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4038:4038:4038) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (3084:3084:3084))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (4041:4041:4041) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (4041:4041:4041) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2410:2410:2410))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (3359:3359:3359) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (4017:4017:4017))
        (PORT d[1] (3131:3131:3131) (3547:3547:3547))
        (PORT d[2] (1708:1708:1708) (2012:2012:2012))
        (PORT d[3] (1530:1530:1530) (1783:1783:1783))
        (PORT d[4] (3552:3552:3552) (4066:4066:4066))
        (PORT d[5] (2736:2736:2736) (3162:3162:3162))
        (PORT d[6] (3465:3465:3465) (3900:3900:3900))
        (PORT d[7] (1242:1242:1242) (1462:1462:1462))
        (PORT d[8] (3948:3948:3948) (4551:4551:4551))
        (PORT d[9] (3454:3454:3454) (3989:3989:3989))
        (PORT d[10] (3928:3928:3928) (4567:4567:4567))
        (PORT d[11] (3106:3106:3106) (3609:3609:3609))
        (PORT d[12] (4269:4269:4269) (4893:4893:4893))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3356:3356:3356) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2087:2087:2087))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3356:3356:3356) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3179:3179:3179))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (3359:3359:3359) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (3359:3359:3359) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~272\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1424:1424:1424))
        (PORT datab (1568:1568:1568) (1794:1794:1794))
        (PORT datac (1929:1929:1929) (2192:2192:2192))
        (PORT datad (2066:2066:2066) (2437:2437:2437))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2191:2191:2191))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (4438:4438:4438) (3917:3917:3917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (4131:4131:4131))
        (PORT d[1] (2800:2800:2800) (3184:3184:3184))
        (PORT d[2] (2453:2453:2453) (2879:2879:2879))
        (PORT d[3] (1212:1212:1212) (1423:1423:1423))
        (PORT d[4] (3446:3446:3446) (3904:3904:3904))
        (PORT d[5] (3217:3217:3217) (3679:3679:3679))
        (PORT d[6] (3775:3775:3775) (4327:4327:4327))
        (PORT d[7] (1989:1989:1989) (2317:2317:2317))
        (PORT d[8] (3184:3184:3184) (3664:3664:3664))
        (PORT d[9] (3788:3788:3788) (4339:4339:4339))
        (PORT d[10] (4107:4107:4107) (4675:4675:4675))
        (PORT d[11] (3538:3538:3538) (4062:4062:4062))
        (PORT d[12] (3713:3713:3713) (4224:4224:4224))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (4435:4435:4435) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3413:3413:3413))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (4435:4435:4435) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (3079:3079:3079))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (4438:4438:4438) (3917:3917:3917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (4438:4438:4438) (3917:3917:3917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~273\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (2469:2469:2469))
        (PORT datab (1530:1530:1530) (1759:1759:1759))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (1014:1014:1014) (1141:1141:1141))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~274\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1717:1717:1717) (2012:2012:2012))
        (PORT datac (1745:1745:1745) (2079:2079:2079))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2790:2790:2790))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2172:2172:2172) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (592:592:592) (681:681:681))
        (PORT d[1] (1984:1984:1984) (2310:2310:2310))
        (PORT d[2] (1335:1335:1335) (1579:1579:1579))
        (PORT d[3] (1251:1251:1251) (1473:1473:1473))
        (PORT d[4] (1909:1909:1909) (2168:2168:2168))
        (PORT d[5] (761:761:761) (866:866:866))
        (PORT d[6] (952:952:952) (1091:1091:1091))
        (PORT d[7] (953:953:953) (1095:1095:1095))
        (PORT d[8] (1893:1893:1893) (2182:2182:2182))
        (PORT d[9] (1151:1151:1151) (1312:1312:1312))
        (PORT d[10] (456:456:456) (526:526:526))
        (PORT d[11] (1156:1156:1156) (1314:1314:1314))
        (PORT d[12] (1619:1619:1619) (1856:1856:1856))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (2169:2169:2169) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (885:885:885) (954:954:954))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (2169:2169:2169) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1305:1305:1305))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2172:2172:2172) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (2172:2172:2172) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2781:2781:2781))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2157:2157:2157) (1938:1938:1938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (905:905:905))
        (PORT d[1] (2002:2002:2002) (2334:2334:2334))
        (PORT d[2] (1472:1472:1472) (1730:1730:1730))
        (PORT d[3] (1273:1273:1273) (1501:1501:1501))
        (PORT d[4] (2054:2054:2054) (2327:2327:2327))
        (PORT d[5] (464:464:464) (526:526:526))
        (PORT d[6] (953:953:953) (1092:1092:1092))
        (PORT d[7] (768:768:768) (881:881:881))
        (PORT d[8] (1678:1678:1678) (1923:1923:1923))
        (PORT d[9] (990:990:990) (1136:1136:1136))
        (PORT d[10] (1261:1261:1261) (1431:1431:1431))
        (PORT d[11] (1506:1506:1506) (1730:1730:1730))
        (PORT d[12] (1631:1631:1631) (1873:1873:1873))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (2154:2154:2154) (1937:1937:1937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (3061:3061:3061))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (2154:2154:2154) (1937:1937:1937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (870:870:870))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2157:2157:2157) (1938:1938:1938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (2157:2157:2157) (1938:1938:1938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~277\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (412:412:412))
        (PORT datac (1350:1350:1350) (1588:1588:1588))
        (PORT datad (521:521:521) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2590:2590:2590))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (2124:2124:2124) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (2007:2007:2007))
        (PORT d[1] (1980:1980:1980) (2318:2318:2318))
        (PORT d[2] (1313:1313:1313) (1551:1551:1551))
        (PORT d[3] (1623:1623:1623) (1886:1886:1886))
        (PORT d[4] (1874:1874:1874) (2127:2127:2127))
        (PORT d[5] (799:799:799) (915:915:915))
        (PORT d[6] (929:929:929) (1066:1066:1066))
        (PORT d[7] (2681:2681:2681) (3115:3115:3115))
        (PORT d[8] (2017:2017:2017) (2305:2305:2305))
        (PORT d[9] (1175:1175:1175) (1343:1343:1343))
        (PORT d[10] (953:953:953) (1100:1100:1100))
        (PORT d[11] (634:634:634) (725:725:725))
        (PORT d[12] (1508:1508:1508) (1716:1716:1716))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (2121:2121:2121) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1855:1855:1855))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (2121:2121:2121) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1294:1294:1294))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (2124:2124:2124) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (2124:2124:2124) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2392:2392:2392))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (2131:2131:2131) (1918:1918:1918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1789:1789:1789))
        (PORT d[1] (1802:1802:1802) (2115:2115:2115))
        (PORT d[2] (1314:1314:1314) (1555:1555:1555))
        (PORT d[3] (1449:1449:1449) (1693:1693:1693))
        (PORT d[4] (1571:1571:1571) (1788:1788:1788))
        (PORT d[5] (3474:3474:3474) (4029:4029:4029))
        (PORT d[6] (1108:1108:1108) (1268:1268:1268))
        (PORT d[7] (2674:2674:2674) (3112:3112:3112))
        (PORT d[8] (1838:1838:1838) (2101:2101:2101))
        (PORT d[9] (2945:2945:2945) (3388:3388:3388))
        (PORT d[10] (3753:3753:3753) (4338:4338:4338))
        (PORT d[11] (961:961:961) (1095:1095:1095))
        (PORT d[12] (1362:1362:1362) (1553:1553:1553))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (2128:2128:2128) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (986:986:986))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (2128:2128:2128) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1057:1057:1057))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (2131:2131:2131) (1918:1918:1918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (2131:2131:2131) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~276\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (590:590:590))
        (PORT datab (1367:1367:1367) (1612:1612:1612))
        (PORT datac (785:785:785) (927:927:927))
        (PORT datad (680:680:680) (770:770:770))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~278\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1823:1823:1823))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (783:783:783) (925:925:925))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (535:535:535) (619:619:619))
        (PORT d[1] (551:551:551) (637:637:637))
        (PORT d[2] (522:522:522) (604:604:604))
        (PORT d[3] (518:518:518) (591:591:591))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (1716:1716:1716) (1571:1571:1571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1997:1997:1997))
        (PORT d[1] (511:511:511) (582:582:582))
        (PORT d[2] (1875:1875:1875) (2168:2168:2168))
        (PORT d[3] (2239:2239:2239) (2609:2609:2609))
        (PORT d[4] (715:715:715) (822:822:822))
        (PORT d[5] (702:702:702) (798:798:798))
        (PORT d[6] (801:801:801) (909:909:909))
        (PORT d[7] (1773:1773:1773) (2065:2065:2065))
        (PORT d[8] (824:824:824) (943:943:943))
        (PORT d[9] (1009:1009:1009) (1145:1145:1145))
        (PORT d[10] (659:659:659) (750:750:750))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (1713:1713:1713) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1032:1032:1032))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (1713:1713:1713) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1309:1309:1309))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (1716:1716:1716) (1571:1571:1571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT d[0] (1716:1716:1716) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~275\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1825:1825:1825))
        (PORT datab (1374:1374:1374) (1620:1620:1620))
        (PORT datac (781:781:781) (923:923:923))
        (PORT datad (703:703:703) (791:791:791))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~279\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1536:1536:1536))
        (PORT datab (804:804:804) (918:918:918))
        (PORT datac (665:665:665) (737:737:737))
        (PORT datad (668:668:668) (747:747:747))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (175:175:175))
        (PORT datab (654:654:654) (755:755:755))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (280:280:280))
        (PORT datab (573:573:573) (687:687:687))
        (PORT datac (346:346:346) (419:419:419))
        (PORT datad (330:330:330) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (214:214:214))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (392:392:392) (456:456:456))
        (PORT d[1] (208:208:208) (242:242:242))
        (PORT d[2] (370:370:370) (431:431:431))
        (PORT d[3] (372:372:372) (431:431:431))
        (PORT d[4] (510:510:510) (576:576:576))
        (PORT d[5] (591:591:591) (667:667:667))
        (PORT d[6] (678:678:678) (773:773:773))
        (PORT d[7] (535:535:535) (605:605:605))
        (PORT d[8] (532:532:532) (607:607:607))
        (PORT d[9] (372:372:372) (418:418:418))
        (PORT d[10] (364:364:364) (422:422:422))
        (PORT d[11] (655:655:655) (749:749:749))
        (PORT d[12] (552:552:552) (627:627:627))
        (PORT d[13] (1291:1291:1291) (1469:1469:1469))
        (PORT d[14] (730:730:730) (839:839:839))
        (PORT d[15] (547:547:547) (621:621:621))
        (PORT d[16] (541:541:541) (624:624:624))
        (PORT d[17] (654:654:654) (735:735:735))
        (PORT d[18] (557:557:557) (642:642:642))
        (PORT d[19] (542:542:542) (620:620:620))
        (PORT d[20] (649:649:649) (739:739:739))
        (PORT d[21] (554:554:554) (639:639:639))
        (PORT d[22] (208:208:208) (242:242:242))
        (PORT d[23] (209:209:209) (244:244:244))
        (PORT d[24] (408:408:408) (468:468:468))
        (PORT d[25] (383:383:383) (442:442:442))
        (PORT d[26] (392:392:392) (455:455:455))
        (PORT d[27] (217:217:217) (248:248:248))
        (PORT d[28] (391:391:391) (453:453:453))
        (PORT d[29] (206:206:206) (240:240:240))
        (PORT d[30] (207:207:207) (242:242:242))
        (PORT d[31] (385:385:385) (445:445:445))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (387:387:387) (466:466:466))
        (PORT d[1] (389:389:389) (468:468:468))
        (PORT d[2] (556:556:556) (664:664:664))
        (PORT d[3] (401:401:401) (484:484:484))
        (PORT d[4] (401:401:401) (487:487:487))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (658:658:658) (699:699:699))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1142:1142:1142))
        (PORT d[1] (550:550:550) (645:645:645))
        (PORT d[2] (588:588:588) (694:694:694))
        (PORT d[3] (543:543:543) (637:637:637))
        (PORT d[4] (421:421:421) (501:501:501))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (488:488:488) (532:532:532))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT sload (1063:1063:1063) (1196:1196:1196))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (932:932:932))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1243:1243:1243))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2136:2136:2136) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (4080:4080:4080))
        (PORT d[1] (1532:1532:1532) (1726:1726:1726))
        (PORT d[2] (3491:3491:3491) (4053:4053:4053))
        (PORT d[3] (2372:2372:2372) (2762:2762:2762))
        (PORT d[4] (3421:3421:3421) (3926:3926:3926))
        (PORT d[5] (3032:3032:3032) (3486:3486:3486))
        (PORT d[6] (2924:2924:2924) (3303:3303:3303))
        (PORT d[7] (1537:1537:1537) (1797:1797:1797))
        (PORT d[8] (3163:3163:3163) (3643:3643:3643))
        (PORT d[9] (2708:2708:2708) (3131:3131:3131))
        (PORT d[10] (3618:3618:3618) (4221:4221:4221))
        (PORT d[11] (2999:2999:2999) (3467:3467:3467))
        (PORT d[12] (4112:4112:4112) (4703:4703:4703))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2133:2133:2133) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1910:1910:1910))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2133:2133:2133) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (3003:3003:3003))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2136:2136:2136) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (2136:2136:2136) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1165:1165:1165))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (2079:2079:2079) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3558:3558:3558))
        (PORT d[1] (3150:3150:3150) (3658:3658:3658))
        (PORT d[2] (1351:1351:1351) (1570:1570:1570))
        (PORT d[3] (2938:2938:2938) (3430:3430:3430))
        (PORT d[4] (1429:1429:1429) (1624:1624:1624))
        (PORT d[5] (2409:2409:2409) (2738:2738:2738))
        (PORT d[6] (2357:2357:2357) (2676:2676:2676))
        (PORT d[7] (1431:1431:1431) (1685:1685:1685))
        (PORT d[8] (1321:1321:1321) (1510:1510:1510))
        (PORT d[9] (4180:4180:4180) (4778:4778:4778))
        (PORT d[10] (3297:3297:3297) (3827:3827:3827))
        (PORT d[11] (1909:1909:1909) (2204:2204:2204))
        (PORT d[12] (1238:1238:1238) (1404:1404:1404))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (2076:2076:2076) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1211:1211:1211))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (2076:2076:2076) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2594:2594:2594))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (2079:2079:2079) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2079:2079:2079) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (736:736:736))
        (PORT datab (850:850:850) (987:987:987))
        (PORT datac (1576:1576:1576) (1843:1843:1843))
        (PORT datad (1728:1728:1728) (2022:2022:2022))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1196:1196:1196))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (2085:2085:2085) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3479:3479:3479))
        (PORT d[1] (3132:3132:3132) (3638:3638:3638))
        (PORT d[2] (1689:1689:1689) (1954:1954:1954))
        (PORT d[3] (2928:2928:2928) (3422:3422:3422))
        (PORT d[4] (1435:1435:1435) (1623:1623:1623))
        (PORT d[5] (2237:2237:2237) (2548:2548:2548))
        (PORT d[6] (2192:2192:2192) (2489:2489:2489))
        (PORT d[7] (2713:2713:2713) (3154:3154:3154))
        (PORT d[8] (2501:2501:2501) (2839:2839:2839))
        (PORT d[9] (2783:2783:2783) (3202:3202:3202))
        (PORT d[10] (3116:3116:3116) (3623:3623:3623))
        (PORT d[11] (3779:3779:3779) (4374:4374:4374))
        (PORT d[12] (2646:2646:2646) (3002:3002:3002))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (2082:2082:2082) (1866:1866:1866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2683:2683:2683))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (2082:2082:2082) (1866:1866:1866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2382:2382:2382))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (2085:2085:2085) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (2085:2085:2085) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1222:1222:1222))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2153:2153:2153) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4159:4159:4159))
        (PORT d[1] (1662:1662:1662) (1873:1873:1873))
        (PORT d[2] (3502:3502:3502) (4067:4067:4067))
        (PORT d[3] (2365:2365:2365) (2756:2756:2756))
        (PORT d[4] (3432:3432:3432) (3941:3941:3941))
        (PORT d[5] (3042:3042:3042) (3500:3500:3500))
        (PORT d[6] (2950:2950:2950) (3338:3338:3338))
        (PORT d[7] (1531:1531:1531) (1791:1791:1791))
        (PORT d[8] (3186:3186:3186) (3671:3671:3671))
        (PORT d[9] (2867:2867:2867) (3312:3312:3312))
        (PORT d[10] (3625:3625:3625) (4230:4230:4230))
        (PORT d[11] (3019:3019:3019) (3495:3495:3495))
        (PORT d[12] (4110:4110:4110) (4705:4705:4705))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2150:2150:2150) (1918:1918:1918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3679:3679:3679))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2150:2150:2150) (1918:1918:1918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2805:2805:2805))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2153:2153:2153) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (2153:2153:2153) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (697:697:697) (778:778:778))
        (PORT datac (744:744:744) (844:844:844))
        (PORT datad (1728:1728:1728) (2022:2022:2022))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1442:1442:1442))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (2035:2035:2035) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3950:3950:3950))
        (PORT d[1] (1825:1825:1825) (2056:2056:2056))
        (PORT d[2] (3211:3211:3211) (3742:3742:3742))
        (PORT d[3] (2189:2189:2189) (2553:2553:2553))
        (PORT d[4] (3252:3252:3252) (3734:3734:3734))
        (PORT d[5] (2839:2839:2839) (3261:3261:3261))
        (PORT d[6] (2766:2766:2766) (3128:3128:3128))
        (PORT d[7] (1352:1352:1352) (1584:1584:1584))
        (PORT d[8] (2999:2999:2999) (3460:3460:3460))
        (PORT d[9] (2672:2672:2672) (3085:3085:3085))
        (PORT d[10] (3442:3442:3442) (4021:4021:4021))
        (PORT d[11] (2999:2999:2999) (3469:3469:3469))
        (PORT d[12] (3935:3935:3935) (4504:4504:4504))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2032:2032:2032) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3083:3083:3083))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2032:2032:2032) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2791:2791:2791))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (2035:2035:2035) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2035:2035:2035) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1851:1851:1851))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (2311:2311:2311) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (3315:3315:3315))
        (PORT d[1] (2536:2536:2536) (2863:2863:2863))
        (PORT d[2] (2697:2697:2697) (3168:3168:3168))
        (PORT d[3] (1824:1824:1824) (2135:2135:2135))
        (PORT d[4] (3218:3218:3218) (3686:3686:3686))
        (PORT d[5] (2510:2510:2510) (2889:2889:2889))
        (PORT d[6] (2238:2238:2238) (2529:2529:2529))
        (PORT d[7] (1385:1385:1385) (1632:1632:1632))
        (PORT d[8] (3592:3592:3592) (4155:4155:4155))
        (PORT d[9] (2869:2869:2869) (3316:3316:3316))
        (PORT d[10] (3068:3068:3068) (3602:3602:3602))
        (PORT d[11] (2347:2347:2347) (2733:2733:2733))
        (PORT d[12] (3393:3393:3393) (3883:3883:3883))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (2308:2308:2308) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3272:3272:3272))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (2308:2308:2308) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2600:2600:2600))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (2311:2311:2311) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2311:2311:2311) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1843:1843:1843))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (2242:2242:2242) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3499:3499:3499))
        (PORT d[1] (2684:2684:2684) (3027:3027:3027))
        (PORT d[2] (2850:2850:2850) (3331:3331:3331))
        (PORT d[3] (1819:1819:1819) (2130:2130:2130))
        (PORT d[4] (2864:2864:2864) (3280:3280:3280))
        (PORT d[5] (2503:2503:2503) (2881:2881:2881))
        (PORT d[6] (2423:2423:2423) (2741:2741:2741))
        (PORT d[7] (1573:1573:1573) (1847:1847:1847))
        (PORT d[8] (3177:3177:3177) (3675:3675:3675))
        (PORT d[9] (2891:2891:2891) (3341:3341:3341))
        (PORT d[10] (3075:3075:3075) (3605:3605:3605))
        (PORT d[11] (2382:2382:2382) (2778:2778:2778))
        (PORT d[12] (3565:3565:3565) (4080:4080:4080))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (2239:2239:2239) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2689:2689:2689))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (2239:2239:2239) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2581:2581:2581))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (2242:2242:2242) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2242:2242:2242) (2002:2002:2002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (646:646:646))
        (PORT datab (533:533:533) (611:611:611))
        (PORT datac (1577:1577:1577) (1845:1845:1845))
        (PORT datad (1727:1727:1727) (2021:2021:2021))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1450:1450:1450))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (2105:2105:2105) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3866:3866:3866))
        (PORT d[1] (2030:2030:2030) (2287:2287:2287))
        (PORT d[2] (3160:3160:3160) (3686:3686:3686))
        (PORT d[3] (2175:2175:2175) (2526:2526:2526))
        (PORT d[4] (3233:3233:3233) (3711:3711:3711))
        (PORT d[5] (2666:2666:2666) (3063:3063:3063))
        (PORT d[6] (2586:2586:2586) (2921:2921:2921))
        (PORT d[7] (1026:1026:1026) (1219:1219:1219))
        (PORT d[8] (2810:2810:2810) (3242:3242:3242))
        (PORT d[9] (2659:2659:2659) (3068:3068:3068))
        (PORT d[10] (3435:3435:3435) (4017:4017:4017))
        (PORT d[11] (2803:2803:2803) (3243:3243:3243))
        (PORT d[12] (2795:2795:2795) (3188:3188:3188))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (PORT ena (2102:2102:2102) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (4184:4184:4184))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (PORT ena (2102:2102:2102) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (3163:3163:3163))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (2105:2105:2105) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT d[0] (2105:2105:2105) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (555:555:555))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (448:448:448) (515:515:515))
        (PORT datad (1726:1726:1726) (2019:2019:2019))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2012:2012:2012) (2358:2358:2358))
        (PORT datac (1203:1203:1203) (1418:1418:1418))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1443:1443:1443))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (2112:2112:2112) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3951:3951:3951))
        (PORT d[1] (1971:1971:1971) (2208:2208:2208))
        (PORT d[2] (3238:3238:3238) (3778:3778:3778))
        (PORT d[3] (2355:2355:2355) (2741:2741:2741))
        (PORT d[4] (3408:3408:3408) (3911:3911:3911))
        (PORT d[5] (2859:2859:2859) (3289:3289:3289))
        (PORT d[6] (2774:2774:2774) (3136:3136:3136))
        (PORT d[7] (1015:1015:1015) (1207:1207:1207))
        (PORT d[8] (3007:3007:3007) (3469:3469:3469))
        (PORT d[9] (2699:2699:2699) (3121:3121:3121))
        (PORT d[10] (3443:3443:3443) (4022:4022:4022))
        (PORT d[11] (2824:2824:2824) (3267:3267:3267))
        (PORT d[12] (4104:4104:4104) (4695:4695:4695))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (2109:2109:2109) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2563:2563:2563))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (2109:2109:2109) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2978:2978:2978))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (2112:2112:2112) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (2112:2112:2112) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1041:1041:1041))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2355:2355:2355) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (4275:4275:4275))
        (PORT d[1] (1367:1367:1367) (1540:1540:1540))
        (PORT d[2] (1448:1448:1448) (1691:1691:1691))
        (PORT d[3] (2549:2549:2549) (2964:2964:2964))
        (PORT d[4] (3611:3611:3611) (4147:4147:4147))
        (PORT d[5] (3198:3198:3198) (3670:3670:3670))
        (PORT d[6] (3111:3111:3111) (3519:3519:3519))
        (PORT d[7] (1722:1722:1722) (2007:2007:2007))
        (PORT d[8] (2639:2639:2639) (3035:3035:3035))
        (PORT d[9] (2906:2906:2906) (3363:3363:3363))
        (PORT d[10] (3800:3800:3800) (4430:4430:4430))
        (PORT d[11] (3174:3174:3174) (3664:3664:3664))
        (PORT d[12] (4289:4289:4289) (4904:4904:4904))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2352:2352:2352) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2943:2943:2943))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2352:2352:2352) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3185:3185:3185))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2355:2355:2355) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (2355:2355:2355) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (248:248:248))
        (PORT datac (519:519:519) (597:597:597))
        (PORT datad (1831:1831:1831) (2125:2125:2125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1646:1646:1646))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (2127:2127:2127) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3740:3740:3740))
        (PORT d[1] (2019:2019:2019) (2272:2272:2272))
        (PORT d[2] (3055:3055:3055) (3570:3570:3570))
        (PORT d[3] (2166:2166:2166) (2527:2527:2527))
        (PORT d[4] (3230:3230:3230) (3710:3710:3710))
        (PORT d[5] (2678:2678:2678) (3082:3082:3082))
        (PORT d[6] (2591:2591:2591) (2929:2929:2929))
        (PORT d[7] (1152:1152:1152) (1349:1349:1349))
        (PORT d[8] (3377:3377:3377) (3907:3907:3907))
        (PORT d[9] (2670:2670:2670) (3080:3080:3080))
        (PORT d[10] (3260:3260:3260) (3814:3814:3814))
        (PORT d[11] (2639:2639:2639) (3062:3062:3062))
        (PORT d[12] (3755:3755:3755) (4296:4296:4296))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2124:2124:2124) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2625:2625:2625))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2124:2124:2124) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2772:2772:2772))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (2127:2127:2127) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT d[0] (2127:2127:2127) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1850:1850:1850))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT ena (2314:2314:2314) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3498:3498:3498))
        (PORT d[1] (2022:2022:2022) (2276:2276:2276))
        (PORT d[2] (2850:2850:2850) (3334:3334:3334))
        (PORT d[3] (1835:1835:1835) (2157:2157:2157))
        (PORT d[4] (2845:2845:2845) (3260:3260:3260))
        (PORT d[5] (2509:2509:2509) (2888:2888:2888))
        (PORT d[6] (2403:2403:2403) (2714:2714:2714))
        (PORT d[7] (1550:1550:1550) (1818:1818:1818))
        (PORT d[8] (3579:3579:3579) (4137:4137:4137))
        (PORT d[9] (2865:2865:2865) (3319:3319:3319))
        (PORT d[10] (3073:3073:3073) (3607:3607:3607))
        (PORT d[11] (2539:2539:2539) (2964:2964:2964))
        (PORT d[12] (3012:3012:3012) (3451:3451:3451))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (2311:2311:2311) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (3113:3113:3113))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (2311:2311:2311) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2593:2593:2593))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT ena (2314:2314:2314) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (2314:2314:2314) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (361:361:361))
        (PORT datab (671:671:671) (784:784:784))
        (PORT datac (1580:1580:1580) (1847:1847:1847))
        (PORT datad (1725:1725:1725) (2019:2019:2019))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (394:394:394))
        (PORT datab (2006:2006:2006) (2351:2351:2351))
        (PORT datac (1583:1583:1583) (1851:1851:1851))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (383:383:383))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (700:700:700))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (PORT sload (1237:1237:1237) (1397:1397:1397))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (956:956:956) (1104:1104:1104))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1374:1374:1374))
        (PORT d[1] (1056:1056:1056) (1214:1214:1214))
        (PORT d[2] (1080:1080:1080) (1241:1241:1241))
        (PORT d[3] (879:879:879) (1004:1004:1004))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (2282:2282:2282) (2026:2026:2026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3726:3726:3726))
        (PORT d[1] (1801:1801:1801) (2094:2094:2094))
        (PORT d[2] (1378:1378:1378) (1602:1602:1602))
        (PORT d[3] (1507:1507:1507) (1773:1773:1773))
        (PORT d[4] (1610:1610:1610) (1834:1834:1834))
        (PORT d[5] (2408:2408:2408) (2739:2739:2739))
        (PORT d[6] (990:990:990) (1130:1130:1130))
        (PORT d[7] (1462:1462:1462) (1729:1729:1729))
        (PORT d[8] (1331:1331:1331) (1520:1520:1520))
        (PORT d[9] (2781:2781:2781) (3202:3202:3202))
        (PORT d[10] (3298:3298:3298) (3828:3828:3828))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2279:2279:2279) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1008:1008:1008))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2279:2279:2279) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2601:2601:2601))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (2282:2282:2282) (2026:2026:2026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (2282:2282:2282) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2675:2675:2675))
        (PORT datab (1593:1593:1593) (1865:1865:1865))
        (PORT datac (811:811:811) (931:931:931))
        (PORT datad (1729:1729:1729) (2023:2023:2023))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1219:1219:1219) (1451:1451:1451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (443:443:443))
        (PORT datab (498:498:498) (579:579:579))
        (PORT datad (1209:1209:1209) (1396:1396:1396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (459:459:459))
        (PORT datab (565:565:565) (677:677:677))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (207:207:207) (258:258:258))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (792:792:792))
        (PORT datab (503:503:503) (601:601:601))
        (PORT datac (315:315:315) (360:360:360))
        (PORT datad (346:346:346) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (872:872:872))
        (PORT datac (706:706:706) (841:841:841))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1170:1170:1170))
        (PORT datab (817:817:817) (954:954:954))
        (PORT datac (485:485:485) (574:574:574))
        (PORT datad (781:781:781) (900:900:900))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1094:1094:1094))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (711:711:711) (847:847:847))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (636:636:636) (746:746:746))
        (PORT datad (339:339:339) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_unsigned_lo_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (316:316:316) (386:386:386))
        (PORT datad (462:462:462) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (626:626:626))
        (PORT datab (519:519:519) (616:616:616))
        (PORT datac (520:520:520) (621:621:621))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (883:883:883))
        (PORT datab (1055:1055:1055) (1205:1205:1205))
        (PORT datac (924:924:924) (1068:1068:1068))
        (PORT datad (1133:1133:1133) (1285:1285:1285))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (467:467:467) (547:547:547))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (408:408:408))
        (PORT datab (308:308:308) (375:375:375))
        (PORT datac (784:784:784) (928:928:928))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (436:436:436))
        (PORT datad (501:501:501) (594:594:594))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (366:366:366) (425:425:425))
        (PORT d[1] (385:385:385) (446:446:446))
        (PORT d[2] (697:697:697) (794:794:794))
        (PORT d[3] (376:376:376) (437:437:437))
        (PORT d[4] (538:538:538) (612:612:612))
        (PORT d[5] (539:539:539) (616:616:616))
        (PORT d[6] (673:673:673) (764:764:764))
        (PORT d[7] (544:544:544) (617:617:617))
        (PORT d[8] (538:538:538) (617:617:617))
        (PORT d[9] (508:508:508) (577:577:577))
        (PORT d[10] (374:374:374) (437:437:437))
        (PORT d[11] (377:377:377) (440:440:440))
        (PORT d[12] (540:540:540) (618:618:618))
        (PORT d[13] (971:971:971) (1107:1107:1107))
        (PORT d[14] (535:535:535) (614:614:614))
        (PORT d[15] (518:518:518) (589:589:589))
        (PORT d[16] (631:631:631) (715:715:715))
        (PORT d[17] (675:675:675) (765:765:765))
        (PORT d[18] (825:825:825) (938:938:938))
        (PORT d[19] (673:673:673) (768:768:768))
        (PORT d[20] (837:837:837) (958:958:958))
        (PORT d[21] (558:558:558) (647:647:647))
        (PORT d[22] (391:391:391) (453:453:453))
        (PORT d[23] (395:395:395) (450:450:450))
        (PORT d[24] (373:373:373) (433:433:433))
        (PORT d[25] (520:520:520) (595:595:595))
        (PORT d[26] (878:878:878) (1011:1011:1011))
        (PORT d[27] (539:539:539) (611:611:611))
        (PORT d[28] (376:376:376) (438:438:438))
        (PORT d[29] (396:396:396) (461:461:461))
        (PORT d[30] (376:376:376) (435:435:435))
        (PORT d[31] (366:366:366) (424:424:424))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (405:405:405) (485:485:485))
        (PORT d[1] (407:407:407) (488:488:488))
        (PORT d[2] (416:416:416) (502:502:502))
        (PORT d[3] (410:410:410) (491:491:491))
        (PORT d[4] (407:407:407) (488:488:488))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (890:890:890))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (561:561:561) (655:655:655))
        (PORT d[1] (564:564:564) (660:660:660))
        (PORT d[2] (590:590:590) (693:693:693))
        (PORT d[3] (597:597:597) (707:707:707))
        (PORT d[4] (576:576:576) (680:680:680))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[30\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (270:270:270))
        (PORT datab (429:429:429) (526:526:526))
        (PORT datac (309:309:309) (346:346:346))
        (PORT datad (352:352:352) (409:409:409))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (820:820:820))
        (PORT datab (472:472:472) (535:535:535))
        (PORT datad (367:367:367) (441:441:441))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (387:387:387))
        (PORT datad (465:465:465) (554:554:554))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1096:1096:1096) (1229:1229:1229))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[29\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (280:280:280))
        (PORT datab (378:378:378) (444:444:444))
        (PORT datac (405:405:405) (500:500:500))
        (PORT datad (311:311:311) (351:351:351))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[28\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (363:363:363))
        (PORT datab (427:427:427) (523:523:523))
        (PORT datac (181:181:181) (251:251:251))
        (PORT datad (357:357:357) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (452:452:452))
        (PORT datab (646:646:646) (746:746:746))
        (PORT datad (539:539:539) (635:635:635))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (552:552:552) (622:622:622))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (667:667:667) (766:766:766))
        (PORT sload (795:795:795) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (823:823:823))
        (PORT datab (482:482:482) (555:555:555))
        (PORT datad (370:370:370) (445:445:445))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (795:795:795) (899:899:899))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[26\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (366:366:366))
        (PORT datab (427:427:427) (523:523:523))
        (PORT datac (182:182:182) (252:252:252))
        (PORT datad (358:358:358) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (818:818:818))
        (PORT datab (542:542:542) (630:630:630))
        (PORT datad (364:364:364) (439:439:439))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (823:823:823))
        (PORT datab (386:386:386) (470:470:470))
        (PORT datad (602:602:602) (678:678:678))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (616:616:616))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (823:823:823))
        (PORT datab (531:531:531) (605:605:605))
        (PORT datad (369:369:369) (444:444:444))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (799:799:799) (900:900:900))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (270:270:270))
        (PORT datab (429:429:429) (525:525:525))
        (PORT datac (471:471:471) (536:536:536))
        (PORT datad (354:354:354) (411:411:411))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (820:820:820))
        (PORT datab (705:705:705) (811:811:811))
        (PORT datad (366:366:366) (441:441:441))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1167:1167:1167) (1323:1323:1323))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (436:436:436))
        (PORT datab (519:519:519) (618:618:618))
        (PORT datad (655:655:655) (768:768:768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (793:793:793) (888:888:888))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sclr (507:507:507) (577:577:577))
        (PORT sload (443:443:443) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[21\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (271:271:271))
        (PORT datab (372:372:372) (438:438:438))
        (PORT datac (408:408:408) (503:503:503))
        (PORT datad (458:458:458) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (456:456:456))
        (PORT datab (505:505:505) (579:579:579))
        (PORT datad (541:541:541) (637:637:637))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (936:936:936))
        (PORT datad (762:762:762) (891:891:891))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (471:471:471))
        (PORT datac (521:521:521) (623:623:623))
        (PORT datad (522:522:522) (616:616:616))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (161:161:161))
        (PORT datab (596:596:596) (684:684:684))
        (PORT datac (99:99:99) (125:125:125))
        (PORT datad (358:358:358) (424:424:424))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (897:897:897))
        (PORT datab (204:204:204) (243:243:243))
        (PORT datac (100:100:100) (126:126:126))
        (PORT datad (356:356:356) (422:422:422))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (192:192:192))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (PORT datab (323:323:323) (394:394:394))
        (PORT datad (370:370:370) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (406:406:406))
        (PORT datad (478:478:478) (568:568:568))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (441:441:441))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (383:383:383) (466:466:466))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (390:390:390))
        (PORT datac (496:496:496) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (763:763:763))
        (PORT datab (863:863:863) (1017:1017:1017))
        (PORT datad (318:318:318) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (968:968:968) (1085:1085:1085))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (995:995:995))
        (PORT datab (412:412:412) (501:501:501))
        (PORT datac (441:441:441) (520:520:520))
        (PORT datad (355:355:355) (408:408:408))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (691:691:691) (782:782:782))
        (PORT clrn (1353:1353:1353) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (257:257:257))
        (PORT datab (495:495:495) (576:576:576))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (214:214:214))
        (PORT datad (618:618:618) (728:728:728))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (247:247:247))
        (PORT datad (934:934:934) (1065:1065:1065))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (168:168:168))
        (PORT datad (678:678:678) (785:785:785))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (817:817:817))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (537:537:537) (619:619:619))
        (PORT d[1] (673:673:673) (772:772:772))
        (PORT d[2] (532:532:532) (617:617:617))
        (PORT d[3] (512:512:512) (591:591:591))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2707:2707:2707) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (2210:2210:2210))
        (PORT d[1] (686:686:686) (779:779:779))
        (PORT d[2] (1722:1722:1722) (1999:1999:1999))
        (PORT d[3] (2230:2230:2230) (2600:2600:2600))
        (PORT d[4] (578:578:578) (665:665:665))
        (PORT d[5] (389:389:389) (445:445:445))
        (PORT d[6] (820:820:820) (934:934:934))
        (PORT d[7] (1987:1987:1987) (2323:2323:2323))
        (PORT d[8] (866:866:866) (996:996:996))
        (PORT d[9] (1005:1005:1005) (1138:1138:1138))
        (PORT d[10] (643:643:643) (730:730:730))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2704:2704:2704) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1188:1188:1188))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2704:2704:2704) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (707:707:707) (802:802:802))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2707:2707:2707) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (2707:2707:2707) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~215\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1732:1732:1732))
        (PORT datab (1721:1721:1721) (1952:1952:1952))
        (PORT datac (2383:2383:2383) (2787:2787:2787))
        (PORT datad (1951:1951:1951) (2293:2293:2293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2396:2396:2396))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (1827:1827:1827) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (3311:3311:3311))
        (PORT d[1] (2439:2439:2439) (2760:2760:2760))
        (PORT d[2] (2344:2344:2344) (2762:2762:2762))
        (PORT d[3] (1349:1349:1349) (1563:1563:1563))
        (PORT d[4] (2638:2638:2638) (2998:2998:2998))
        (PORT d[5] (2119:2119:2119) (2475:2475:2475))
        (PORT d[6] (2674:2674:2674) (3073:3073:3073))
        (PORT d[7] (1415:1415:1415) (1675:1675:1675))
        (PORT d[8] (3001:3001:3001) (3462:3462:3462))
        (PORT d[9] (2850:2850:2850) (3291:3291:3291))
        (PORT d[10] (3261:3261:3261) (3704:3704:3704))
        (PORT d[11] (2344:2344:2344) (2715:2715:2715))
        (PORT d[12] (2606:2606:2606) (2931:2931:2931))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (1824:1824:1824) (1651:1651:1651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (4073:4073:4073))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (1824:1824:1824) (1651:1651:1651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2746:2746:2746))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (1827:1827:1827) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (1827:1827:1827) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1353:1353:1353))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (4219:4219:4219) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (4577:4577:4577))
        (PORT d[1] (3839:3839:3839) (4347:4347:4347))
        (PORT d[2] (1811:1811:1811) (2114:2114:2114))
        (PORT d[3] (1361:1361:1361) (1588:1588:1588))
        (PORT d[4] (3639:3639:3639) (4125:4125:4125))
        (PORT d[5] (3377:3377:3377) (3861:3861:3861))
        (PORT d[6] (3951:3951:3951) (4526:4526:4526))
        (PORT d[7] (1792:1792:1792) (2094:2094:2094))
        (PORT d[8] (4725:4725:4725) (5448:5448:5448))
        (PORT d[9] (4137:4137:4137) (4739:4739:4739))
        (PORT d[10] (4455:4455:4455) (5066:5066:5066))
        (PORT d[11] (3710:3710:3710) (4254:4254:4254))
        (PORT d[12] (4050:4050:4050) (4600:4600:4600))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4216:4216:4216) (3726:3726:3726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3958:3958:3958))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4216:4216:4216) (3726:3726:3726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3963:3963:3963))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (4219:4219:4219) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (4219:4219:4219) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1904:1904:1904))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (1772:1772:1772) (1607:1607:1607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (3345:3345:3345))
        (PORT d[1] (2542:2542:2542) (2959:2959:2959))
        (PORT d[2] (2246:2246:2246) (2609:2609:2609))
        (PORT d[3] (2004:2004:2004) (2357:2357:2357))
        (PORT d[4] (1932:1932:1932) (2186:2186:2186))
        (PORT d[5] (2426:2426:2426) (2823:2823:2823))
        (PORT d[6] (2433:2433:2433) (2786:2786:2786))
        (PORT d[7] (1744:1744:1744) (2031:2031:2031))
        (PORT d[8] (2021:2021:2021) (2308:2308:2308))
        (PORT d[9] (2551:2551:2551) (2919:2919:2919))
        (PORT d[10] (2656:2656:2656) (3005:3005:3005))
        (PORT d[11] (2622:2622:2622) (3025:3025:3025))
        (PORT d[12] (1928:1928:1928) (2187:2187:2187))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (1769:1769:1769) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2529:2529:2529))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (1769:1769:1769) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2530:2530:2530))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (1772:1772:1772) (1607:1607:1607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (1772:1772:1772) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2494:2494:2494))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (5451:5451:5451) (4810:4810:4810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (3415:3415:3415))
        (PORT d[1] (2356:2356:2356) (2695:2695:2695))
        (PORT d[2] (2110:2110:2110) (2487:2487:2487))
        (PORT d[3] (1431:1431:1431) (1672:1672:1672))
        (PORT d[4] (2557:2557:2557) (2889:2889:2889))
        (PORT d[5] (2337:2337:2337) (2684:2684:2684))
        (PORT d[6] (2875:2875:2875) (3300:3300:3300))
        (PORT d[7] (1523:1523:1523) (1778:1778:1778))
        (PORT d[8] (2790:2790:2790) (3213:3213:3213))
        (PORT d[9] (2886:2886:2886) (3305:3305:3305))
        (PORT d[10] (3208:3208:3208) (3653:3653:3653))
        (PORT d[11] (2626:2626:2626) (3025:3025:3025))
        (PORT d[12] (2992:2992:2992) (3403:3403:3403))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (5448:5448:5448) (4809:4809:4809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2489:2489:2489))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (5448:5448:5448) (4809:4809:4809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2767:2767:2767))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (5451:5451:5451) (4810:4810:4810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (5451:5451:5451) (4810:4810:4810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~210\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1307:1307:1307))
        (PORT datab (1970:1970:1970) (2325:2325:2325))
        (PORT datac (1702:1702:1702) (1928:1928:1928))
        (PORT datad (1355:1355:1355) (1545:1545:1545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~211\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1161:1161:1161))
        (PORT datab (1977:1977:1977) (2333:2333:2333))
        (PORT datac (997:997:997) (1143:1143:1143))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2295:2295:2295))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (5477:5477:5477) (4832:4832:4832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (3256:3256:3256))
        (PORT d[1] (2349:2349:2349) (2685:2685:2685))
        (PORT d[2] (1947:1947:1947) (2301:2301:2301))
        (PORT d[3] (1431:1431:1431) (1671:1671:1671))
        (PORT d[4] (2311:2311:2311) (2621:2621:2621))
        (PORT d[5] (2169:2169:2169) (2487:2487:2487))
        (PORT d[6] (2880:2880:2880) (3310:3310:3310))
        (PORT d[7] (1394:1394:1394) (1638:1638:1638))
        (PORT d[8] (2774:2774:2774) (3194:3194:3194))
        (PORT d[9] (2608:2608:2608) (2991:2991:2991))
        (PORT d[10] (3087:3087:3087) (3522:3522:3522))
        (PORT d[11] (2366:2366:2366) (2734:2734:2734))
        (PORT d[12] (2825:2825:2825) (3213:3213:3213))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (5474:5474:5474) (4831:4831:4831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3499:3499:3499))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (5474:5474:5474) (4831:4831:4831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2611:2611:2611))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (5477:5477:5477) (4832:4832:4832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (5477:5477:5477) (4832:4832:4832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1300:1300:1300))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (3405:3405:3405) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3766:3766:3766))
        (PORT d[1] (1567:1567:1567) (1766:1766:1766))
        (PORT d[2] (3081:3081:3081) (3600:3600:3600))
        (PORT d[3] (1176:1176:1176) (1372:1372:1372))
        (PORT d[4] (2763:2763:2763) (3168:3168:3168))
        (PORT d[5] (2539:2539:2539) (2926:2926:2926))
        (PORT d[6] (3219:3219:3219) (3697:3697:3697))
        (PORT d[7] (2273:2273:2273) (2654:2654:2654))
        (PORT d[8] (2587:2587:2587) (2974:2974:2974))
        (PORT d[9] (2252:2252:2252) (2584:2584:2584))
        (PORT d[10] (4012:4012:4012) (4567:4567:4567))
        (PORT d[11] (1956:1956:1956) (2259:2259:2259))
        (PORT d[12] (2711:2711:2711) (3067:3067:3067))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (3402:3402:3402) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2218:2218:2218))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (3402:3402:3402) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (3016:3016:3016))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (3405:3405:3405) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT d[0] (3405:3405:3405) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1500:1500:1500))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (3809:3809:3809) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3362:3362:3362))
        (PORT d[1] (2208:2208:2208) (2499:2499:2499))
        (PORT d[2] (2899:2899:2899) (3395:3395:3395))
        (PORT d[3] (1519:1519:1519) (1759:1759:1759))
        (PORT d[4] (2571:2571:2571) (2946:2946:2946))
        (PORT d[5] (2344:2344:2344) (2691:2691:2691))
        (PORT d[6] (2869:2869:2869) (3297:3297:3297))
        (PORT d[7] (1968:1968:1968) (2319:2319:2319))
        (PORT d[8] (2410:2410:2410) (2774:2774:2774))
        (PORT d[9] (2264:2264:2264) (2598:2598:2598))
        (PORT d[10] (3644:3644:3644) (4142:4142:4142))
        (PORT d[11] (2346:2346:2346) (2718:2718:2718))
        (PORT d[12] (2510:2510:2510) (2833:2833:2833))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (3806:3806:3806) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2847:2847:2847))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (3806:3806:3806) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2782:2782:2782))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (3809:3809:3809) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (3809:3809:3809) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~212\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (458:458:458))
        (PORT datab (1976:1976:1976) (2332:2332:2332))
        (PORT datac (1699:1699:1699) (1924:1924:1924))
        (PORT datad (594:594:594) (669:669:669))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2515:2515:2515))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (5284:5284:5284) (4659:4659:4659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (3251:3251:3251))
        (PORT d[1] (2093:2093:2093) (2379:2379:2379))
        (PORT d[2] (2132:2132:2132) (2512:2512:2512))
        (PORT d[3] (1246:1246:1246) (1460:1460:1460))
        (PORT d[4] (2729:2729:2729) (3090:3090:3090))
        (PORT d[5] (2338:2338:2338) (2680:2680:2680))
        (PORT d[6] (3061:3061:3061) (3514:3514:3514))
        (PORT d[7] (1443:1443:1443) (1702:1702:1702))
        (PORT d[8] (2633:2633:2633) (3035:3035:3035))
        (PORT d[9] (2898:2898:2898) (3318:3318:3318))
        (PORT d[10] (3397:3397:3397) (3869:3869:3869))
        (PORT d[11] (2646:2646:2646) (3048:3048:3048))
        (PORT d[12] (3014:3014:3014) (3429:3429:3429))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (5281:5281:5281) (4658:4658:4658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3333:3333:3333))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (5281:5281:5281) (4658:4658:4658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2964:2964:2964))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (5284:5284:5284) (4659:4659:4659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (5284:5284:5284) (4659:4659:4659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~213\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1428:1428:1428))
        (PORT datab (1979:1979:1979) (2335:2335:2335))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (941:941:941) (1079:1079:1079))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~214\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2392:2392:2392) (2801:2801:2801))
        (PORT datac (1577:1577:1577) (1881:1881:1881))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1800:1800:1800))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (3623:3623:3623) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3559:3559:3559))
        (PORT d[1] (1592:1592:1592) (1805:1805:1805))
        (PORT d[2] (2144:2144:2144) (2522:2522:2522))
        (PORT d[3] (1175:1175:1175) (1376:1376:1376))
        (PORT d[4] (2572:2572:2572) (2950:2950:2950))
        (PORT d[5] (2345:2345:2345) (2695:2695:2695))
        (PORT d[6] (3046:3046:3046) (3499:3499:3499))
        (PORT d[7] (2143:2143:2143) (2522:2522:2522))
        (PORT d[8] (2418:2418:2418) (2781:2781:2781))
        (PORT d[9] (2226:2226:2226) (2564:2564:2564))
        (PORT d[10] (3836:3836:3836) (4363:4363:4363))
        (PORT d[11] (2378:2378:2378) (2754:2754:2754))
        (PORT d[12] (2535:2535:2535) (2867:2867:2867))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (3620:3620:3620) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (3022:3022:3022))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (3620:3620:3620) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (3010:3010:3010))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (3623:3623:3623) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (3623:3623:3623) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2200:2200:2200))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (1828:1828:1828) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (3142:3142:3142))
        (PORT d[1] (2272:2272:2272) (2577:2577:2577))
        (PORT d[2] (2525:2525:2525) (2968:2968:2968))
        (PORT d[3] (1363:1363:1363) (1586:1586:1586))
        (PORT d[4] (2507:2507:2507) (2850:2850:2850))
        (PORT d[5] (2130:2130:2130) (2486:2486:2486))
        (PORT d[6] (2643:2643:2643) (3034:3034:3034))
        (PORT d[7] (1582:1582:1582) (1868:1868:1868))
        (PORT d[8] (2996:2996:2996) (3461:3461:3461))
        (PORT d[9] (2860:2860:2860) (3298:3298:3298))
        (PORT d[10] (3280:3280:3280) (3722:3722:3722))
        (PORT d[11] (2181:2181:2181) (2529:2529:2529))
        (PORT d[12] (2792:2792:2792) (3143:3143:3143))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT ena (1825:1825:1825) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3962:3962:3962))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT ena (1825:1825:1825) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2656:2656:2656))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (1828:1828:1828) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT d[0] (1828:1828:1828) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~217\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (378:378:378))
        (PORT datac (814:814:814) (923:923:923))
        (PORT datad (1961:1961:1961) (2304:2304:2304))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2395:2395:2395))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (1938:1938:1938) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (3145:3145:3145))
        (PORT d[1] (2276:2276:2276) (2577:2577:2577))
        (PORT d[2] (2330:2330:2330) (2743:2743:2743))
        (PORT d[3] (1185:1185:1185) (1384:1384:1384))
        (PORT d[4] (2312:2312:2312) (2629:2629:2629))
        (PORT d[5] (2110:2110:2110) (2461:2461:2461))
        (PORT d[6] (2806:2806:2806) (3218:3218:3218))
        (PORT d[7] (1387:1387:1387) (1635:1635:1635))
        (PORT d[8] (3015:3015:3015) (3482:3482:3482))
        (PORT d[9] (2835:2835:2835) (3271:3271:3271))
        (PORT d[10] (3085:3085:3085) (3498:3498:3498))
        (PORT d[11] (2342:2342:2342) (2708:2708:2708))
        (PORT d[12] (2473:2473:2473) (2782:2782:2782))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (1935:1935:1935) (1760:1760:1760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2971:2971:2971))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (1935:1935:1935) (1760:1760:1760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2754:2754:2754))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (1938:1938:1938) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (1938:1938:1938) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2706:2706:2706))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (5073:5073:5073) (4474:4474:4474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3470:3470:3470))
        (PORT d[1] (2305:2305:2305) (2621:2621:2621))
        (PORT d[2] (1917:1917:1917) (2257:2257:2257))
        (PORT d[3] (1215:1215:1215) (1419:1419:1419))
        (PORT d[4] (2906:2906:2906) (3289:3289:3289))
        (PORT d[5] (2681:2681:2681) (3067:3067:3067))
        (PORT d[6] (3240:3240:3240) (3717:3717:3717))
        (PORT d[7] (1640:1640:1640) (1935:1935:1935))
        (PORT d[8] (2642:2642:2642) (3047:3047:3047))
        (PORT d[9] (3239:3239:3239) (3712:3712:3712))
        (PORT d[10] (3585:3585:3585) (4086:4086:4086))
        (PORT d[11] (2832:2832:2832) (3260:3260:3260))
        (PORT d[12] (3189:3189:3189) (3630:3630:3630))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5070:5070:5070) (4473:4473:4473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (3301:3301:3301))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5070:5070:5070) (4473:4473:4473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3174:3174:3174))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (5073:5073:5073) (4474:4474:4474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT d[0] (5073:5073:5073) (4474:4474:4474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~216\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (836:836:836))
        (PORT datab (1980:1980:1980) (2336:2336:2336))
        (PORT datac (1697:1697:1697) (1922:1922:1922))
        (PORT datad (964:964:964) (1106:1106:1106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~218\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1720:1720:1720) (1951:1951:1951))
        (PORT datac (2382:2382:2382) (2786:2786:2786))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~219\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1593:1593:1593) (1903:1903:1903))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (233:233:233))
        (PORT datab (891:891:891) (1019:1019:1019))
        (PORT datac (962:962:962) (1119:1119:1119))
        (PORT datad (677:677:677) (776:776:776))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1161:1161:1161))
        (PORT ena (973:973:973) (1064:1064:1064))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (796:796:796) (890:890:890))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (667:667:667) (766:766:766))
        (PORT sload (795:795:795) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (412:412:412))
        (PORT datab (522:522:522) (617:617:617))
        (PORT datad (332:332:332) (380:380:380))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (595:595:595))
        (PORT datab (392:392:392) (475:475:475))
        (PORT datac (343:343:343) (401:401:401))
        (PORT datad (372:372:372) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (818:818:818))
        (PORT datab (526:526:526) (606:606:606))
        (PORT datad (365:365:365) (439:439:439))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1767:1767:1767) (1976:1976:1976))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (681:681:681))
        (PORT datab (474:474:474) (545:545:545))
        (PORT datad (503:503:503) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (418:418:418))
        (PORT datab (798:798:798) (933:933:933))
        (PORT datad (334:334:334) (383:383:383))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (785:785:785))
        (PORT datab (518:518:518) (617:617:617))
        (PORT datad (356:356:356) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1201:1201:1201) (1341:1341:1341))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (PORT sclr (507:507:507) (577:577:577))
        (PORT sload (443:443:443) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1478:1478:1478))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datad (331:331:331) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (288:288:288))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (276:276:276))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (299:299:299))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1261:1261:1261) (1394:1394:1394))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[14\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (615:615:615))
        (PORT datab (392:392:392) (462:462:462))
        (PORT datac (463:463:463) (537:537:537))
        (PORT datad (514:514:514) (586:586:586))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (632:632:632))
        (PORT datab (237:237:237) (286:286:286))
        (PORT datac (324:324:324) (379:379:379))
        (PORT datad (521:521:521) (626:626:626))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (477:477:477))
        (PORT datad (339:339:339) (400:400:400))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (1080:1080:1080) (1263:1263:1263))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (461:461:461) (526:526:526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (905:905:905))
        (PORT datab (512:512:512) (611:611:611))
        (PORT datad (322:322:322) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1276:1276:1276))
        (PORT datad (470:470:470) (554:554:554))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1944:1944:1944))
        (PORT d[1] (1073:1073:1073) (1208:1208:1208))
        (PORT d[2] (1331:1331:1331) (1489:1489:1489))
        (PORT d[3] (1348:1348:1348) (1514:1514:1514))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2552:2552:2552) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (4370:4370:4370))
        (PORT d[1] (1596:1596:1596) (1853:1853:1853))
        (PORT d[2] (2781:2781:2781) (3230:3230:3230))
        (PORT d[3] (1220:1220:1220) (1430:1430:1430))
        (PORT d[4] (1236:1236:1236) (1396:1396:1396))
        (PORT d[5] (1069:1069:1069) (1219:1219:1219))
        (PORT d[6] (1971:1971:1971) (2233:2233:2233))
        (PORT d[7] (2489:2489:2489) (2879:2879:2879))
        (PORT d[8] (2378:2378:2378) (2714:2714:2714))
        (PORT d[9] (1843:1843:1843) (2083:2083:2083))
        (PORT d[10] (3060:3060:3060) (3481:3481:3481))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2549:2549:2549) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1403:1403:1403))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2549:2549:2549) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1296:1296:1296))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2552:2552:2552) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (2552:2552:2552) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1734:1734:1734))
        (PORT datab (1507:1507:1507) (1749:1749:1749))
        (PORT datac (652:652:652) (733:733:733))
        (PORT datad (1720:1720:1720) (2019:2019:2019))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1966:1966:1966))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (2111:2111:2111) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2728:2728:2728))
        (PORT d[1] (2067:2067:2067) (2384:2384:2384))
        (PORT d[2] (766:766:766) (875:875:875))
        (PORT d[3] (1369:1369:1369) (1601:1601:1601))
        (PORT d[4] (2439:2439:2439) (2764:2764:2764))
        (PORT d[5] (899:899:899) (1033:1033:1033))
        (PORT d[6] (2308:2308:2308) (2617:2617:2617))
        (PORT d[7] (1537:1537:1537) (1803:1803:1803))
        (PORT d[8] (2390:2390:2390) (2741:2741:2741))
        (PORT d[9] (2026:2026:2026) (2292:2292:2292))
        (PORT d[10] (3412:3412:3412) (3877:3877:3877))
        (PORT d[11] (1830:1830:1830) (2088:2088:2088))
        (PORT d[12] (1246:1246:1246) (1412:1412:1412))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (2108:2108:2108) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1180:1180:1180))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (2108:2108:2108) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (994:994:994))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (2111:2111:2111) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (2111:2111:2111) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1910:1910:1910))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (2325:2325:2325) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (4528:4528:4528))
        (PORT d[1] (1617:1617:1617) (1882:1882:1882))
        (PORT d[2] (760:760:760) (864:864:864))
        (PORT d[3] (1220:1220:1220) (1440:1440:1440))
        (PORT d[4] (1387:1387:1387) (1565:1565:1565))
        (PORT d[5] (895:895:895) (1021:1021:1021))
        (PORT d[6] (2162:2162:2162) (2456:2456:2456))
        (PORT d[7] (1579:1579:1579) (1849:1849:1849))
        (PORT d[8] (2385:2385:2385) (2738:2738:2738))
        (PORT d[9] (2017:2017:2017) (2282:2282:2282))
        (PORT d[10] (3230:3230:3230) (3672:3672:3672))
        (PORT d[11] (3529:3529:3529) (4073:4073:4073))
        (PORT d[12] (2475:2475:2475) (2806:2806:2806))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2322:2322:2322) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1346:1346:1346))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2322:2322:2322) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1293:1293:1293))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (2325:2325:2325) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (2325:2325:2325) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2145:2145:2145))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2538:2538:2538) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (4151:4151:4151))
        (PORT d[1] (1602:1602:1602) (1861:1861:1861))
        (PORT d[2] (2616:2616:2616) (3054:3054:3054))
        (PORT d[3] (2533:2533:2533) (2956:2956:2956))
        (PORT d[4] (2077:2077:2077) (2354:2354:2354))
        (PORT d[5] (1260:1260:1260) (1444:1444:1444))
        (PORT d[6] (1975:1975:1975) (2239:2239:2239))
        (PORT d[7] (2305:2305:2305) (2670:2670:2670))
        (PORT d[8] (2369:2369:2369) (2698:2698:2698))
        (PORT d[9] (3089:3089:3089) (3526:3526:3526))
        (PORT d[10] (3027:3027:3027) (3434:3434:3434))
        (PORT d[11] (3157:3157:3157) (3638:3638:3638))
        (PORT d[12] (2277:2277:2277) (2580:2580:2580))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2535:2535:2535) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1993:1993:1993))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2535:2535:2535) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1320:1320:1320))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2538:2538:2538) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (2538:2538:2538) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1957:1957:1957))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2101:2101:2101) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2748:2748:2748))
        (PORT d[1] (525:525:525) (602:602:602))
        (PORT d[2] (596:596:596) (681:681:681))
        (PORT d[3] (1386:1386:1386) (1623:1623:1623))
        (PORT d[4] (527:527:527) (595:595:595))
        (PORT d[5] (713:713:713) (814:814:814))
        (PORT d[6] (2305:2305:2305) (2610:2610:2610))
        (PORT d[7] (1595:1595:1595) (1869:1869:1869))
        (PORT d[8] (995:995:995) (1142:1142:1142))
        (PORT d[9] (981:981:981) (1108:1108:1108))
        (PORT d[10] (988:988:988) (1117:1117:1117))
        (PORT d[11] (3703:3703:3703) (4268:4268:4268))
        (PORT d[12] (1263:1263:1263) (1430:1430:1430))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (2098:2098:2098) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (3273:3273:3273))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (2098:2098:2098) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (824:824:824) (930:930:930))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2101:2101:2101) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (2101:2101:2101) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1391:1391:1391))
        (PORT datab (635:635:635) (748:748:748))
        (PORT datac (906:906:906) (1025:1025:1025))
        (PORT datad (601:601:601) (686:686:686))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1391:1391:1391))
        (PORT datab (650:650:650) (747:747:747))
        (PORT datac (625:625:625) (714:714:714))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2326:2326:2326))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT ena (1341:1341:1341) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (3085:3085:3085))
        (PORT d[1] (1958:1958:1958) (2280:2280:2280))
        (PORT d[2] (1897:1897:1897) (2239:2239:2239))
        (PORT d[3] (1738:1738:1738) (2051:2051:2051))
        (PORT d[4] (2140:2140:2140) (2435:2435:2435))
        (PORT d[5] (1875:1875:1875) (2204:2204:2204))
        (PORT d[6] (2404:2404:2404) (2726:2726:2726))
        (PORT d[7] (1713:1713:1713) (1992:1992:1992))
        (PORT d[8] (1983:1983:1983) (2264:2264:2264))
        (PORT d[9] (2661:2661:2661) (3064:3064:3064))
        (PORT d[10] (2041:2041:2041) (2329:2329:2329))
        (PORT d[11] (2288:2288:2288) (2644:2644:2644))
        (PORT d[12] (2064:2064:2064) (2338:2338:2338))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT ena (1338:1338:1338) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2623:2623:2623))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT ena (1338:1338:1338) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3371:3371:3371))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT ena (1341:1341:1341) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT d[0] (1341:1341:1341) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2546:2546:2546))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (3813:3813:3813) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3271:3271:3271))
        (PORT d[1] (2447:2447:2447) (2831:2831:2831))
        (PORT d[2] (2125:2125:2125) (2507:2507:2507))
        (PORT d[3] (2205:2205:2205) (2580:2580:2580))
        (PORT d[4] (2315:2315:2315) (2633:2633:2633))
        (PORT d[5] (1923:1923:1923) (2250:2250:2250))
        (PORT d[6] (1941:1941:1941) (2210:2210:2210))
        (PORT d[7] (1894:1894:1894) (2201:2201:2201))
        (PORT d[8] (2116:2116:2116) (2411:2411:2411))
        (PORT d[9] (2119:2119:2119) (2401:2401:2401))
        (PORT d[10] (1981:1981:1981) (2263:2263:2263))
        (PORT d[11] (2468:2468:2468) (2849:2849:2849))
        (PORT d[12] (2081:2081:2081) (2370:2370:2370))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (3810:3810:3810) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (3176:3176:3176))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (3810:3810:3810) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3573:3573:3573))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (3813:3813:3813) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (3813:3813:3813) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2539:2539:2539))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3982:3982:3982) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (3259:3259:3259))
        (PORT d[1] (2282:2282:2282) (2653:2653:2653))
        (PORT d[2] (1930:1930:1930) (2280:2280:2280))
        (PORT d[3] (2051:2051:2051) (2411:2411:2411))
        (PORT d[4] (2127:2127:2127) (2416:2416:2416))
        (PORT d[5] (1902:1902:1902) (2221:2221:2221))
        (PORT d[6] (2390:2390:2390) (2719:2719:2719))
        (PORT d[7] (1737:1737:1737) (2023:2023:2023))
        (PORT d[8] (1963:1963:1963) (2241:2241:2241))
        (PORT d[9] (1978:1978:1978) (2235:2235:2235))
        (PORT d[10] (1974:1974:1974) (2252:2252:2252))
        (PORT d[11] (2456:2456:2456) (2827:2827:2827))
        (PORT d[12] (1886:1886:1886) (2135:2135:2135))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3979:3979:3979) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (3026:3026:3026))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3979:3979:3979) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3579:3579:3579))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3982:3982:3982) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (3982:3982:3982) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (1009:1009:1009))
        (PORT datab (1743:1743:1743) (2051:2051:2051))
        (PORT datac (1477:1477:1477) (1716:1716:1716))
        (PORT datad (976:976:976) (1098:1098:1098))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2739:2739:2739))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (3789:3789:3789) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (3071:3071:3071))
        (PORT d[1] (2449:2449:2449) (2837:2837:2837))
        (PORT d[2] (2121:2121:2121) (2500:2500:2500))
        (PORT d[3] (2206:2206:2206) (2581:2581:2581))
        (PORT d[4] (2304:2304:2304) (2619:2619:2619))
        (PORT d[5] (2077:2077:2077) (2421:2421:2421))
        (PORT d[6] (1954:1954:1954) (2226:2226:2226))
        (PORT d[7] (1924:1924:1924) (2240:2240:2240))
        (PORT d[8] (2269:2269:2269) (2590:2590:2590))
        (PORT d[9] (1811:1811:1811) (2049:2049:2049))
        (PORT d[10] (1696:1696:1696) (1936:1936:1936))
        (PORT d[11] (2277:2277:2277) (2635:2635:2635))
        (PORT d[12] (2093:2093:2093) (2381:2381:2381))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (3786:3786:3786) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2491:2491:2491))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (3786:3786:3786) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3756:3756:3756))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (3789:3789:3789) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (3789:3789:3789) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1310:1310:1310))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (829:829:829) (938:938:938))
        (PORT datad (1723:1723:1723) (2022:2022:2022))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1051:1051:1051))
        (PORT datab (1510:1510:1510) (1753:1753:1753))
        (PORT datac (1375:1375:1375) (1642:1642:1642))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1605:1605:1605))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3179:3179:3179) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3655:3655:3655))
        (PORT d[1] (2997:2997:2997) (3463:3463:3463))
        (PORT d[2] (2472:2472:2472) (2900:2900:2900))
        (PORT d[3] (2729:2729:2729) (3176:3176:3176))
        (PORT d[4] (2833:2833:2833) (3213:3213:3213))
        (PORT d[5] (2470:2470:2470) (2871:2871:2871))
        (PORT d[6] (2309:2309:2309) (2627:2627:2627))
        (PORT d[7] (2421:2421:2421) (2794:2794:2794))
        (PORT d[8] (2625:2625:2625) (2989:2989:2989))
        (PORT d[9] (2117:2117:2117) (2393:2393:2393))
        (PORT d[10] (1335:1335:1335) (1526:1526:1526))
        (PORT d[11] (2833:2833:2833) (3272:3272:3272))
        (PORT d[12] (2474:2474:2474) (2821:2821:2821))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (3176:3176:3176) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3303:3303:3303))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (3176:3176:3176) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2979:2979:2979))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3179:3179:3179) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (3179:3179:3179) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2457:2457:2457))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3311:3311:3311) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2389:2389:2389))
        (PORT d[1] (2265:2265:2265) (2626:2626:2626))
        (PORT d[2] (1871:1871:1871) (2201:2201:2201))
        (PORT d[3] (1662:1662:1662) (1950:1950:1950))
        (PORT d[4] (2192:2192:2192) (2509:2509:2509))
        (PORT d[5] (1869:1869:1869) (2183:2183:2183))
        (PORT d[6] (3039:3039:3039) (3497:3497:3497))
        (PORT d[7] (1787:1787:1787) (2066:2066:2066))
        (PORT d[8] (2488:2488:2488) (2828:2828:2828))
        (PORT d[9] (2438:2438:2438) (2798:2798:2798))
        (PORT d[10] (2740:2740:2740) (3118:3118:3118))
        (PORT d[11] (2112:2112:2112) (2443:2443:2443))
        (PORT d[12] (2287:2287:2287) (2614:2614:2614))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3308:3308:3308) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3542:3542:3542))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3308:3308:3308) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3604:3604:3604))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3311:3311:3311) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (3311:3311:3311) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (586:586:586))
        (PORT datac (1384:1384:1384) (1558:1558:1558))
        (PORT datad (1716:1716:1716) (2015:2015:2015))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2457:2457:2457))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (3450:3450:3450) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2385:2385:2385))
        (PORT d[1] (1975:1975:1975) (2301:2301:2301))
        (PORT d[2] (1725:1725:1725) (2042:2042:2042))
        (PORT d[3] (1514:1514:1514) (1785:1785:1785))
        (PORT d[4] (2195:2195:2195) (2521:2521:2521))
        (PORT d[5] (1829:1829:1829) (2145:2145:2145))
        (PORT d[6] (3047:3047:3047) (3506:3506:3506))
        (PORT d[7] (1792:1792:1792) (2077:2077:2077))
        (PORT d[8] (2496:2496:2496) (2838:2838:2838))
        (PORT d[9] (2435:2435:2435) (2800:2800:2800))
        (PORT d[10] (2885:2885:2885) (3281:3281:3281))
        (PORT d[11] (2372:2372:2372) (2729:2729:2729))
        (PORT d[12] (2295:2295:2295) (2622:2622:2622))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (3447:3447:3447) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2834:2834:2834))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (3447:3447:3447) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (3460:3460:3460))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (3450:3450:3450) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (3450:3450:3450) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1611:1611:1611))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (3378:3378:3378) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3490:3490:3490))
        (PORT d[1] (2973:2973:2973) (3433:3433:3433))
        (PORT d[2] (2471:2471:2471) (2899:2899:2899))
        (PORT d[3] (2571:2571:2571) (2998:2998:2998))
        (PORT d[4] (2661:2661:2661) (3019:3019:3019))
        (PORT d[5] (2462:2462:2462) (2863:2863:2863))
        (PORT d[6] (2457:2457:2457) (2796:2796:2796))
        (PORT d[7] (2260:2260:2260) (2612:2612:2612))
        (PORT d[8] (2638:2638:2638) (3006:3006:3006))
        (PORT d[9] (1980:1980:1980) (2258:2258:2258))
        (PORT d[10] (1484:1484:1484) (1691:1691:1691))
        (PORT d[11] (2649:2649:2649) (3059:3059:3059))
        (PORT d[12] (2486:2486:2486) (2840:2840:2840))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (3375:3375:3375) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1936:1936:1936))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (3375:3375:3375) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (3167:3167:3167))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (3378:3378:3378) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (3378:3378:3378) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1091:1091:1091))
        (PORT datab (1737:1737:1737) (2044:2044:2044))
        (PORT datac (1466:1466:1466) (1702:1702:1702))
        (PORT datad (501:501:501) (566:566:566))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1504:1504:1504) (1746:1746:1746))
        (PORT datac (1467:1467:1467) (1704:1704:1704))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1661:1661:1661))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (501:501:501))
        (PORT datab (1145:1145:1145) (1306:1306:1306))
        (PORT datac (516:516:516) (599:599:599))
        (PORT datad (503:503:503) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (846:846:846) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (565:565:565))
        (PORT datab (395:395:395) (465:465:465))
        (PORT datac (394:394:394) (476:476:476))
        (PORT datad (497:497:497) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (801:801:801))
        (PORT datac (687:687:687) (808:808:808))
        (PORT datad (861:861:861) (1009:1009:1009))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (872:872:872) (1026:1026:1026))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (344:344:344) (413:413:413))
        (PORT datad (860:860:860) (1007:1007:1007))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1276:1276:1276))
        (PORT datad (432:432:432) (507:507:507))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1733:1733:1733))
        (PORT d[1] (2480:2480:2480) (2893:2893:2893))
        (PORT d[2] (2830:2830:2830) (3171:3171:3171))
        (PORT d[3] (1371:1371:1371) (1547:1547:1547))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3734:3734:3734) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1807:1807:1807))
        (PORT d[1] (3645:3645:3645) (4197:4197:4197))
        (PORT d[2] (1490:1490:1490) (1755:1755:1755))
        (PORT d[3] (1110:1110:1110) (1310:1310:1310))
        (PORT d[4] (1254:1254:1254) (1429:1429:1429))
        (PORT d[5] (3293:3293:3293) (3822:3822:3822))
        (PORT d[6] (2982:2982:2982) (3393:3393:3393))
        (PORT d[7] (2495:2495:2495) (2909:2909:2909))
        (PORT d[8] (1835:1835:1835) (2099:2099:2099))
        (PORT d[9] (2781:2781:2781) (3203:3203:3203))
        (PORT d[10] (3580:3580:3580) (4146:4146:4146))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3731:3731:3731) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1190:1190:1190))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3731:3731:3731) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (1031:1031:1031))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3734:3734:3734) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (3734:3734:3734) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1425:1425:1425))
        (PORT datab (1716:1716:1716) (2011:2011:2011))
        (PORT datac (1537:1537:1537) (1816:1816:1816))
        (PORT datad (2066:2066:2066) (2438:2438:2438))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2100:2100:2100))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (3218:3218:3218) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3973:3973:3973))
        (PORT d[1] (1236:1236:1236) (1390:1390:1390))
        (PORT d[2] (1491:1491:1491) (1758:1758:1758))
        (PORT d[3] (1568:1568:1568) (1830:1830:1830))
        (PORT d[4] (2933:2933:2933) (3368:3368:3368))
        (PORT d[5] (2867:2867:2867) (3292:3292:3292))
        (PORT d[6] (3406:3406:3406) (3910:3910:3910))
        (PORT d[7] (2617:2617:2617) (3042:3042:3042))
        (PORT d[8] (2786:2786:2786) (3203:3203:3203))
        (PORT d[9] (2619:2619:2619) (3014:3014:3014))
        (PORT d[10] (4203:4203:4203) (4785:4785:4785))
        (PORT d[11] (2141:2141:2141) (2473:2473:2473))
        (PORT d[12] (2566:2566:2566) (2911:2911:2911))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3215:3215:3215) (2845:2845:2845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (3004:3004:3004))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3215:3215:3215) (2845:2845:2845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2556:2556:2556))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (3218:3218:3218) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT d[0] (3218:3218:3218) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2123:2123:2123))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (1821:1821:1821) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (3123:3123:3123))
        (PORT d[1] (2103:2103:2103) (2385:2385:2385))
        (PORT d[2] (2522:2522:2522) (2962:2962:2962))
        (PORT d[3] (1374:1374:1374) (1600:1600:1600))
        (PORT d[4] (2508:2508:2508) (2851:2851:2851))
        (PORT d[5] (2122:2122:2122) (2429:2429:2429))
        (PORT d[6] (2634:2634:2634) (3025:3025:3025))
        (PORT d[7] (1600:1600:1600) (1891:1891:1891))
        (PORT d[8] (2981:2981:2981) (3447:3447:3447))
        (PORT d[9] (2874:2874:2874) (3319:3319:3319))
        (PORT d[10] (3281:3281:3281) (3723:3723:3723))
        (PORT d[11] (2174:2174:2174) (2520:2520:2520))
        (PORT d[12] (2785:2785:2785) (3130:3130:3130))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (1818:1818:1818) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3796:3796:3796))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (1818:1818:1818) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2560:2560:2560))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (1821:1821:1821) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (1821:1821:1821) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (545:545:545))
        (PORT datac (1216:1216:1216) (1379:1379:1379))
        (PORT datad (2067:2067:2067) (2439:2439:2439))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2082:2082:2082))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3620:3620:3620) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (4440:4440:4440))
        (PORT d[1] (3461:3461:3461) (3916:3916:3916))
        (PORT d[2] (1931:1931:1931) (2270:2270:2270))
        (PORT d[3] (1191:1191:1191) (1386:1386:1386))
        (PORT d[4] (3923:3923:3923) (4486:4486:4486))
        (PORT d[5] (3108:3108:3108) (3589:3589:3589))
        (PORT d[6] (3847:3847:3847) (4337:4337:4337))
        (PORT d[7] (1437:1437:1437) (1693:1693:1693))
        (PORT d[8] (4165:4165:4165) (4806:4806:4806))
        (PORT d[9] (3783:3783:3783) (4356:4356:4356))
        (PORT d[10] (4114:4114:4114) (4775:4775:4775))
        (PORT d[11] (3277:3277:3277) (3796:3796:3796))
        (PORT d[12] (4665:4665:4665) (5354:5354:5354))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3617:3617:3617) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (3007:3007:3007))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3617:3617:3617) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2720:2720:2720))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3620:3620:3620) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (3620:3620:3620) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2138:2138:2138))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (1634:1634:1634) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (3127:3127:3127))
        (PORT d[1] (2259:2259:2259) (2552:2552:2552))
        (PORT d[2] (2523:2523:2523) (2963:2963:2963))
        (PORT d[3] (1177:1177:1177) (1377:1377:1377))
        (PORT d[4] (2319:2319:2319) (2626:2626:2626))
        (PORT d[5] (2136:2136:2136) (2492:2492:2492))
        (PORT d[6] (2657:2657:2657) (3052:3052:3052))
        (PORT d[7] (1604:1604:1604) (1898:1898:1898))
        (PORT d[8] (2609:2609:2609) (3005:3005:3005))
        (PORT d[9] (3020:3020:3020) (3482:3482:3482))
        (PORT d[10] (3018:3018:3018) (3432:3432:3432))
        (PORT d[11] (2307:2307:2307) (2669:2669:2669))
        (PORT d[12] (2786:2786:2786) (3131:3131:3131))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (1631:1631:1631) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2939:2939:2939))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (1631:1631:1631) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2581:2581:2581))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (1634:1634:1634) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1634:1634:1634) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2081:2081:2081) (2468:2468:2468))
        (PORT datab (1539:1539:1539) (1762:1762:1762))
        (PORT datac (1338:1338:1338) (1514:1514:1514))
        (PORT datad (1223:1223:1223) (1394:1394:1394))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1428:1428:1428))
        (PORT datab (1713:1713:1713) (2007:2007:2007))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3000:3000:3000))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5082:5082:5082) (4482:4482:4482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3636:3636:3636))
        (PORT d[1] (2680:2680:2680) (3047:3047:3047))
        (PORT d[2] (2304:2304:2304) (2705:2705:2705))
        (PORT d[3] (1223:1223:1223) (1433:1433:1433))
        (PORT d[4] (2914:2914:2914) (3294:3294:3294))
        (PORT d[5] (2697:2697:2697) (3092:3092:3092))
        (PORT d[6] (3054:3054:3054) (3508:3508:3508))
        (PORT d[7] (1618:1618:1618) (1905:1905:1905))
        (PORT d[8] (2587:2587:2587) (2981:2981:2981))
        (PORT d[9] (3060:3060:3060) (3501:3501:3501))
        (PORT d[10] (3565:3565:3565) (4059:4059:4059))
        (PORT d[11] (2824:2824:2824) (3251:3251:3251))
        (PORT d[12] (3187:3187:3187) (3624:3624:3624))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (5079:5079:5079) (4481:4481:4481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3481:3481:3481))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (5079:5079:5079) (4481:4481:4481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2355:2355:2355))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5082:5082:5082) (4482:4482:4482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (5082:5082:5082) (4482:4482:4482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2676:2676:2676))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (5293:5293:5293) (4667:4667:4667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (3221:3221:3221))
        (PORT d[1] (2506:2506:2506) (2862:2862:2862))
        (PORT d[2] (2132:2132:2132) (2511:2511:2511))
        (PORT d[3] (1246:1246:1246) (1459:1459:1459))
        (PORT d[4] (2573:2573:2573) (2910:2910:2910))
        (PORT d[5] (2342:2342:2342) (2691:2691:2691))
        (PORT d[6] (3065:3065:3065) (3520:3520:3520))
        (PORT d[7] (1435:1435:1435) (1694:1694:1694))
        (PORT d[8] (2641:2641:2641) (3044:3044:3044))
        (PORT d[9] (2910:2910:2910) (3337:3337:3337))
        (PORT d[10] (3388:3388:3388) (3860:3860:3860))
        (PORT d[11] (2645:2645:2645) (3047:3047:3047))
        (PORT d[12] (3013:3013:3013) (3428:3428:3428))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (5290:5290:5290) (4666:4666:4666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3329:3329:3329))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (5290:5290:5290) (4666:4666:4666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2400:2400:2400))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (5293:5293:5293) (4667:4667:4667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (5293:5293:5293) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2328:2328:2328))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (4242:4242:4242) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (4354:4354:4354))
        (PORT d[1] (2986:2986:2986) (3395:3395:3395))
        (PORT d[2] (1981:1981:1981) (2307:2307:2307))
        (PORT d[3] (1400:1400:1400) (1638:1638:1638))
        (PORT d[4] (3790:3790:3790) (4291:4291:4291))
        (PORT d[5] (3409:3409:3409) (3903:3903:3903))
        (PORT d[6] (3953:3953:3953) (4531:4531:4531))
        (PORT d[7] (1970:1970:1970) (2297:2297:2297))
        (PORT d[8] (4720:4720:4720) (5437:5437:5437))
        (PORT d[9] (3958:3958:3958) (4533:4533:4533))
        (PORT d[10] (4294:4294:4294) (4886:4886:4886))
        (PORT d[11] (3703:3703:3703) (4247:4247:4247))
        (PORT d[12] (3888:3888:3888) (4419:4419:4419))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4239:4239:4239) (3744:3744:3744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1818:1818:1818))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4239:4239:4239) (3744:3744:3744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2134:2134:2134))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (4242:4242:4242) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT d[0] (4242:4242:4242) (3745:3745:3745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2312:2312:2312))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (3421:3421:3421) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3766:3766:3766))
        (PORT d[1] (1406:1406:1406) (1583:1583:1583))
        (PORT d[2] (3242:3242:3242) (3781:3781:3781))
        (PORT d[3] (1371:1371:1371) (1602:1602:1602))
        (PORT d[4] (2742:2742:2742) (3143:3143:3143))
        (PORT d[5] (2532:2532:2532) (2913:2913:2913))
        (PORT d[6] (3226:3226:3226) (3704:3704:3704))
        (PORT d[7] (2437:2437:2437) (2836:2836:2836))
        (PORT d[8] (2600:2600:2600) (2987:2987:2987))
        (PORT d[9] (2252:2252:2252) (2585:2585:2585))
        (PORT d[10] (4023:4023:4023) (4581:4581:4581))
        (PORT d[11] (1948:1948:1948) (2251:2251:2251))
        (PORT d[12] (2703:2703:2703) (3055:3055:3055))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (3418:3418:3418) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2636:2636:2636))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (3418:3418:3418) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2395:2395:2395))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (3421:3421:3421) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (3421:3421:3421) (3024:3024:3024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2470:2470:2470))
        (PORT datab (1202:1202:1202) (1361:1361:1361))
        (PORT datac (664:664:664) (753:753:753))
        (PORT datad (1226:1226:1226) (1398:1398:1398))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2470:2470:2470))
        (PORT datab (1380:1380:1380) (1576:1576:1576))
        (PORT datac (1588:1588:1588) (1823:1823:1823))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2115:2115:2115))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (1617:1617:1617) (1469:1469:1469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (3155:3155:3155))
        (PORT d[1] (2067:2067:2067) (2338:2338:2338))
        (PORT d[2] (2690:2690:2690) (3154:3154:3154))
        (PORT d[3] (1541:1541:1541) (1785:1785:1785))
        (PORT d[4] (2175:2175:2175) (2484:2484:2484))
        (PORT d[5] (1969:1969:1969) (2262:2262:2262))
        (PORT d[6] (2672:2672:2672) (3070:3070:3070))
        (PORT d[7] (1749:1749:1749) (2062:2062:2062))
        (PORT d[8] (2592:2592:2592) (2982:2982:2982))
        (PORT d[9] (3035:3035:3035) (3501:3501:3501))
        (PORT d[10] (2862:2862:2862) (3260:3260:3260))
        (PORT d[11] (2163:2163:2163) (2510:2510:2510))
        (PORT d[12] (2146:2146:2146) (2416:2416:2416))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (1614:1614:1614) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2640:2640:2640))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (1614:1614:1614) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2582:2582:2582))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (1617:1617:1617) (1469:1469:1469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (1617:1617:1617) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2105:2105:2105))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3610:3610:3610) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (4234:4234:4234))
        (PORT d[1] (3313:3313:3313) (3756:3756:3756))
        (PORT d[2] (1702:1702:1702) (2011:2011:2011))
        (PORT d[3] (1517:1517:1517) (1762:1762:1762))
        (PORT d[4] (3925:3925:3925) (4491:4491:4491))
        (PORT d[5] (3073:3073:3073) (3543:3543:3543))
        (PORT d[6] (3814:3814:3814) (4298:4298:4298))
        (PORT d[7] (1260:1260:1260) (1489:1489:1489))
        (PORT d[8] (4115:4115:4115) (4737:4737:4737))
        (PORT d[9] (3619:3619:3619) (4172:4172:4172))
        (PORT d[10] (4108:4108:4108) (4768:4768:4768))
        (PORT d[11] (3107:3107:3107) (3601:3601:3601))
        (PORT d[12] (4471:4471:4471) (5126:5126:5126))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3607:3607:3607) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2055:2055:2055))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3607:3607:3607) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2528:2528:2528))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3610:3610:3610) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (3610:3610:3610) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (2469:2469:2469))
        (PORT datab (1189:1189:1189) (1346:1346:1346))
        (PORT datac (1675:1675:1675) (1887:1887:1887))
        (PORT datad (1224:1224:1224) (1396:1396:1396))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2484:2484:2484))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (5293:5293:5293) (4667:4667:4667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3249:3249:3249))
        (PORT d[1] (2337:2337:2337) (2667:2667:2667))
        (PORT d[2] (2140:2140:2140) (2516:2516:2516))
        (PORT d[3] (1413:1413:1413) (1650:1650:1650))
        (PORT d[4] (2589:2589:2589) (2930:2930:2930))
        (PORT d[5] (2343:2343:2343) (2690:2690:2690))
        (PORT d[6] (2876:2876:2876) (3301:3301:3301))
        (PORT d[7] (1409:1409:1409) (1659:1659:1659))
        (PORT d[8] (2797:2797:2797) (3225:3225:3225))
        (PORT d[9] (2913:2913:2913) (3342:3342:3342))
        (PORT d[10] (3388:3388:3388) (3863:3863:3863))
        (PORT d[11] (2623:2623:2623) (3015:3015:3015))
        (PORT d[12] (3019:3019:3019) (3439:3439:3439))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (5290:5290:5290) (4666:4666:4666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (3218:3218:3218))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (5290:5290:5290) (4666:4666:4666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2542:2542:2542))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (5293:5293:5293) (4667:4667:4667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (5293:5293:5293) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2100:2100:2100))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (1607:1607:1607) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (3164:3164:3164))
        (PORT d[1] (1911:1911:1911) (2165:2165:2165))
        (PORT d[2] (2713:2713:2713) (3183:3183:3183))
        (PORT d[3] (1552:1552:1552) (1799:1799:1799))
        (PORT d[4] (2355:2355:2355) (2694:2694:2694))
        (PORT d[5] (2147:2147:2147) (2466:2466:2466))
        (PORT d[6] (2694:2694:2694) (3100:3100:3100))
        (PORT d[7] (1766:1766:1766) (2080:2080:2080))
        (PORT d[8] (2616:2616:2616) (3015:3015:3015))
        (PORT d[9] (3048:3048:3048) (3518:3518:3518))
        (PORT d[10] (3153:3153:3153) (3583:3583:3583))
        (PORT d[11] (2163:2163:2163) (2509:2509:2509))
        (PORT d[12] (2345:2345:2345) (2651:2651:2651))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (1604:1604:1604) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (4075:4075:4075))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (1604:1604:1604) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2569:2569:2569))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (1607:1607:1607) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (1607:1607:1607) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (2467:2467:2467))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1694:1694:1694) (1939:1939:1939))
        (PORT datad (1095:1095:1095) (1243:1243:1243))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (1718:1718:1718) (2013:2013:2013))
        (PORT datac (1746:1746:1746) (2079:2079:2079))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1744:1744:1744) (2077:2077:2077))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (383:383:383) (430:430:430))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (270:270:270))
        (PORT datab (154:154:154) (204:204:204))
        (PORT datad (543:543:543) (643:643:643))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (997:997:997))
        (PORT datad (431:431:431) (507:507:507))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (345:345:345))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (327:327:327))
        (PORT datab (160:160:160) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (535:535:535))
        (PORT datab (479:479:479) (556:556:556))
        (PORT datac (466:466:466) (541:541:541))
        (PORT datad (485:485:485) (590:590:590))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (484:484:484))
        (PORT datab (366:366:366) (445:445:445))
        (PORT datac (347:347:347) (415:415:415))
        (PORT datad (316:316:316) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (762:762:762) (854:854:854))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (639:639:639))
        (PORT datac (366:366:366) (445:445:445))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (704:704:704) (820:820:820))
        (PORT datac (104:104:104) (125:125:125))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1005:1005:1005))
        (PORT datab (657:657:657) (755:755:755))
        (PORT datac (518:518:518) (600:600:600))
        (PORT datad (502:502:502) (577:577:577))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (846:846:846) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (230:230:230))
        (PORT datab (554:554:554) (644:644:644))
        (PORT datad (530:530:530) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (713:713:713))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT sload (826:826:826) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (345:345:345))
        (PORT datab (429:429:429) (526:526:526))
        (PORT datac (175:175:175) (241:241:241))
        (PORT datad (352:352:352) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (644:644:644))
        (PORT datab (529:529:529) (623:623:623))
        (PORT datac (537:537:537) (623:623:623))
        (PORT datad (370:370:370) (436:436:436))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (557:557:557))
        (PORT datab (522:522:522) (625:625:625))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (670:670:670))
        (PORT datab (585:585:585) (690:690:690))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (463:463:463))
        (PORT datab (545:545:545) (642:642:642))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (657:657:657))
        (PORT datab (393:393:393) (482:482:482))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (749:749:749))
        (PORT datab (378:378:378) (458:458:458))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (548:548:548))
        (PORT datab (479:479:479) (568:568:568))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (862:862:862))
        (PORT datab (326:326:326) (393:393:393))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (295:295:295))
        (PORT datab (468:468:468) (560:560:560))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (840:840:840))
        (PORT datab (487:487:487) (582:582:582))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (840:840:840))
        (PORT datab (549:549:549) (657:657:657))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (562:562:562))
        (PORT datab (405:405:405) (492:492:492))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (559:559:559))
        (PORT datab (544:544:544) (648:648:648))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (582:582:582))
        (PORT datab (830:830:830) (980:980:980))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (479:479:479) (578:578:578))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (570:570:570))
        (PORT datab (392:392:392) (480:480:480))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (472:472:472))
        (PORT datab (642:642:642) (765:765:765))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (381:381:381))
        (PORT datab (390:390:390) (477:477:477))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (394:394:394))
        (PORT datab (402:402:402) (488:488:488))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (380:380:380))
        (PORT datab (596:596:596) (699:699:699))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (437:437:437))
        (PORT datab (721:721:721) (863:863:863))
        (PORT datad (419:419:419) (472:472:472))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (560:560:560) (604:604:604))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (952:952:952) (901:901:901))
        (PORT sload (899:899:899) (837:837:837))
        (PORT ena (1648:1648:1648) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (448:448:448))
        (PORT datab (495:495:495) (591:591:591))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (385:385:385))
        (PORT datab (380:380:380) (464:464:464))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (493:493:493))
        (PORT datab (666:666:666) (782:782:782))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (413:413:413))
        (PORT datab (470:470:470) (554:554:554))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (518:518:518))
        (PORT datab (721:721:721) (863:863:863))
        (PORT datad (338:338:338) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (266:266:266))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (602:602:602) (652:652:652))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (952:952:952) (901:901:901))
        (PORT sload (899:899:899) (837:837:837))
        (PORT ena (1648:1648:1648) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (290:290:290))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (747:747:747) (815:815:815))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (461:461:461))
        (PORT datab (387:387:387) (483:483:483))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (608:608:608))
        (PORT datab (305:305:305) (372:372:372))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (568:568:568))
        (PORT datab (477:477:477) (574:574:574))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1222:1222:1222))
        (PORT datac (350:350:350) (415:415:415))
        (PORT datad (348:348:348) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (605:605:605))
        (PORT datad (370:370:370) (452:452:452))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (621:621:621))
        (PORT datab (123:123:123) (153:153:153))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (373:373:373) (449:449:449))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (PORT ena (696:696:696) (778:778:778))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (624:624:624))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (682:682:682) (756:756:756))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (1038:1038:1038) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (371:371:371))
        (PORT datab (816:816:816) (952:952:952))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (462:462:462))
        (PORT datab (221:221:221) (280:280:280))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1219:1219:1219))
        (PORT datab (377:377:377) (447:447:447))
        (PORT datac (569:569:569) (644:644:644))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (516:516:516) (604:604:604))
        (PORT datac (343:343:343) (401:401:401))
        (PORT datad (371:371:371) (453:453:453))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (PORT ena (696:696:696) (778:778:778))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[18\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (636:636:636) (748:748:748))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (505:505:505) (547:547:547))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (498:498:498))
        (PORT datab (325:325:325) (387:387:387))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (898:898:898))
        (PORT datab (402:402:402) (496:496:496))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (909:909:909))
        (PORT datab (436:436:436) (521:521:521))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (728:728:728))
        (PORT datab (390:390:390) (479:479:479))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (578:578:578))
        (PORT datab (678:678:678) (800:800:800))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (669:669:669))
        (PORT datab (483:483:483) (574:574:574))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (595:595:595))
        (PORT datab (869:869:869) (1007:1007:1007))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (767:767:767))
        (PORT datab (468:468:468) (562:562:562))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (779:779:779))
        (PORT datab (474:474:474) (569:569:569))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (478:478:478))
        (PORT datab (466:466:466) (554:554:554))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (663:663:663))
        (PORT datab (462:462:462) (535:535:535))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (293:293:293))
        (PORT datab (381:381:381) (459:459:459))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (990:990:990))
        (PORT datab (320:320:320) (389:389:389))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1096:1096:1096))
        (PORT datab (210:210:210) (273:273:273))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (582:582:582))
        (PORT datab (523:523:523) (624:624:624))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (573:573:573))
        (PORT datab (377:377:377) (461:461:461))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (564:564:564))
        (PORT datab (387:387:387) (472:472:472))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (589:589:589))
        (PORT datab (519:519:519) (618:618:618))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (590:590:590))
        (PORT datab (470:470:470) (568:568:568))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (551:551:551))
        (PORT datab (733:733:733) (852:852:852))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (587:587:587))
        (PORT datab (465:465:465) (561:561:561))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (521:521:521))
        (PORT datab (460:460:460) (534:534:534))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[24\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (942:942:942))
        (PORT datac (639:639:639) (746:746:746))
        (PORT datad (624:624:624) (730:730:730))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[31\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (572:572:572))
        (PORT datab (374:374:374) (456:456:456))
        (PORT datac (519:519:519) (615:615:615))
        (PORT datad (534:534:534) (640:640:640))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (473:473:473))
        (PORT datab (535:535:535) (620:620:620))
        (PORT datac (937:937:937) (1077:1077:1077))
        (PORT datad (451:451:451) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (957:957:957) (1098:1098:1098))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (699:699:699) (838:838:838))
        (PORT datac (339:339:339) (398:398:398))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (154:154:154))
        (PORT datab (117:117:117) (151:151:151))
        (PORT datac (710:710:710) (845:845:845))
        (PORT datad (99:99:99) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (236:236:236))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (320:320:320) (376:376:376))
        (PORT datad (1132:1132:1132) (1284:1284:1284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_cmp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (391:391:391))
        (PORT datab (613:613:613) (737:737:737))
        (PORT datad (572:572:572) (684:684:684))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1265:1265:1265))
        (PORT datab (528:528:528) (626:626:626))
        (PORT datac (120:120:120) (150:150:150))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (457:457:457))
        (PORT datab (556:556:556) (661:661:661))
        (PORT datad (359:359:359) (417:417:417))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (700:700:700) (789:789:789))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (667:667:667) (766:766:766))
        (PORT sload (795:795:795) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[30\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (480:480:480))
        (PORT datab (467:467:467) (556:556:556))
        (PORT datac (533:533:533) (636:636:636))
        (PORT datad (542:542:542) (645:645:645))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (473:473:473))
        (PORT datab (535:535:535) (619:619:619))
        (PORT datac (938:938:938) (1078:1078:1078))
        (PORT datad (273:273:273) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (353:353:353))
        (PORT datab (958:958:958) (1099:1099:1099))
        (PORT datac (160:160:160) (192:192:192))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (880:880:880))
        (PORT datab (881:881:881) (1040:1040:1040))
        (PORT datad (389:389:389) (473:473:473))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1298:1298:1298))
        (PORT datab (416:416:416) (495:495:495))
        (PORT datac (608:608:608) (711:711:711))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (472:472:472) (507:507:507))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (PORT sload (1095:1095:1095) (1237:1237:1237))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (815:815:815))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2153:2153:2153))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3539:3539:3539) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2468:2468:2468))
        (PORT d[1] (1689:1689:1689) (1957:1957:1957))
        (PORT d[2] (1494:1494:1494) (1761:1761:1761))
        (PORT d[3] (1311:1311:1311) (1538:1538:1538))
        (PORT d[4] (3975:3975:3975) (4566:4566:4566))
        (PORT d[5] (2606:2606:2606) (3001:3001:3001))
        (PORT d[6] (3463:3463:3463) (3975:3975:3975))
        (PORT d[7] (2671:2671:2671) (3097:3097:3097))
        (PORT d[8] (2834:2834:2834) (3252:3252:3252))
        (PORT d[9] (3367:3367:3367) (3861:3861:3861))
        (PORT d[10] (1339:1339:1339) (1529:1529:1529))
        (PORT d[11] (2029:2029:2029) (2338:2338:2338))
        (PORT d[12] (3240:3240:3240) (3727:3727:3727))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (3536:3536:3536) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1745:1745:1745))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (3536:3536:3536) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3460:3460:3460))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3539:3539:3539) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (3539:3539:3539) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2394:2394:2394))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (4495:4495:4495) (3979:3979:3979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (4206:4206:4206))
        (PORT d[1] (2094:2094:2094) (2434:2434:2434))
        (PORT d[2] (2519:2519:2519) (2946:2946:2946))
        (PORT d[3] (3014:3014:3014) (3508:3508:3508))
        (PORT d[4] (3785:3785:3785) (4349:4349:4349))
        (PORT d[5] (2881:2881:2881) (3317:3317:3317))
        (PORT d[6] (3661:3661:3661) (4206:4206:4206))
        (PORT d[7] (2682:2682:2682) (3104:3104:3104))
        (PORT d[8] (3426:3426:3426) (3942:3942:3942))
        (PORT d[9] (3779:3779:3779) (4367:4367:4367))
        (PORT d[10] (2196:2196:2196) (2528:2528:2528))
        (PORT d[11] (1939:1939:1939) (2248:2248:2248))
        (PORT d[12] (3500:3500:3500) (4014:4014:4014))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (4492:4492:4492) (3978:3978:3978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3551:3551:3551))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (4492:4492:4492) (3978:3978:3978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3784:3784:3784))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (4495:4495:4495) (3979:3979:3979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (4495:4495:4495) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (588:588:588))
        (PORT datab (1294:1294:1294) (1536:1536:1536))
        (PORT datac (1020:1020:1020) (1168:1168:1168))
        (PORT datad (1177:1177:1177) (1380:1380:1380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2575:2575:2575))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (4490:4490:4490) (3978:3978:3978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (4255:4255:4255))
        (PORT d[1] (2103:2103:2103) (2443:2443:2443))
        (PORT d[2] (1821:1821:1821) (2120:2120:2120))
        (PORT d[3] (3035:3035:3035) (3532:3532:3532))
        (PORT d[4] (3782:3782:3782) (4343:4343:4343))
        (PORT d[5] (3035:3035:3035) (3487:3487:3487))
        (PORT d[6] (3865:3865:3865) (4448:4448:4448))
        (PORT d[7] (2845:2845:2845) (3287:3287:3287))
        (PORT d[8] (3404:3404:3404) (3909:3909:3909))
        (PORT d[9] (3761:3761:3761) (4340:4340:4340))
        (PORT d[10] (2216:2216:2216) (2554:2554:2554))
        (PORT d[11] (2124:2124:2124) (2457:2457:2457))
        (PORT d[12] (3662:3662:3662) (4194:4194:4194))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (4487:4487:4487) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3453:3453:3453))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (4487:4487:4487) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3941:3941:3941))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (4490:4490:4490) (3978:3978:3978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT d[0] (4490:4490:4490) (3978:3978:3978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1745:1745:1745))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2139:2139:2139) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1799:1799:1799))
        (PORT d[1] (1589:1589:1589) (1863:1863:1863))
        (PORT d[2] (1325:1325:1325) (1567:1567:1567))
        (PORT d[3] (1404:1404:1404) (1641:1641:1641))
        (PORT d[4] (1534:1534:1534) (1743:1743:1743))
        (PORT d[5] (3454:3454:3454) (4004:4004:4004))
        (PORT d[6] (936:936:936) (1069:1069:1069))
        (PORT d[7] (2507:2507:2507) (2924:2924:2924))
        (PORT d[8] (1853:1853:1853) (2121:2121:2121))
        (PORT d[9] (2769:2769:2769) (3185:3185:3185))
        (PORT d[10] (3578:3578:3578) (4141:4141:4141))
        (PORT d[11] (824:824:824) (946:946:946))
        (PORT d[12] (1048:1048:1048) (1194:1194:1194))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2136:2136:2136) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2042:2042:2042))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2136:2136:2136) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (889:889:889))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2139:2139:2139) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (2139:2139:2139) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1482:1482:1482))
        (PORT datab (1301:1301:1301) (1545:1545:1545))
        (PORT datac (671:671:671) (757:757:757))
        (PORT datad (1183:1183:1183) (1386:1386:1386))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (2274:2274:2274) (2660:2660:2660))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1215:1215:1215))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2299:2299:2299) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3696:3696:3696))
        (PORT d[1] (1785:1785:1785) (2074:2074:2074))
        (PORT d[2] (1366:1366:1366) (1588:1588:1588))
        (PORT d[3] (1514:1514:1514) (1784:1784:1784))
        (PORT d[4] (1769:1769:1769) (2014:2014:2014))
        (PORT d[5] (2564:2564:2564) (2908:2908:2908))
        (PORT d[6] (2366:2366:2366) (2689:2689:2689))
        (PORT d[7] (1451:1451:1451) (1710:1710:1710))
        (PORT d[8] (1318:1318:1318) (1500:1500:1500))
        (PORT d[9] (2798:2798:2798) (3227:3227:3227))
        (PORT d[10] (3284:3284:3284) (3811:3811:3811))
        (PORT d[11] (2098:2098:2098) (2425:2425:2425))
        (PORT d[12] (1453:1453:1453) (1660:1660:1660))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2296:2296:2296) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (4196:4196:4196))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2296:2296:2296) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2603:2603:2603))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2299:2299:2299) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (2299:2299:2299) (2040:2040:2040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2263:2263:2263))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3327:3327:3327) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (3234:3234:3234))
        (PORT d[1] (1790:1790:1790) (2090:2090:2090))
        (PORT d[2] (2524:2524:2524) (2953:2953:2953))
        (PORT d[3] (2295:2295:2295) (2690:2690:2690))
        (PORT d[4] (3650:3650:3650) (4201:4201:4201))
        (PORT d[5] (2163:2163:2163) (2498:2498:2498))
        (PORT d[6] (2927:2927:2927) (3361:3361:3361))
        (PORT d[7] (1969:1969:1969) (2296:2296:2296))
        (PORT d[8] (2709:2709:2709) (3119:3119:3119))
        (PORT d[9] (3052:3052:3052) (3533:3533:3533))
        (PORT d[10] (2412:2412:2412) (2784:2784:2784))
        (PORT d[11] (2536:2536:2536) (2946:2946:2946))
        (PORT d[12] (2769:2769:2769) (3179:3179:3179))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3324:3324:3324) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2446:2446:2446))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3324:3324:3324) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3570:3570:3570))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3327:3327:3327) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (3327:3327:3327) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2764:2764:2764))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (4698:4698:4698) (4161:4161:4161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3915:3915:3915))
        (PORT d[1] (2292:2292:2292) (2650:2650:2650))
        (PORT d[2] (1525:1525:1525) (1794:1794:1794))
        (PORT d[3] (3229:3229:3229) (3753:3753:3753))
        (PORT d[4] (3950:3950:3950) (4528:4528:4528))
        (PORT d[5] (3261:3261:3261) (3752:3752:3752))
        (PORT d[6] (4046:4046:4046) (4653:4653:4653))
        (PORT d[7] (3020:3020:3020) (3484:3484:3484))
        (PORT d[8] (4504:4504:4504) (5103:5103:5103))
        (PORT d[9] (3704:3704:3704) (4249:4249:4249))
        (PORT d[10] (1634:1634:1634) (1884:1884:1884))
        (PORT d[11] (2306:2306:2306) (2665:2665:2665))
        (PORT d[12] (3757:3757:3757) (4305:4305:4305))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4695:4695:4695) (4160:4160:4160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2717:2717:2717))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4695:4695:4695) (4160:4160:4160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (4129:4129:4129))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (4698:4698:4698) (4161:4161:4161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (4698:4698:4698) (4161:4161:4161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1337:1337:1337))
        (PORT datab (1297:1297:1297) (1540:1540:1540))
        (PORT datac (1544:1544:1544) (1753:1753:1753))
        (PORT datad (1180:1180:1180) (1383:1383:1383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2273:2273:2273))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (2903:2903:2903) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2787:2787:2787))
        (PORT d[1] (1806:1806:1806) (2103:2103:2103))
        (PORT d[2] (2136:2136:2136) (2509:2509:2509))
        (PORT d[3] (1556:1556:1556) (1836:1836:1836))
        (PORT d[4] (3069:3069:3069) (3523:3523:3523))
        (PORT d[5] (1800:1800:1800) (2072:2072:2072))
        (PORT d[6] (2534:2534:2534) (2900:2900:2900))
        (PORT d[7] (1589:1589:1589) (1855:1855:1855))
        (PORT d[8] (2170:2170:2170) (2499:2499:2499))
        (PORT d[9] (3060:3060:3060) (3522:3522:3522))
        (PORT d[10] (2055:2055:2055) (2379:2379:2379))
        (PORT d[11] (2157:2157:2157) (2507:2507:2507))
        (PORT d[12] (2498:2498:2498) (2858:2858:2858))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (2900:2900:2900) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2689:2689:2689))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (2900:2900:2900) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3281:3281:3281))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (2903:2903:2903) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (2903:2903:2903) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1275:1275:1275))
        (PORT datab (1200:1200:1200) (1414:1414:1414))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1212:1212:1212) (1394:1394:1394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2225:2225:2225))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (4260:4260:4260) (3780:3780:3780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (4060:4060:4060))
        (PORT d[1] (1931:1931:1931) (2231:2231:2231))
        (PORT d[2] (2514:2514:2514) (2936:2936:2936))
        (PORT d[3] (2847:2847:2847) (3318:3318:3318))
        (PORT d[4] (3601:3601:3601) (4133:4133:4133))
        (PORT d[5] (2860:2860:2860) (3288:3288:3288))
        (PORT d[6] (3490:3490:3490) (4017:4017:4017))
        (PORT d[7] (2662:2662:2662) (3077:3077:3077))
        (PORT d[8] (3244:3244:3244) (3729:3729:3729))
        (PORT d[9] (3587:3587:3587) (4147:4147:4147))
        (PORT d[10] (2045:2045:2045) (2362:2362:2362))
        (PORT d[11] (1931:1931:1931) (2239:2239:2239))
        (PORT d[12] (3478:3478:3478) (3985:3985:3985))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (4257:4257:4257) (3779:3779:3779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3875:3875:3875))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (4257:4257:4257) (3779:3779:3779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3411:3411:3411))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (4260:4260:4260) (3780:3780:3780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (4260:4260:4260) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (1002:1002:1002))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2310:2310:2310) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3893:3893:3893))
        (PORT d[1] (1605:1605:1605) (1869:1869:1869))
        (PORT d[2] (1190:1190:1190) (1378:1378:1378))
        (PORT d[3] (1697:1697:1697) (1997:1997:1997))
        (PORT d[4] (1783:1783:1783) (2032:2032:2032))
        (PORT d[5] (2584:2584:2584) (2935:2935:2935))
        (PORT d[6] (2540:2540:2540) (2882:2882:2882))
        (PORT d[7] (1638:1638:1638) (1928:1928:1928))
        (PORT d[8] (1483:1483:1483) (1691:1691:1691))
        (PORT d[9] (2966:2966:2966) (3412:3412:3412))
        (PORT d[10] (3462:3462:3462) (4013:4013:4013))
        (PORT d[11] (2249:2249:2249) (2588:2588:2588))
        (PORT d[12] (1653:1653:1653) (1898:1898:1898))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2307:2307:2307) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (819:819:819) (885:885:885))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2307:2307:2307) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2796:2796:2796))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2310:2310:2310) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT d[0] (2310:2310:2310) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (2017:2017:2017))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2661:2661:2661) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2946:2946:2946))
        (PORT d[1] (2421:2421:2421) (2825:2825:2825))
        (PORT d[2] (2910:2910:2910) (3413:3413:3413))
        (PORT d[3] (2215:2215:2215) (2603:2603:2603))
        (PORT d[4] (3155:3155:3155) (3605:3605:3605))
        (PORT d[5] (1872:1872:1872) (2129:2129:2129))
        (PORT d[6] (1826:1826:1826) (2071:2071:2071))
        (PORT d[7] (2180:2180:2180) (2549:2549:2549))
        (PORT d[8] (1973:1973:1973) (2240:2240:2240))
        (PORT d[9] (3254:3254:3254) (3715:3715:3715))
        (PORT d[10] (2663:2663:2663) (3098:3098:3098))
        (PORT d[11] (3252:3252:3252) (3783:3783:3783))
        (PORT d[12] (1886:1886:1886) (2129:2129:2129))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2658:2658:2658) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4521:4521:4521))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2658:2658:2658) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2211:2211:2211))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (2661:2661:2661) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (2661:2661:2661) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1160:1160:1160))
        (PORT datab (1295:1295:1295) (1537:1537:1537))
        (PORT datac (1071:1071:1071) (1253:1253:1253))
        (PORT datad (1178:1178:1178) (1381:1381:1381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1962:1962:1962))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3531:3531:3531) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2282:2282:2282))
        (PORT d[1] (3286:3286:3286) (3807:3807:3807))
        (PORT d[2] (1513:1513:1513) (1785:1785:1785))
        (PORT d[3] (1131:1131:1131) (1335:1335:1335))
        (PORT d[4] (3798:3798:3798) (4362:4362:4362))
        (PORT d[5] (2456:2456:2456) (2832:2832:2832))
        (PORT d[6] (3265:3265:3265) (3740:3740:3740))
        (PORT d[7] (2482:2482:2482) (2881:2881:2881))
        (PORT d[8] (2829:2829:2829) (3250:3250:3250))
        (PORT d[9] (3210:3210:3210) (3684:3684:3684))
        (PORT d[10] (1632:1632:1632) (1848:1848:1848))
        (PORT d[11] (1875:1875:1875) (2167:2167:2167))
        (PORT d[12] (3219:3219:3219) (3698:3698:3698))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3528:3528:3528) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2789:2789:2789))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3528:3528:3528) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3328:3328:3328))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3531:3531:3531) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (3531:3531:3531) (3124:3124:3124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1282:1282:1282))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (492:492:492) (561:561:561))
        (PORT datad (1178:1178:1178) (1380:1380:1380))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2683:2683:2683))
        (PORT datab (916:916:916) (1095:1095:1095))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2684:2684:2684))
        (PORT datab (1298:1298:1298) (1541:1541:1541))
        (PORT datac (1149:1149:1149) (1291:1291:1291))
        (PORT datad (1180:1180:1180) (1383:1383:1383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (911:911:911) (1090:1090:1090))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1695:1695:1695))
        (PORT datab (375:375:375) (439:439:439))
        (PORT datad (483:483:483) (556:556:556))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (423:423:423))
        (PORT datab (571:571:571) (685:685:685))
        (PORT datac (346:346:346) (419:419:419))
        (PORT datad (201:201:201) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[29\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (659:659:659))
        (PORT datab (403:403:403) (493:493:493))
        (PORT datac (533:533:533) (632:632:632))
        (PORT datad (459:459:459) (544:544:544))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (632:632:632))
        (PORT datab (535:535:535) (619:619:619))
        (PORT datac (274:274:274) (317:317:317))
        (PORT datad (214:214:214) (266:266:266))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (940:940:940) (1080:1080:1080))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (761:761:761))
        (PORT datab (401:401:401) (494:494:494))
        (PORT datad (858:858:858) (1011:1011:1011))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1297:1297:1297))
        (PORT datab (417:417:417) (496:496:496))
        (PORT datac (738:738:738) (850:850:850))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (455:455:455))
        (PORT datab (555:555:555) (660:660:660))
        (PORT datad (349:349:349) (404:404:404))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (654:654:654) (739:739:739))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (667:667:667) (766:766:766))
        (PORT sload (795:795:795) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[28\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (543:543:543))
        (PORT datab (492:492:492) (577:577:577))
        (PORT datac (453:453:453) (534:534:534))
        (PORT datad (410:410:410) (500:500:500))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datac (787:787:787) (902:902:902))
        (PORT datad (669:669:669) (775:775:775))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (633:633:633))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (270:270:270) (312:312:312))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (736:736:736))
        (PORT datac (322:322:322) (376:376:376))
        (PORT datad (570:570:570) (682:682:682))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (612:612:612))
        (PORT datab (971:971:971) (1131:1131:1131))
        (PORT datac (120:120:120) (150:150:150))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[27\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (369:369:369))
        (PORT datab (426:426:426) (523:523:523))
        (PORT datac (183:183:183) (252:252:252))
        (PORT datad (358:358:358) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[27\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (547:547:547))
        (PORT datab (498:498:498) (599:599:599))
        (PORT datac (484:484:484) (580:580:580))
        (PORT datad (411:411:411) (502:502:502))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (547:547:547) (637:637:637))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (664:664:664) (768:768:768))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (633:633:633))
        (PORT datab (295:295:295) (342:342:342))
        (PORT datac (259:259:259) (296:296:296))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (492:492:492))
        (PORT datac (636:636:636) (729:729:729))
        (PORT datad (857:857:857) (1009:1009:1009))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (416:416:416))
        (PORT datab (415:415:415) (494:494:494))
        (PORT datac (1102:1102:1102) (1276:1276:1276))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (818:818:818) (917:917:917))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT sload (946:946:946) (1072:1072:1072))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1091:1091:1091))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2252:2252:2252) (2638:2638:2638))
        (PORT datab (920:920:920) (1058:1058:1058))
        (PORT datac (713:713:713) (792:792:792))
        (PORT datad (2235:2235:2235) (2625:2625:2625))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2007:2007:2007))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2543:2543:2543) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (3092:3092:3092))
        (PORT d[1] (2597:2597:2597) (2942:2942:2942))
        (PORT d[2] (1916:1916:1916) (2263:2263:2263))
        (PORT d[3] (1697:1697:1697) (1961:1961:1961))
        (PORT d[4] (3028:3028:3028) (3468:3468:3468))
        (PORT d[5] (2898:2898:2898) (3335:3335:3335))
        (PORT d[6] (3050:3050:3050) (3420:3420:3420))
        (PORT d[7] (1441:1441:1441) (1699:1699:1699))
        (PORT d[8] (3229:3229:3229) (3730:3730:3730))
        (PORT d[9] (3237:3237:3237) (3730:3730:3730))
        (PORT d[10] (3220:3220:3220) (3760:3760:3760))
        (PORT d[11] (2551:2551:2551) (2967:2967:2967))
        (PORT d[12] (3696:3696:3696) (4233:4233:4233))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2540:2540:2540) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (3086:3086:3086))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2540:2540:2540) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (3031:3031:3031))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2543:2543:2543) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (2543:2543:2543) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1138:1138:1138))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (2576:2576:2576) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (4466:4466:4466))
        (PORT d[1] (1223:1223:1223) (1380:1380:1380))
        (PORT d[2] (1618:1618:1618) (1887:1887:1887))
        (PORT d[3] (2878:2878:2878) (3328:3328:3328))
        (PORT d[4] (3800:3800:3800) (4365:4365:4365))
        (PORT d[5] (3437:3437:3437) (3938:3938:3938))
        (PORT d[6] (3145:3145:3145) (3561:3561:3561))
        (PORT d[7] (1914:1914:1914) (2227:2227:2227))
        (PORT d[8] (2636:2636:2636) (3036:3036:3036))
        (PORT d[9] (3104:3104:3104) (3592:3592:3592))
        (PORT d[10] (3984:3984:3984) (4643:4643:4643))
        (PORT d[11] (1743:1743:1743) (2008:2008:2008))
        (PORT d[12] (2742:2742:2742) (3116:3116:3116))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2573:2573:2573) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (3163:3163:3163))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2573:2573:2573) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (3112:3112:3112))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (2576:2576:2576) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (2576:2576:2576) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2302:2302:2302))
        (PORT datab (508:508:508) (592:592:592))
        (PORT datad (2233:2233:2233) (2623:2623:2623))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2618:2618:2618))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (2400:2400:2400) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3252:3252:3252))
        (PORT d[1] (2889:2889:2889) (3266:3266:3266))
        (PORT d[2] (2327:2327:2327) (2737:2737:2737))
        (PORT d[3] (1967:1967:1967) (2298:2298:2298))
        (PORT d[4] (2864:2864:2864) (3279:3279:3279))
        (PORT d[5] (2485:2485:2485) (2860:2860:2860))
        (PORT d[6] (2700:2700:2700) (3041:3041:3041))
        (PORT d[7] (1389:1389:1389) (1630:1630:1630))
        (PORT d[8] (3150:3150:3150) (3623:3623:3623))
        (PORT d[9] (3045:3045:3045) (3510:3510:3510))
        (PORT d[10] (2734:2734:2734) (3172:3172:3172))
        (PORT d[11] (2490:2490:2490) (2888:2888:2888))
        (PORT d[12] (3162:3162:3162) (3615:3615:3615))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT ena (2397:2397:2397) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (3259:3259:3259))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT ena (2397:2397:2397) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2844:2844:2844))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (2400:2400:2400) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (2400:2400:2400) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2805:2805:2805))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (2485:2485:2485) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3630:3630:3630))
        (PORT d[1] (2740:2740:2740) (3098:3098:3098))
        (PORT d[2] (2291:2291:2291) (2690:2690:2690))
        (PORT d[3] (1836:1836:1836) (2145:2145:2145))
        (PORT d[4] (2874:2874:2874) (3296:3296:3296))
        (PORT d[5] (2619:2619:2619) (3011:3011:3011))
        (PORT d[6] (2668:2668:2668) (3001:3001:3001))
        (PORT d[7] (1663:1663:1663) (1938:1938:1938))
        (PORT d[8] (3379:3379:3379) (3904:3904:3904))
        (PORT d[9] (3038:3038:3038) (3503:3503:3503))
        (PORT d[10] (2727:2727:2727) (3180:3180:3180))
        (PORT d[11] (2537:2537:2537) (2950:2950:2950))
        (PORT d[12] (3441:3441:3441) (3928:3928:3928))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2482:2482:2482) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3417:3417:3417))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2482:2482:2482) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2836:2836:2836))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (2485:2485:2485) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (2485:2485:2485) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2349:2349:2349))
        (PORT datab (2248:2248:2248) (2651:2651:2651))
        (PORT datac (903:903:903) (1034:1034:1034))
        (PORT datad (981:981:981) (1146:1146:1146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2636:2636:2636))
        (PORT datab (924:924:924) (1062:1062:1062))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1925:1925:1925))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (3796:3796:3796) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (4465:4465:4465))
        (PORT d[1] (3485:3485:3485) (3951:3951:3951))
        (PORT d[2] (1522:1522:1522) (1789:1789:1789))
        (PORT d[3] (1356:1356:1356) (1576:1576:1576))
        (PORT d[4] (3915:3915:3915) (4479:4479:4479))
        (PORT d[5] (3109:3109:3109) (3590:3590:3590))
        (PORT d[6] (3847:3847:3847) (4338:4338:4338))
        (PORT d[7] (1444:1444:1444) (1700:1700:1700))
        (PORT d[8] (4278:4278:4278) (4918:4918:4918))
        (PORT d[9] (3814:3814:3814) (4397:4397:4397))
        (PORT d[10] (4285:4285:4285) (4972:4972:4972))
        (PORT d[11] (3442:3442:3442) (3984:3984:3984))
        (PORT d[12] (4650:4650:4650) (5329:5329:5329))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3793:3793:3793) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3641:3641:3641))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3793:3793:3793) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3550:3550:3550))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (3796:3796:3796) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (3796:3796:3796) (3360:3360:3360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (941:941:941))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT ena (2749:2749:2749) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (4388:4388:4388))
        (PORT d[1] (1384:1384:1384) (1564:1564:1564))
        (PORT d[2] (1593:1593:1593) (1862:1862:1862))
        (PORT d[3] (800:800:800) (931:931:931))
        (PORT d[4] (3942:3942:3942) (4510:4510:4510))
        (PORT d[5] (3421:3421:3421) (3923:3923:3923))
        (PORT d[6] (3342:3342:3342) (3791:3791:3791))
        (PORT d[7] (803:803:803) (950:950:950))
        (PORT d[8] (2661:2661:2661) (3064:3064:3064))
        (PORT d[9] (2981:2981:2981) (3419:3419:3419))
        (PORT d[10] (3997:3997:3997) (4652:4652:4652))
        (PORT d[11] (1761:1761:1761) (2031:2031:2031))
        (PORT d[12] (2781:2781:2781) (3164:3164:3164))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (PORT ena (2746:2746:2746) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3475:3475:3475))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (PORT ena (2746:2746:2746) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2863:2863:2863))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT ena (2749:2749:2749) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT d[0] (2749:2749:2749) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (964:964:964))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2579:2579:2579) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4593:4593:4593))
        (PORT d[1] (2245:2245:2245) (2522:2522:2522))
        (PORT d[2] (1441:1441:1441) (1692:1692:1692))
        (PORT d[3] (801:801:801) (932:932:932))
        (PORT d[4] (3803:3803:3803) (4366:4366:4366))
        (PORT d[5] (3426:3426:3426) (3927:3927:3927))
        (PORT d[6] (3325:3325:3325) (3770:3770:3770))
        (PORT d[7] (969:969:969) (1138:1138:1138))
        (PORT d[8] (2790:2790:2790) (3205:3205:3205))
        (PORT d[9] (2957:2957:2957) (3385:3385:3385))
        (PORT d[10] (3996:3996:3996) (4651:4651:4651))
        (PORT d[11] (1737:1737:1737) (2001:2001:2001))
        (PORT d[12] (2767:2767:2767) (3143:3143:3143))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2576:2576:2576) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1400:1400:1400))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2576:2576:2576) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (3057:3057:3057))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2579:2579:2579) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (2579:2579:2579) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1788:1788:1788))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (4008:4008:4008) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (4679:4679:4679))
        (PORT d[1] (3660:3660:3660) (4146:4146:4146))
        (PORT d[2] (1519:1519:1519) (1791:1791:1791))
        (PORT d[3] (1171:1171:1171) (1365:1365:1365))
        (PORT d[4] (4092:4092:4092) (4679:4679:4679))
        (PORT d[5] (3277:3277:3277) (3781:3781:3781))
        (PORT d[6] (4039:4039:4039) (4557:4557:4557))
        (PORT d[7] (1627:1627:1627) (1910:1910:1910))
        (PORT d[8] (4545:4545:4545) (5245:5245:5245))
        (PORT d[9] (3996:3996:3996) (4604:4604:4604))
        (PORT d[10] (4468:4468:4468) (5180:5180:5180))
        (PORT d[11] (3480:3480:3480) (4025:4025:4025))
        (PORT d[12] (4840:4840:4840) (5546:5546:5546))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (4005:4005:4005) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2339:2339:2339))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (4005:4005:4005) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3293:3293:3293))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (4008:4008:4008) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (4008:4008:4008) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (561:561:561))
        (PORT datab (2252:2252:2252) (2655:2655:2655))
        (PORT datac (901:901:901) (1032:1032:1032))
        (PORT datad (988:988:988) (1139:1139:1139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1154:1154:1154))
        (PORT datab (380:380:380) (445:445:445))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (2237:2237:2237) (2627:2627:2627))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (950:950:950))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT ena (2595:2595:2595) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (4592:4592:4592))
        (PORT d[1] (1193:1193:1193) (1346:1346:1346))
        (PORT d[2] (1611:1611:1611) (1875:1875:1875))
        (PORT d[3] (2730:2730:2730) (3169:3169:3169))
        (PORT d[4] (3814:3814:3814) (4383:4383:4383))
        (PORT d[5] (3433:3433:3433) (3934:3934:3934))
        (PORT d[6] (3313:3313:3313) (3752:3752:3752))
        (PORT d[7] (1908:1908:1908) (2218:2218:2218))
        (PORT d[8] (3299:3299:3299) (3782:3782:3782))
        (PORT d[9] (3097:3097:3097) (3580:3580:3580))
        (PORT d[10] (3989:3989:3989) (4644:4644:4644))
        (PORT d[11] (1737:1737:1737) (2010:2010:2010))
        (PORT d[12] (2773:2773:2773) (3156:3156:3156))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (2592:2592:2592) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3899:3899:3899))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (2592:2592:2592) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (3077:3077:3077))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT ena (2595:2595:2595) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT d[0] (2595:2595:2595) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2984:2984:2984))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2728:2728:2728) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3673:3673:3673))
        (PORT d[1] (2540:2540:2540) (2862:2862:2862))
        (PORT d[2] (2337:2337:2337) (2757:2757:2757))
        (PORT d[3] (1797:1797:1797) (2092:2092:2092))
        (PORT d[4] (2870:2870:2870) (3291:3291:3291))
        (PORT d[5] (2484:2484:2484) (2857:2857:2857))
        (PORT d[6] (3053:3053:3053) (3441:3441:3441))
        (PORT d[7] (1552:1552:1552) (1821:1821:1821))
        (PORT d[8] (3013:3013:3013) (3482:3482:3482))
        (PORT d[9] (2908:2908:2908) (3363:3363:3363))
        (PORT d[10] (2863:2863:2863) (3323:3323:3323))
        (PORT d[11] (2513:2513:2513) (2923:2923:2923))
        (PORT d[12] (3636:3636:3636) (4153:4153:4153))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (2725:2725:2725) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4589:4589:4589))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (2725:2725:2725) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2830:2830:2830))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2728:2728:2728) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (2728:2728:2728) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1113:1113:1113))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (2764:2764:2764) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (4387:4387:4387))
        (PORT d[1] (1385:1385:1385) (1567:1567:1567))
        (PORT d[2] (1611:1611:1611) (1876:1876:1876))
        (PORT d[3] (792:792:792) (921:921:921))
        (PORT d[4] (3487:3487:3487) (4002:4002:4002))
        (PORT d[5] (3261:3261:3261) (3745:3745:3745))
        (PORT d[6] (3330:3330:3330) (3772:3772:3772))
        (PORT d[7] (736:736:736) (867:867:867))
        (PORT d[8] (3134:3134:3134) (3596:3596:3596))
        (PORT d[9] (2980:2980:2980) (3418:3418:3418))
        (PORT d[10] (4701:4701:4701) (5344:5344:5344))
        (PORT d[11] (2664:2664:2664) (3063:3063:3063))
        (PORT d[12] (2581:2581:2581) (2936:2936:2936))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (PORT ena (2761:2761:2761) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1384:1384:1384))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (PORT ena (2761:2761:2761) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2881:2881:2881))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (2764:2764:2764) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT d[0] (2764:2764:2764) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1804:1804:1804))
        (PORT datab (2245:2245:2245) (2647:2647:2647))
        (PORT datac (904:904:904) (1036:1036:1036))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (2137:2137:2137))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2994:2994:2994) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3568:3568:3568))
        (PORT d[1] (2786:2786:2786) (3157:3157:3157))
        (PORT d[2] (1878:1878:1878) (2203:2203:2203))
        (PORT d[3] (1559:1559:1559) (1817:1817:1817))
        (PORT d[4] (3389:3389:3389) (3883:3883:3883))
        (PORT d[5] (2709:2709:2709) (3125:3125:3125))
        (PORT d[6] (3423:3423:3423) (3849:3849:3849))
        (PORT d[7] (1419:1419:1419) (1675:1675:1675))
        (PORT d[8] (3643:3643:3643) (4218:4218:4218))
        (PORT d[9] (3224:3224:3224) (3717:3717:3717))
        (PORT d[10] (3416:3416:3416) (3984:3984:3984))
        (PORT d[11] (2566:2566:2566) (2986:2986:2986))
        (PORT d[12] (3898:3898:3898) (4468:4468:4468))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2991:2991:2991) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3538:3538:3538))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2991:2991:2991) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2973:2973:2973))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2994:2994:2994) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (2994:2994:2994) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (460:460:460))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1175:1175:1175) (1364:1364:1364))
        (PORT datad (2239:2239:2239) (2629:2629:2629))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (2236:2236:2236) (2615:2615:2615))
        (PORT datad (1802:1802:1802) (2139:2139:2139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1818:1818:1818) (2160:2160:2160))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (951:951:951) (1101:1101:1101))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (397:397:397) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (452:452:452))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (810:810:810) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (555:555:555))
        (PORT datab (369:369:369) (455:455:455))
        (PORT datac (743:743:743) (883:883:883))
        (PORT datad (1140:1140:1140) (1292:1292:1292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (798:798:798) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (835:835:835) (967:967:967))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (459:459:459))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (627:627:627) (729:729:729))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1288:1288:1288) (1484:1484:1484))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (433:433:433))
        (PORT datac (325:325:325) (389:389:389))
        (PORT datad (336:336:336) (401:401:401))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (445:445:445))
        (PORT datab (515:515:515) (612:612:612))
        (PORT datad (321:321:321) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (920:920:920))
        (PORT datab (688:688:688) (815:815:815))
        (PORT datac (510:510:510) (615:615:615))
        (PORT datad (355:355:355) (430:430:430))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (367:367:367))
        (PORT datab (601:601:601) (708:708:708))
        (PORT datac (366:366:366) (443:443:443))
        (PORT datad (1142:1142:1142) (1293:1293:1293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (798:798:798) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (PORT datac (679:679:679) (808:808:808))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (650:650:650))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (435:435:435) (503:503:503))
        (PORT datad (349:349:349) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (712:712:712) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (615:615:615))
        (PORT sload (668:668:668) (749:749:749))
        (PORT ena (653:653:653) (709:709:709))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[29\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (752:752:752))
        (PORT datac (686:686:686) (816:816:816))
        (PORT datad (466:466:466) (549:549:549))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (963:963:963) (1121:1121:1121))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (602:602:602))
        (PORT datac (454:454:454) (527:527:527))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1270:1270:1270) (1462:1462:1462))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (467:467:467))
        (PORT datac (358:358:358) (433:433:433))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (413:413:413))
        (PORT datac (334:334:334) (406:406:406))
        (PORT datad (530:530:530) (629:629:629))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (617:617:617) (746:746:746))
        (PORT datad (521:521:521) (612:612:612))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (527:527:527) (593:593:593))
        (PORT d[1] (522:522:522) (596:596:596))
        (PORT d[2] (350:350:350) (397:397:397))
        (PORT d[3] (496:496:496) (567:567:567))
        (PORT d[4] (357:357:357) (396:396:396))
        (PORT d[5] (506:506:506) (584:584:584))
        (PORT d[6] (516:516:516) (592:592:592))
        (PORT d[7] (654:654:654) (747:747:747))
        (PORT d[9] (366:366:366) (415:415:415))
        (PORT d[10] (669:669:669) (766:766:766))
        (PORT d[11] (364:364:364) (418:418:418))
        (PORT d[12] (519:519:519) (597:597:597))
        (PORT d[13] (368:368:368) (422:422:422))
        (PORT d[14] (536:536:536) (611:611:611))
        (PORT d[15] (506:506:506) (576:576:576))
        (PORT d[16] (351:351:351) (405:405:405))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1055:1055:1055) (1012:1012:1012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (741:741:741))
        (PORT d[1] (528:528:528) (605:605:605))
        (PORT d[2] (488:488:488) (559:559:559))
        (PORT d[3] (487:487:487) (561:561:561))
        (PORT d[4] (526:526:526) (601:601:601))
        (PORT d[5] (540:540:540) (631:631:631))
        (PORT d[6] (484:484:484) (557:557:557))
        (PORT d[7] (476:476:476) (549:549:549))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1052:1052:1052) (1011:1011:1011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (653:653:653) (695:695:695))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1052:1052:1052) (1011:1011:1011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (364:364:364) (406:406:406))
        (PORT d[1] (341:341:341) (380:380:380))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1055:1055:1055) (1012:1012:1012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT d[0] (1055:1055:1055) (1012:1012:1012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (957:957:957))
        (PORT datab (1078:1078:1078) (1268:1268:1268))
        (PORT datac (801:801:801) (972:972:972))
        (PORT datad (300:300:300) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (535:535:535) (610:610:610))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (778:778:778))
        (PORT datab (499:499:499) (579:579:579))
        (PORT datad (358:358:358) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (282:282:282))
        (PORT datab (344:344:344) (406:406:406))
        (PORT datac (346:346:346) (419:419:419))
        (PORT datad (551:551:551) (657:657:657))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[26\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (665:665:665))
        (PORT datab (480:480:480) (570:570:570))
        (PORT datac (533:533:533) (636:636:636))
        (PORT datad (543:543:543) (645:645:645))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (711:711:711))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (107:107:107) (130:130:130))
        (PORT datad (695:695:695) (812:812:812))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (762:762:762))
        (PORT datab (513:513:513) (596:596:596))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (416:416:416))
        (PORT datab (611:611:611) (735:735:735))
        (PORT datad (569:569:569) (681:681:681))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1266:1266:1266))
        (PORT datab (677:677:677) (799:799:799))
        (PORT datac (122:122:122) (150:150:150))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (528:528:528))
        (PORT datab (428:428:428) (524:524:524))
        (PORT datac (179:179:179) (248:248:248))
        (PORT datad (356:356:356) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[25\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (544:544:544))
        (PORT datab (474:474:474) (564:564:564))
        (PORT datac (353:353:353) (431:431:431))
        (PORT datad (410:410:410) (501:501:501))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (802:802:802))
        (PORT datab (545:545:545) (635:635:635))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (223:223:223))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (531:531:531) (610:610:610))
        (PORT datad (271:271:271) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (734:734:734))
        (PORT datac (325:325:325) (379:379:379))
        (PORT datad (568:568:568) (679:679:679))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (484:484:484))
        (PORT datab (973:973:973) (1133:1133:1133))
        (PORT datac (121:121:121) (149:149:149))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (438:438:438))
        (PORT datab (428:428:428) (524:524:524))
        (PORT datac (177:177:177) (245:245:245))
        (PORT datad (355:355:355) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[24\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (546:546:546))
        (PORT datab (484:484:484) (579:579:579))
        (PORT datac (362:362:362) (430:430:430))
        (PORT datad (411:411:411) (501:501:501))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (804:804:804))
        (PORT datab (544:544:544) (634:634:634))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (800:800:800))
        (PORT datab (281:281:281) (321:321:321))
        (PORT datac (166:166:166) (198:198:198))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (536:536:536))
        (PORT datab (617:617:617) (742:742:742))
        (PORT datad (578:578:578) (691:691:691))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (865:865:865))
        (PORT datab (975:975:975) (1136:1136:1136))
        (PORT datac (123:123:123) (151:151:151))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[23\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (768:768:768) (886:886:886))
        (PORT datac (313:313:313) (362:362:362))
        (PORT datad (352:352:352) (399:399:399))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1032:1032:1032))
        (PORT datad (530:530:530) (624:624:624))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1843:1843:1843))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2501:2501:2501) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3469:3469:3469))
        (PORT d[1] (2749:2749:2749) (3113:3113:3113))
        (PORT d[2] (2289:2289:2289) (2691:2691:2691))
        (PORT d[3] (1995:1995:1995) (2328:2328:2328))
        (PORT d[4] (3158:3158:3158) (3606:3606:3606))
        (PORT d[5] (2433:2433:2433) (2802:2802:2802))
        (PORT d[6] (2882:2882:2882) (3251:3251:3251))
        (PORT d[7] (1385:1385:1385) (1629:1629:1629))
        (PORT d[8] (3200:3200:3200) (3705:3705:3705))
        (PORT d[9] (3026:3026:3026) (3490:3490:3490))
        (PORT d[10] (2703:2703:2703) (3149:3149:3149))
        (PORT d[11] (2561:2561:2561) (2981:2981:2981))
        (PORT d[12] (3449:3449:3449) (3937:3937:3937))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2498:2498:2498) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3418:3418:3418))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2498:2498:2498) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2374:2374:2374))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (2501:2501:2501) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (2501:2501:2501) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1815:1815:1815))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (2669:2669:2669) (2370:2370:2370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (3088:3088:3088))
        (PORT d[1] (2401:2401:2401) (2803:2803:2803))
        (PORT d[2] (2887:2887:2887) (3387:3387:3387))
        (PORT d[3] (2201:2201:2201) (2590:2590:2590))
        (PORT d[4] (2990:2990:2990) (3424:3424:3424))
        (PORT d[5] (2650:2650:2650) (3065:3065:3065))
        (PORT d[6] (2001:2001:2001) (2275:2275:2275))
        (PORT d[7] (2002:2002:2002) (2343:2343:2343))
        (PORT d[8] (2585:2585:2585) (2929:2929:2929))
        (PORT d[9] (3238:3238:3238) (3691:3691:3691))
        (PORT d[10] (2401:2401:2401) (2803:2803:2803))
        (PORT d[11] (3070:3070:3070) (3569:3569:3569))
        (PORT d[12] (3515:3515:3515) (4023:4023:4023))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (2666:2666:2666) (2369:2369:2369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3271:3271:3271))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (2666:2666:2666) (2369:2369:2369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2116:2116:2116))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (2669:2669:2669) (2370:2370:2370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (2669:2669:2669) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1726:1726:1726))
        (PORT datab (1586:1586:1586) (1865:1865:1865))
        (PORT datac (965:965:965) (1106:1106:1106))
        (PORT datad (1039:1039:1039) (1187:1187:1187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1180:1180:1180))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2518:2518:2518) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3686:3686:3686))
        (PORT d[1] (1857:1857:1857) (2092:2092:2092))
        (PORT d[2] (3015:3015:3015) (3519:3519:3519))
        (PORT d[3] (2159:2159:2159) (2516:2516:2516))
        (PORT d[4] (3048:3048:3048) (3498:3498:3498))
        (PORT d[5] (2644:2644:2644) (3038:3038:3038))
        (PORT d[6] (2556:2556:2556) (2887:2887:2887))
        (PORT d[7] (1173:1173:1173) (1375:1375:1375))
        (PORT d[8] (3749:3749:3749) (4327:4327:4327))
        (PORT d[9] (2888:2888:2888) (3338:3338:3338))
        (PORT d[10] (3252:3252:3252) (3805:3805:3805))
        (PORT d[11] (2560:2560:2560) (2982:2982:2982))
        (PORT d[12] (3733:3733:3733) (4267:4267:4267))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (2515:2515:2515) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2843:2843:2843))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (2515:2515:2515) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1912:1912:1912))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2518:2518:2518) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2518:2518:2518) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1809:1809:1809))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (2676:2676:2676) (2376:2376:2376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (3116:3116:3116))
        (PORT d[1] (2571:2571:2571) (2994:2994:2994))
        (PORT d[2] (2891:2891:2891) (3390:3390:3390))
        (PORT d[3] (2205:2205:2205) (2592:2592:2592))
        (PORT d[4] (2801:2801:2801) (3207:3207:3207))
        (PORT d[5] (1893:1893:1893) (2158:2158:2158))
        (PORT d[6] (1835:1835:1835) (2082:2082:2082))
        (PORT d[7] (2003:2003:2003) (2344:2344:2344))
        (PORT d[8] (1792:1792:1792) (2031:2031:2031))
        (PORT d[9] (3232:3232:3232) (3685:3685:3685))
        (PORT d[10] (2409:2409:2409) (2812:2812:2812))
        (PORT d[11] (3077:3077:3077) (3577:3577:3577))
        (PORT d[12] (3515:3515:3515) (4024:4024:4024))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (2673:2673:2673) (2375:2375:2375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1999:1999:1999))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (2673:2673:2673) (2375:2375:2375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2266:2266:2266))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (2676:2676:2676) (2376:2376:2376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (2676:2676:2676) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1727:1727:1727))
        (PORT datab (1589:1589:1589) (1869:1869:1869))
        (PORT datac (354:354:354) (412:412:412))
        (PORT datad (1145:1145:1145) (1277:1277:1277))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2013:2013:2013) (2359:2359:2359))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (817:817:817))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[22\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (585:585:585))
        (PORT datab (545:545:545) (628:628:628))
        (PORT datac (921:921:921) (1061:1061:1061))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (975:975:975) (1125:1125:1125))
        (PORT datac (119:119:119) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2198:2198:2198))
        (PORT d[1] (1327:1327:1327) (1525:1525:1525))
        (PORT d[2] (1113:1113:1113) (1287:1287:1287))
        (PORT d[3] (1616:1616:1616) (1900:1900:1900))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2154:2154:2154) (1937:1937:1937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1807:1807:1807))
        (PORT d[1] (1788:1788:1788) (2098:2098:2098))
        (PORT d[2] (1318:1318:1318) (1559:1559:1559))
        (PORT d[3] (1290:1290:1290) (1513:1513:1513))
        (PORT d[4] (1405:1405:1405) (1598:1598:1598))
        (PORT d[5] (3461:3461:3461) (4011:4011:4011))
        (PORT d[6] (1085:1085:1085) (1239:1239:1239))
        (PORT d[7] (2502:2502:2502) (2917:2917:2917))
        (PORT d[8] (1854:1854:1854) (2122:2122:2122))
        (PORT d[9] (2752:2752:2752) (3166:3166:3166))
        (PORT d[10] (3743:3743:3743) (4330:4330:4330))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2151:2151:2151) (1936:1936:1936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1181:1181:1181))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2151:2151:2151) (1936:1936:1936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1944:1944:1944))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2154:2154:2154) (1937:1937:1937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT d[0] (2154:2154:2154) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2302:2302:2302) (2680:2680:2680))
        (PORT datab (1600:1600:1600) (1873:1873:1873))
        (PORT datac (1360:1360:1360) (1508:1508:1508))
        (PORT datad (1723:1723:1723) (2016:2016:2016))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (1155:1155:1155))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2329:2329:2329) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4160:4160:4160))
        (PORT d[1] (1816:1816:1816) (2033:2033:2033))
        (PORT d[2] (3408:3408:3408) (3967:3967:3967))
        (PORT d[3] (2532:2532:2532) (2943:2943:2943))
        (PORT d[4] (3592:3592:3592) (4119:4119:4119))
        (PORT d[5] (3030:3030:3030) (3482:3482:3482))
        (PORT d[6] (2968:2968:2968) (3360:3360:3360))
        (PORT d[7] (1738:1738:1738) (2032:2032:2032))
        (PORT d[8] (3193:3193:3193) (3679:3679:3679))
        (PORT d[9] (2896:2896:2896) (3351:3351:3351))
        (PORT d[10] (3626:3626:3626) (4230:4230:4230))
        (PORT d[11] (3007:3007:3007) (3477:3477:3477))
        (PORT d[12] (4281:4281:4281) (4896:4896:4896))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2326:2326:2326) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1917:1917:1917))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2326:2326:2326) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2710:2710:2710))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2329:2329:2329) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (2329:2329:2329) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1773:1773:1773))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2334:2334:2334) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (3314:3314:3314))
        (PORT d[1] (2511:2511:2511) (2829:2829:2829))
        (PORT d[2] (2696:2696:2696) (3160:3160:3160))
        (PORT d[3] (1807:1807:1807) (2123:2123:2123))
        (PORT d[4] (3218:3218:3218) (3687:3687:3687))
        (PORT d[5] (2843:2843:2843) (3268:3268:3268))
        (PORT d[6] (2248:2248:2248) (2541:2541:2541))
        (PORT d[7] (1394:1394:1394) (1645:1645:1645))
        (PORT d[8] (3012:3012:3012) (3484:3484:3484))
        (PORT d[9] (2904:2904:2904) (3354:3354:3354))
        (PORT d[10] (2897:2897:2897) (3403:3403:3403))
        (PORT d[11] (2316:2316:2316) (2699:2699:2699))
        (PORT d[12] (3392:3392:3392) (3882:3882:3882))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2331:2331:2331) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2370:2370:2370))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2331:2331:2331) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2312:2312:2312))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2334:2334:2334) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (2334:2334:2334) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (617:617:617))
        (PORT datab (643:643:643) (730:730:730))
        (PORT datac (1580:1580:1580) (1848:1848:1848))
        (PORT datad (1725:1725:1725) (2018:2018:2018))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1157:1157:1157))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (2112:2112:2112) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3739:3739:3739))
        (PORT d[1] (2848:2848:2848) (3207:3207:3207))
        (PORT d[2] (3028:3028:3028) (3533:3533:3533))
        (PORT d[3] (1997:1997:1997) (2330:2330:2330))
        (PORT d[4] (3059:3059:3059) (3512:3512:3512))
        (PORT d[5] (2657:2657:2657) (3054:3054:3054))
        (PORT d[6] (2593:2593:2593) (2933:2933:2933))
        (PORT d[7] (1209:1209:1209) (1422:1422:1422))
        (PORT d[8] (3353:3353:3353) (3874:3874:3874))
        (PORT d[9] (2676:2676:2676) (3086:3086:3086))
        (PORT d[10] (3259:3259:3259) (3813:3813:3813))
        (PORT d[11] (2548:2548:2548) (2967:2967:2967))
        (PORT d[12] (3754:3754:3754) (4295:4295:4295))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (2109:2109:2109) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3539:3539:3539))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (2109:2109:2109) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2131:2131:2131))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (2112:2112:2112) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2112:2112:2112) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1169:1169:1169))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (2107:2107:2107) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3881:3881:3881))
        (PORT d[1] (1696:1696:1696) (1909:1909:1909))
        (PORT d[2] (3209:3209:3209) (3743:3743:3743))
        (PORT d[3] (2350:2350:2350) (2738:2738:2738))
        (PORT d[4] (3241:3241:3241) (3720:3720:3720))
        (PORT d[5] (2826:2826:2826) (3248:3248:3248))
        (PORT d[6] (2740:2740:2740) (3093:3093:3093))
        (PORT d[7] (1361:1361:1361) (1597:1597:1597))
        (PORT d[8] (2975:2975:2975) (3431:3431:3431))
        (PORT d[9] (2661:2661:2661) (3081:3081:3081))
        (PORT d[10] (3435:3435:3435) (4013:4013:4013))
        (PORT d[11] (2816:2816:2816) (3258:3258:3258))
        (PORT d[12] (3934:3934:3934) (4503:4503:4503))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (2104:2104:2104) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2935:2935:2935))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (2104:2104:2104) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2325:2325:2325))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (2107:2107:2107) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT d[0] (2107:2107:2107) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (375:375:375) (439:439:439))
        (PORT datac (483:483:483) (552:552:552))
        (PORT datad (1724:1724:1724) (2017:2017:2017))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1827:1827:1827))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2509:2509:2509) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3454:3454:3454))
        (PORT d[1] (2710:2710:2710) (3059:3059:3059))
        (PORT d[2] (2148:2148:2148) (2539:2539:2539))
        (PORT d[3] (1978:1978:1978) (2298:2298:2298))
        (PORT d[4] (3152:3152:3152) (3600:3600:3600))
        (PORT d[5] (2463:2463:2463) (2835:2835:2835))
        (PORT d[6] (2903:2903:2903) (3279:3279:3279))
        (PORT d[7] (1520:1520:1520) (1783:1783:1783))
        (PORT d[8] (3045:3045:3045) (3523:3523:3523))
        (PORT d[9] (3008:3008:3008) (3471:3471:3471))
        (PORT d[10] (2570:2570:2570) (2992:2992:2992))
        (PORT d[11] (2568:2568:2568) (2988:2988:2988))
        (PORT d[12] (3440:3440:3440) (3924:3924:3924))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (2506:2506:2506) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3438:3438:3438))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (2506:2506:2506) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2568:2568:2568))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (2509:2509:2509) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (2509:2509:2509) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1166:1166:1166))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (2127:2127:2127) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (4079:4079:4079))
        (PORT d[1] (1984:1984:1984) (2230:2230:2230))
        (PORT d[2] (3342:3342:3342) (3891:3891:3891))
        (PORT d[3] (2525:2525:2525) (2926:2926:2926))
        (PORT d[4] (3420:3420:3420) (3927:3927:3927))
        (PORT d[5] (2847:2847:2847) (3270:3270:3270))
        (PORT d[6] (2772:2772:2772) (3131:3131:3131))
        (PORT d[7] (1546:1546:1546) (1810:1810:1810))
        (PORT d[8] (2998:2998:2998) (3457:3457:3457))
        (PORT d[9] (2694:2694:2694) (3111:3111:3111))
        (PORT d[10] (3618:3618:3618) (4226:4226:4226))
        (PORT d[11] (2986:2986:2986) (3452:3452:3452))
        (PORT d[12] (4111:4111:4111) (4702:4702:4702))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (2124:2124:2124) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (3047:3047:3047))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (2124:2124:2124) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2528:2528:2528))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (2127:2127:2127) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (2127:2127:2127) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1822:1822:1822))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2526:2526:2526) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3662:3662:3662))
        (PORT d[1] (2563:2563:2563) (2898:2898:2898))
        (PORT d[2] (2456:2456:2456) (2875:2875:2875))
        (PORT d[3] (1839:1839:1839) (2157:2157:2157))
        (PORT d[4] (2872:2872:2872) (3290:3290:3290))
        (PORT d[5] (2476:2476:2476) (2848:2848:2848))
        (PORT d[6] (2891:2891:2891) (3260:3260:3260))
        (PORT d[7] (1546:1546:1546) (1818:1818:1818))
        (PORT d[8] (3201:3201:3201) (3705:3705:3705))
        (PORT d[9] (2898:2898:2898) (3351:3351:3351))
        (PORT d[10] (2826:2826:2826) (3274:3274:3274))
        (PORT d[11] (2555:2555:2555) (2970:2970:2970))
        (PORT d[12] (3637:3637:3637) (4156:4156:4156))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (2523:2523:2523) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2915:2915:2915))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (2523:2523:2523) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2561:2561:2561))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (2526:2526:2526) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (2526:2526:2526) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (728:728:728))
        (PORT datab (1055:1055:1055) (1206:1206:1206))
        (PORT datac (1582:1582:1582) (1850:1850:1850))
        (PORT datad (1724:1724:1724) (2017:2017:2017))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1807:1807:1807))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2720:2720:2720) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3688:3688:3688))
        (PORT d[1] (2556:2556:2556) (2889:2889:2889))
        (PORT d[2] (2483:2483:2483) (2910:2910:2910))
        (PORT d[3] (1952:1952:1952) (2282:2282:2282))
        (PORT d[4] (3297:3297:3297) (3764:3764:3764))
        (PORT d[5] (2496:2496:2496) (2876:2876:2876))
        (PORT d[6] (2485:2485:2485) (2796:2796:2796))
        (PORT d[7] (1554:1554:1554) (1827:1827:1827))
        (PORT d[8] (3214:3214:3214) (3721:3721:3721))
        (PORT d[9] (2893:2893:2893) (3345:3345:3345))
        (PORT d[10] (2849:2849:2849) (3302:3302:3302))
        (PORT d[11] (2550:2550:2550) (2977:2977:2977))
        (PORT d[12] (3645:3645:3645) (4165:4165:4165))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2717:2717:2717) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (4219:4219:4219))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2717:2717:2717) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2566:2566:2566))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2720:2720:2720) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (2720:2720:2720) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1011:1011:1011))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (868:868:868) (1004:1004:1004))
        (PORT datad (1731:1731:1731) (2025:2025:2025))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (2013:2013:2013) (2360:2360:2360))
        (PORT datac (1203:1203:1203) (1418:1418:1418))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (417:417:417))
        (PORT datab (1217:1217:1217) (1440:1440:1440))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1143:1143:1143))
        (PORT datac (123:123:123) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[22\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (679:679:679))
        (PORT datac (361:361:361) (440:440:440))
        (PORT datad (352:352:352) (422:422:422))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1105:1105:1105) (1272:1272:1272))
        (PORT datad (530:530:530) (625:625:625))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1476:1476:1476))
        (PORT datab (517:517:517) (615:615:615))
        (PORT datac (342:342:342) (411:411:411))
        (PORT datad (365:365:365) (416:416:416))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (709:709:709))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (607:607:607))
        (PORT datac (601:601:601) (699:699:699))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (849:849:849))
        (PORT datab (742:742:742) (879:879:879))
        (PORT datad (661:661:661) (763:763:763))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (579:579:579) (688:688:688))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (542:542:542) (624:624:624))
        (PORT d[1] (517:517:517) (584:584:584))
        (PORT d[2] (513:513:513) (585:585:585))
        (PORT d[3] (530:530:530) (605:605:605))
        (PORT d[4] (363:363:363) (421:421:421))
        (PORT d[5] (533:533:533) (613:613:613))
        (PORT d[6] (633:633:633) (720:720:720))
        (PORT d[7] (522:522:522) (599:599:599))
        (PORT d[9] (345:345:345) (397:397:397))
        (PORT d[10] (354:354:354) (407:407:407))
        (PORT d[11] (518:518:518) (594:594:594))
        (PORT d[12] (626:626:626) (714:714:714))
        (PORT d[13] (362:362:362) (416:416:416))
        (PORT d[14] (353:353:353) (406:406:406))
        (PORT d[15] (521:521:521) (597:597:597))
        (PORT d[16] (369:369:369) (423:423:423))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1055:1055:1055) (1012:1012:1012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (650:650:650) (742:742:742))
        (PORT d[1] (528:528:528) (605:605:605))
        (PORT d[2] (488:488:488) (559:559:559))
        (PORT d[3] (487:487:487) (561:561:561))
        (PORT d[4] (526:526:526) (601:601:601))
        (PORT d[5] (540:540:540) (631:631:631))
        (PORT d[6] (484:484:484) (557:557:557))
        (PORT d[7] (476:476:476) (549:549:549))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1052:1052:1052) (1011:1011:1011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (653:653:653) (695:695:695))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (1052:1052:1052) (1011:1011:1011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (511:511:511) (575:575:575))
        (PORT d[1] (502:502:502) (562:562:562))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (1055:1055:1055) (1012:1012:1012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT d[0] (1055:1055:1055) (1012:1012:1012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (956:956:956))
        (PORT datab (1080:1080:1080) (1271:1271:1271))
        (PORT datac (808:808:808) (981:981:981))
        (PORT datad (506:506:506) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (522:522:522) (592:592:592))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (438:438:438))
        (PORT datab (1474:1474:1474) (1677:1677:1677))
        (PORT datad (466:466:466) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (411:411:411))
        (PORT datab (215:215:215) (261:261:261))
        (PORT datad (360:360:360) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (1032:1032:1032) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[23\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (685:685:685))
        (PORT datab (565:565:565) (681:681:681))
        (PORT datac (756:756:756) (875:875:875))
        (PORT datad (513:513:513) (610:610:610))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (610:610:610))
        (PORT datab (674:674:674) (775:775:775))
        (PORT datac (218:218:218) (272:272:272))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (414:414:414))
        (PORT datab (533:533:533) (630:630:630))
        (PORT datac (478:478:478) (545:545:545))
        (PORT datad (490:490:490) (564:564:564))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (488:488:488))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (854:854:854) (1005:1005:1005))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[23\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (832:832:832))
        (PORT datab (416:416:416) (494:494:494))
        (PORT datac (1101:1101:1101) (1275:1275:1275))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[23\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (445:445:445))
        (PORT datab (427:427:427) (523:523:523))
        (PORT datac (180:180:180) (250:250:250))
        (PORT datad (357:357:357) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (666:666:666) (754:754:754))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (375:375:375))
        (PORT datab (141:141:141) (192:192:192))
        (PORT datad (418:418:418) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (537:537:537) (604:604:604))
        (PORT clrn (1159:1159:1159) (1164:1164:1164))
        (PORT sload (1076:1076:1076) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (439:439:439) (532:532:532))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (532:532:532) (608:608:608))
        (PORT clrn (1159:1159:1159) (1164:1164:1164))
        (PORT sload (1076:1076:1076) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (271:271:271))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (419:419:419) (507:507:507))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (928:928:928) (1053:1053:1053))
        (PORT clrn (1159:1159:1159) (1164:1164:1164))
        (PORT sload (1076:1076:1076) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (138:138:138) (191:191:191))
        (PORT datad (419:419:419) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (666:666:666) (761:761:761))
        (PORT clrn (1159:1159:1159) (1164:1164:1164))
        (PORT sload (1076:1076:1076) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (420:420:420) (508:508:508))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (631:631:631) (711:711:711))
        (PORT clrn (1159:1159:1159) (1164:1164:1164))
        (PORT sload (1076:1076:1076) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (486:486:486))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (415:415:415) (502:502:502))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (527:527:527) (602:602:602))
        (PORT clrn (1159:1159:1159) (1164:1164:1164))
        (PORT sload (1076:1076:1076) (1212:1212:1212))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (592:592:592))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (432:432:432) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (801:801:801) (906:906:906))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (430:430:430) (514:514:514))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (623:623:623) (696:696:696))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (604:604:604))
        (PORT datab (623:623:623) (727:727:727))
        (PORT datad (344:344:344) (398:398:398))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datac (664:664:664) (788:788:788))
        (PORT datad (774:774:774) (891:891:891))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_logical\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (357:357:357) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (432:432:432) (515:515:515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (756:756:756) (857:857:857))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (205:205:205))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (430:430:430) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (743:743:743) (835:835:835))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datad (429:429:429) (513:513:513))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (836:836:836) (946:946:946))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (201:201:201))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (431:431:431) (515:515:515))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1173:1173:1173) (1338:1338:1338))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (431:431:431) (515:515:515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (994:994:994) (1104:1104:1104))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (201:201:201))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (432:432:432) (515:515:515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (719:719:719) (804:804:804))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (278:278:278))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (430:430:430) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (486:486:486) (549:549:549))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (975:975:975))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (738:738:738) (828:828:828))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datad (429:429:429) (512:512:512))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (556:556:556))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (297:297:297))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (429:429:429) (512:512:512))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (599:599:599) (659:659:659))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (206:206:206))
        (PORT datab (214:214:214) (276:276:276))
        (PORT datad (433:433:433) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (496:496:496) (550:550:550))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (605:605:605))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (429:429:429) (512:512:512))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (797:797:797) (902:902:902))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (1254:1254:1254) (1422:1422:1422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (643:643:643))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (556:556:556) (665:665:665))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (555:555:555) (644:644:644))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (395:395:395))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (559:559:559) (668:668:668))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (656:656:656) (741:741:741))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (561:561:561) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1137:1137:1137) (1293:1293:1293))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (397:397:397))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (557:557:557) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (602:602:602))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (562:562:562) (672:672:672))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (660:660:660) (746:746:746))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (422:422:422))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (556:556:556) (666:666:666))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (612:612:612))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (575:575:575) (693:693:693))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (836:836:836) (948:948:948))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (278:278:278))
        (PORT datab (156:156:156) (205:205:205))
        (PORT datad (560:560:560) (669:669:669))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (782:782:782) (887:887:887))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (215:215:215) (273:273:273))
        (PORT datad (560:560:560) (670:670:670))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (559:559:559) (646:646:646))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (556:556:556) (665:665:665))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (696:696:696) (793:793:793))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (220:220:220) (277:277:277))
        (PORT datad (559:559:559) (669:669:669))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (696:696:696) (786:786:786))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sload (969:969:969) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (685:685:685))
        (PORT datab (531:531:531) (630:630:630))
        (PORT datac (383:383:383) (475:475:475))
        (PORT datad (528:528:528) (625:625:625))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (538:538:538) (624:624:624))
        (PORT datac (904:904:904) (1028:1028:1028))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (414:414:414))
        (PORT datab (506:506:506) (594:594:594))
        (PORT datac (485:485:485) (557:557:557))
        (PORT datad (491:491:491) (564:564:564))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (397:397:397) (489:489:489))
        (PORT datad (855:855:855) (1007:1007:1007))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (270:270:270))
        (PORT datab (412:412:412) (490:490:490))
        (PORT datac (1107:1107:1107) (1281:1281:1281))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[21\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (274:274:274))
        (PORT datab (800:800:800) (928:928:928))
        (PORT datad (357:357:357) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1294:1294:1294) (1491:1491:1491))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[21\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (466:466:466))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (615:615:615) (718:718:718))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (1019:1019:1019))
        (PORT datab (1083:1083:1083) (1273:1273:1273))
        (PORT datac (364:364:364) (430:430:430))
        (PORT datad (798:798:798) (924:924:924))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (633:633:633) (708:708:708))
        (PORT clrn (1337:1337:1337) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (573:573:573))
        (PORT datab (385:385:385) (469:469:469))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (465:465:465) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~225\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1119:1119:1119))
        (PORT datab (977:977:977) (1144:1144:1144))
        (PORT datac (936:936:936) (1054:1054:1054))
        (PORT datad (963:963:963) (1128:1128:1128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2416:2416:2416))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (4032:4032:4032) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (4663:4663:4663))
        (PORT d[1] (3670:3670:3670) (4158:4158:4158))
        (PORT d[2] (1547:1547:1547) (1824:1824:1824))
        (PORT d[3] (1330:1330:1330) (1549:1549:1549))
        (PORT d[4] (4294:4294:4294) (4912:4912:4912))
        (PORT d[5] (3442:3442:3442) (3963:3963:3963))
        (PORT d[6] (4231:4231:4231) (4784:4784:4784))
        (PORT d[7] (1631:1631:1631) (1914:1914:1914))
        (PORT d[8] (4557:4557:4557) (5259:5259:5259))
        (PORT d[9] (3987:3987:3987) (4589:4589:4589))
        (PORT d[10] (4487:4487:4487) (5201:5201:5201))
        (PORT d[11] (3484:3484:3484) (4030:4030:4030))
        (PORT d[12] (4854:4854:4854) (5564:5564:5564))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (4029:4029:4029) (3570:3570:3570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3833:3833:3833))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (4029:4029:4029) (3570:3570:3570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2272:2272:2272))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (4032:4032:4032) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT d[0] (4032:4032:4032) (3571:3571:3571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1778:1778:1778))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (2308:2308:2308) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2398:2398:2398))
        (PORT d[1] (1803:1803:1803) (2093:2093:2093))
        (PORT d[2] (780:780:780) (897:897:897))
        (PORT d[3] (1379:1379:1379) (1618:1618:1618))
        (PORT d[4] (2243:2243:2243) (2535:2535:2535))
        (PORT d[5] (1172:1172:1172) (1331:1331:1331))
        (PORT d[6] (2150:2150:2150) (2442:2442:2442))
        (PORT d[7] (1568:1568:1568) (1837:1837:1837))
        (PORT d[8] (2379:2379:2379) (2727:2727:2727))
        (PORT d[9] (2038:2038:2038) (2310:2310:2310))
        (PORT d[10] (3223:3223:3223) (3661:3661:3661))
        (PORT d[11] (3541:3541:3541) (4085:4085:4085))
        (PORT d[12] (1097:1097:1097) (1248:1248:1248))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2305:2305:2305) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1692:1692:1692))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (2305:2305:2305) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1366:1366:1366))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (2308:2308:2308) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2308:2308:2308) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1785:1785:1785))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2335:2335:2335) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (4356:4356:4356))
        (PORT d[1] (1898:1898:1898) (2197:2197:2197))
        (PORT d[2] (2786:2786:2786) (3242:3242:3242))
        (PORT d[3] (1341:1341:1341) (1564:1564:1564))
        (PORT d[4] (2246:2246:2246) (2541:2541:2541))
        (PORT d[5] (1048:1048:1048) (1194:1194:1194))
        (PORT d[6] (2148:2148:2148) (2436:2436:2436))
        (PORT d[7] (1584:1584:1584) (1854:1854:1854))
        (PORT d[8] (2370:2370:2370) (2720:2720:2720))
        (PORT d[9] (1833:1833:1833) (2072:2072:2072))
        (PORT d[10] (3246:3246:3246) (3693:3693:3693))
        (PORT d[11] (3514:3514:3514) (4048:4048:4048))
        (PORT d[12] (2474:2474:2474) (2805:2805:2805))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2332:2332:2332) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (3216:3216:3216))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2332:2332:2332) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1350:1350:1350))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2335:2335:2335) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (2335:2335:2335) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1993:1993:1993))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (4830:4830:4830) (4264:4264:4264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3884:3884:3884))
        (PORT d[1] (2618:2618:2618) (2981:2981:2981))
        (PORT d[2] (2112:2112:2112) (2495:2495:2495))
        (PORT d[3] (1233:1233:1233) (1441:1441:1441))
        (PORT d[4] (3100:3100:3100) (3517:3517:3517))
        (PORT d[5] (2852:2852:2852) (3265:3265:3265))
        (PORT d[6] (3419:3419:3419) (3921:3921:3921))
        (PORT d[7] (1982:1982:1982) (2320:2320:2320))
        (PORT d[8] (2819:2819:2819) (3246:3246:3246))
        (PORT d[9] (3589:3589:3589) (4116:4116:4116))
        (PORT d[10] (3762:3762:3762) (4287:4287:4287))
        (PORT d[11] (3182:3182:3182) (3655:3655:3655))
        (PORT d[12] (3532:3532:3532) (4016:4016:4016))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (4827:4827:4827) (4263:4263:4263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1671:1671:1671))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (4827:4827:4827) (4263:4263:4263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2159:2159:2159))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (4830:4830:4830) (4264:4264:4264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (4830:4830:4830) (4264:4264:4264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~222\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1110:1110:1110))
        (PORT datab (916:916:916) (1041:1041:1041))
        (PORT datac (1555:1555:1555) (1821:1821:1821))
        (PORT datad (968:968:968) (1126:1126:1126))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~223\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (2134:2134:2134))
        (PORT datab (979:979:979) (1146:1146:1146))
        (PORT datac (746:746:746) (848:848:848))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (656:656:656) (749:749:749))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (1893:1893:1893) (1726:1726:1726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1954:1954:1954))
        (PORT d[1] (386:386:386) (444:444:444))
        (PORT d[2] (365:365:365) (419:419:419))
        (PORT d[3] (405:405:405) (456:456:456))
        (PORT d[4] (385:385:385) (444:444:444))
        (PORT d[5] (553:553:553) (634:634:634))
        (PORT d[6] (631:631:631) (719:719:719))
        (PORT d[7] (1765:1765:1765) (2057:2057:2057))
        (PORT d[8] (814:814:814) (931:931:931))
        (PORT d[9] (813:813:813) (921:921:921))
        (PORT d[10] (828:828:828) (942:942:942))
        (PORT d[11] (3873:3873:3873) (4458:4458:4458))
        (PORT d[12] (537:537:537) (615:615:615))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (1890:1890:1890) (1725:1725:1725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1343:1343:1343))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (1890:1890:1890) (1725:1725:1725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (352:352:352) (395:395:395))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (1893:1893:1893) (1726:1726:1726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (1893:1893:1893) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2028:2028:2028))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (4650:4650:4650) (4103:4103:4103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3911:3911:3911))
        (PORT d[1] (2628:2628:2628) (2992:2992:2992))
        (PORT d[2] (2275:2275:2275) (2678:2678:2678))
        (PORT d[3] (1223:1223:1223) (1419:1419:1419))
        (PORT d[4] (3280:3280:3280) (3717:3717:3717))
        (PORT d[5] (3039:3039:3039) (3476:3476:3476))
        (PORT d[6] (3596:3596:3596) (4124:4124:4124))
        (PORT d[7] (1988:1988:1988) (2329:2329:2329))
        (PORT d[8] (3003:3003:3003) (3464:3464:3464))
        (PORT d[9] (3605:3605:3605) (4127:4127:4127))
        (PORT d[10] (3931:3931:3931) (4475:4475:4475))
        (PORT d[11] (3362:3362:3362) (3862:3862:3862))
        (PORT d[12] (3538:3538:3538) (4026:4026:4026))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (4647:4647:4647) (4102:4102:4102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3801:3801:3801))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (4647:4647:4647) (4102:4102:4102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (2194:2194:2194))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (4650:4650:4650) (4103:4103:4103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (4650:4650:4650) (4103:4103:4103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2246:2246:2246))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (4036:4036:4036) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (4570:4570:4570))
        (PORT d[1] (3143:3143:3143) (3567:3567:3567))
        (PORT d[2] (1817:1817:1817) (2123:2123:2123))
        (PORT d[3] (1342:1342:1342) (1563:1563:1563))
        (PORT d[4] (4303:4303:4303) (4923:4923:4923))
        (PORT d[5] (3462:3462:3462) (3990:3990:3990))
        (PORT d[6] (4236:4236:4236) (4786:4786:4786))
        (PORT d[7] (1617:1617:1617) (1898:1898:1898))
        (PORT d[8] (4545:4545:4545) (5240:5240:5240))
        (PORT d[9] (3977:3977:3977) (4551:4551:4551))
        (PORT d[10] (4494:4494:4494) (5208:5208:5208))
        (PORT d[11] (3634:3634:3634) (4199:4199:4199))
        (PORT d[12] (4056:4056:4056) (4608:4608:4608))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4033:4033:4033) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1830:1830:1830))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4033:4033:4033) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (2167:2167:2167))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (4036:4036:4036) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (4036:4036:4036) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (661:661:661) (757:757:757))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (1879:1879:1879) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1987:1987:1987))
        (PORT d[1] (510:510:510) (583:583:583))
        (PORT d[2] (1007:1007:1007) (1183:1183:1183))
        (PORT d[3] (659:659:659) (749:749:749))
        (PORT d[4] (504:504:504) (575:575:575))
        (PORT d[5] (854:854:854) (972:972:972))
        (PORT d[6] (803:803:803) (915:915:915))
        (PORT d[7] (1772:1772:1772) (2064:2064:2064))
        (PORT d[8] (667:667:667) (768:768:768))
        (PORT d[9] (974:974:974) (1101:1101:1101))
        (PORT d[10] (819:819:819) (929:929:929))
        (PORT d[11] (4043:4043:4043) (4651:4651:4651))
        (PORT d[12] (523:523:523) (598:598:598))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (1876:1876:1876) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2710:2710:2710))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (1876:1876:1876) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (526:526:526) (595:595:595))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (1879:1879:1879) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (1879:1879:1879) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~220\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1119:1119:1119))
        (PORT datab (1550:1550:1550) (1759:1759:1759))
        (PORT datac (526:526:526) (597:597:597))
        (PORT datad (962:962:962) (1119:1119:1119))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~221\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (969:969:969))
        (PORT datab (982:982:982) (1151:1151:1151))
        (PORT datac (1311:1311:1311) (1523:1523:1523))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~224\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1153:1153:1153))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (973:973:973) (1153:1153:1153))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1757:1757:1757))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2337:2337:2337) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (4347:4347:4347))
        (PORT d[1] (1620:1620:1620) (1888:1888:1888))
        (PORT d[2] (2789:2789:2789) (3246:3246:3246))
        (PORT d[3] (1347:1347:1347) (1563:1563:1563))
        (PORT d[4] (2273:2273:2273) (2581:2581:2581))
        (PORT d[5] (1075:1075:1075) (1233:1233:1233))
        (PORT d[6] (2164:2164:2164) (2461:2461:2461))
        (PORT d[7] (2486:2486:2486) (2874:2874:2874))
        (PORT d[8] (2235:2235:2235) (2568:2568:2568))
        (PORT d[9] (1850:1850:1850) (2091:2091:2091))
        (PORT d[10] (3189:3189:3189) (3612:3612:3612))
        (PORT d[11] (3514:3514:3514) (4048:4048:4048))
        (PORT d[12] (2455:2455:2455) (2779:2779:2779))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2334:2334:2334) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2108:2108:2108))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2334:2334:2334) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1182:1182:1182))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2337:2337:2337) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (2337:2337:2337) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1718:1718:1718))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (2350:2350:2350) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (796:796:796) (916:916:916))
        (PORT d[1] (2165:2165:2165) (2526:2526:2526))
        (PORT d[2] (1494:1494:1494) (1757:1757:1757))
        (PORT d[3] (1439:1439:1439) (1687:1687:1687))
        (PORT d[4] (1921:1921:1921) (2180:2180:2180))
        (PORT d[5] (1128:1128:1128) (1278:1278:1278))
        (PORT d[6] (1170:1170:1170) (1342:1342:1342))
        (PORT d[7] (780:780:780) (900:900:900))
        (PORT d[8] (1697:1697:1697) (1952:1952:1952))
        (PORT d[9] (788:788:788) (902:902:902))
        (PORT d[10] (635:635:635) (735:735:735))
        (PORT d[11] (1532:1532:1532) (1762:1762:1762))
        (PORT d[12] (1611:1611:1611) (1848:1848:1848))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2347:2347:2347) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1367:1367:1367))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2347:2347:2347) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2386:2386:2386))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (2350:2350:2350) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (2350:2350:2350) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~226\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1116:1116:1116))
        (PORT datab (979:979:979) (1148:1148:1148))
        (PORT datac (895:895:895) (1016:1016:1016))
        (PORT datad (634:634:634) (716:716:716))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1525:1525:1525))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (2574:2574:2574) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (1105:1105:1105))
        (PORT d[1] (1765:1765:1765) (2024:2024:2024))
        (PORT d[2] (1673:1673:1673) (1956:1956:1956))
        (PORT d[3] (912:912:912) (1072:1072:1072))
        (PORT d[4] (1775:1775:1775) (2034:2034:2034))
        (PORT d[5] (3023:3023:3023) (3499:3499:3499))
        (PORT d[6] (1005:1005:1005) (1162:1162:1162))
        (PORT d[7] (1710:1710:1710) (1981:1981:1981))
        (PORT d[8] (1514:1514:1514) (1737:1737:1737))
        (PORT d[9] (793:793:793) (900:900:900))
        (PORT d[10] (815:815:815) (939:939:939))
        (PORT d[11] (3345:3345:3345) (3839:3839:3839))
        (PORT d[12] (1249:1249:1249) (1431:1431:1431))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (2571:2571:2571) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3065:3065:3065))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (2571:2571:2571) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1705:1705:1705))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (2574:2574:2574) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (2574:2574:2574) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2275:2275:2275))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4239:4239:4239) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (4356:4356:4356))
        (PORT d[1] (2976:2976:2976) (3383:3383:3383))
        (PORT d[2] (1839:1839:1839) (2140:2140:2140))
        (PORT d[3] (1390:1390:1390) (1623:1623:1623))
        (PORT d[4] (3627:3627:3627) (4109:4109:4109))
        (PORT d[5] (3397:3397:3397) (3884:3884:3884))
        (PORT d[6] (3950:3950:3950) (4525:4525:4525))
        (PORT d[7] (1798:1798:1798) (2101:2101:2101))
        (PORT d[8] (4732:4732:4732) (5456:5456:5456))
        (PORT d[9] (3958:3958:3958) (4531:4531:4531))
        (PORT d[10] (4308:4308:4308) (4906:4906:4906))
        (PORT d[11] (3709:3709:3709) (4253:4253:4253))
        (PORT d[12] (3882:3882:3882) (4416:4416:4416))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (4236:4236:4236) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3405:3405:3405))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (4236:4236:4236) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1973:1973:1973))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4239:4239:4239) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (4239:4239:4239) (3749:3749:3749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~227\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (687:687:687))
        (PORT datab (1183:1183:1183) (1375:1375:1375))
        (PORT datad (967:967:967) (1125:1125:1125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~228\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1111:1111:1111))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (955:955:955) (1118:1118:1118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~229\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (975:975:975) (1155:1155:1155))
        (PORT datad (159:159:159) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (643:643:643))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (545:545:545) (612:612:612))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (529:529:529))
        (PORT datab (353:353:353) (424:424:424))
        (PORT datad (189:189:189) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (915:915:915) (1026:1026:1026))
        (PORT clrn (1154:1154:1154) (1160:1160:1160))
        (PORT sload (756:756:756) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (393:393:393))
        (PORT datab (533:533:533) (613:613:613))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (525:525:525) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (609:609:609))
        (PORT datab (614:614:614) (738:738:738))
        (PORT datac (341:341:341) (403:403:403))
        (PORT datad (573:573:573) (686:686:686))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (571:571:571))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (610:610:610))
        (PORT datab (326:326:326) (385:385:385))
        (PORT datac (487:487:487) (564:564:564))
        (PORT datad (492:492:492) (573:573:573))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1336:1336:1336))
        (PORT datab (627:627:627) (717:717:717))
        (PORT datac (683:683:683) (795:795:795))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (706:706:706))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (PORT sload (792:792:792) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1130:1130:1130) (1311:1311:1311))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[26\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (605:605:605))
        (PORT datac (460:460:460) (542:542:542))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (738:738:738))
        (PORT datab (693:693:693) (814:814:814))
        (PORT datac (363:363:363) (428:428:428))
        (PORT datad (804:804:804) (919:919:919))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1037:1037:1037))
        (PORT datab (373:373:373) (437:437:437))
        (PORT datad (482:482:482) (554:554:554))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (284:284:284))
        (PORT datab (682:682:682) (780:780:780))
        (PORT datac (346:346:346) (419:419:419))
        (PORT datad (549:549:549) (655:655:655))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (501:501:501) (566:566:566))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (1032:1032:1032) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (487:487:487))
        (PORT datab (530:530:530) (631:631:631))
        (PORT datac (568:568:568) (689:689:689))
        (PORT datad (566:566:566) (681:681:681))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1221:1221:1221))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (832:832:832) (968:968:968))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (669:669:669))
        (PORT datab (852:852:852) (997:997:997))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (480:480:480) (557:557:557))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (606:606:606))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (453:453:453) (535:535:535))
        (PORT sload (965:965:965) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[20\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (477:477:477))
        (PORT datab (663:663:663) (781:781:781))
        (PORT datac (224:224:224) (272:272:272))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[20\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (435:435:435))
        (PORT datac (490:490:490) (557:557:557))
        (PORT datad (1165:1165:1165) (1329:1329:1329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1291:1291:1291))
        (PORT datad (448:448:448) (525:525:525))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[20\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (606:606:606))
        (PORT datac (122:122:122) (167:167:167))
        (PORT datad (445:445:445) (521:521:521))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (660:660:660))
        (PORT datab (515:515:515) (612:612:612))
        (PORT datac (357:357:357) (420:420:420))
        (PORT datad (314:314:314) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (709:709:709))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (501:501:501))
        (PORT datab (577:577:577) (683:683:683))
        (PORT datac (519:519:519) (614:614:614))
        (PORT datad (398:398:398) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datac (419:419:419) (521:521:521))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (529:529:529))
        (PORT datab (528:528:528) (618:618:618))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (375:375:375) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (378:378:378) (422:422:422))
        (PORT ena (695:695:695) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (590:590:590))
        (PORT datab (505:505:505) (603:603:603))
        (PORT datac (463:463:463) (542:542:542))
        (PORT datad (487:487:487) (576:576:576))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (489:489:489) (574:574:574))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (327:327:327) (386:386:386))
        (PORT datac (504:504:504) (587:587:587))
        (PORT datad (383:383:383) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT ena (695:695:695) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (390:390:390))
        (PORT datab (520:520:520) (619:619:619))
        (PORT datac (380:380:380) (460:460:460))
        (PORT datad (796:796:796) (923:923:923))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (715:715:715) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datac (644:644:644) (746:746:746))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (286:286:286))
        (PORT datab (396:396:396) (473:473:473))
        (PORT datac (510:510:510) (594:594:594))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT ena (695:695:695) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (622:622:622) (701:701:701))
        (PORT sload (1165:1165:1165) (1303:1303:1303))
        (PORT ena (772:772:772) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1143:1143:1143))
        (PORT datac (123:123:123) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[18\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (588:588:588))
        (PORT datab (506:506:506) (602:602:602))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (955:955:955))
        (PORT datab (1082:1082:1082) (1272:1272:1272))
        (PORT datac (814:814:814) (988:988:988))
        (PORT datad (344:344:344) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (656:656:656) (742:742:742))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (563:563:563))
        (PORT datab (325:325:325) (385:385:385))
        (PORT datac (306:306:306) (353:353:353))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (930:930:930))
        (PORT datab (791:791:791) (924:924:924))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (473:473:473) (553:553:553))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (635:635:635))
        (PORT datab (218:218:218) (264:264:264))
        (PORT datad (362:362:362) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (487:487:487) (542:542:542))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (1032:1032:1032) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (471:471:471))
        (PORT datab (542:542:542) (648:648:648))
        (PORT datac (564:564:564) (684:684:684))
        (PORT datad (556:556:556) (671:671:671))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1220:1220:1220))
        (PORT datab (848:848:848) (993:993:993))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (846:846:846) (990:990:990))
        (PORT datac (350:350:350) (415:415:415))
        (PORT datad (348:348:348) (409:409:409))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (529:529:529))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (523:523:523) (588:588:588))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (453:453:453) (535:535:535))
        (PORT sload (965:965:965) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[19\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1133:1133:1133))
        (PORT datab (540:540:540) (642:642:642))
        (PORT datac (223:223:223) (271:271:271))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (761:761:761))
        (PORT datac (523:523:523) (598:598:598))
        (PORT datad (462:462:462) (524:524:524))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1030:1030:1030))
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~255\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2434:2434:2434))
        (PORT datab (1763:1763:1763) (2023:2023:2023))
        (PORT datac (1352:1352:1352) (1600:1600:1600))
        (PORT datad (983:983:983) (1106:1106:1106))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2580:2580:2580))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (2014:2014:2014) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (2030:2030:2030))
        (PORT d[1] (1227:1227:1227) (1426:1426:1426))
        (PORT d[2] (1836:1836:1836) (2150:2150:2150))
        (PORT d[3] (911:911:911) (1077:1077:1077))
        (PORT d[4] (3462:3462:3462) (3959:3959:3959))
        (PORT d[5] (1252:1252:1252) (1442:1442:1442))
        (PORT d[6] (3904:3904:3904) (4487:4487:4487))
        (PORT d[7] (959:959:959) (1125:1125:1125))
        (PORT d[8] (3587:3587:3587) (4093:4093:4093))
        (PORT d[9] (2752:2752:2752) (3148:3148:3148))
        (PORT d[10] (3602:3602:3602) (4093:4093:4093))
        (PORT d[11] (2166:2166:2166) (2487:2487:2487))
        (PORT d[12] (3694:3694:3694) (4219:4219:4219))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT ena (2011:2011:2011) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3706:3706:3706))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT ena (2011:2011:2011) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (2163:2163:2163))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (2014:2014:2014) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (2014:2014:2014) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2593:2593:2593))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (2862:2862:2862) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2890:2890:2890))
        (PORT d[1] (2731:2731:2731) (3155:3155:3155))
        (PORT d[2] (2285:2285:2285) (2682:2682:2682))
        (PORT d[3] (2048:2048:2048) (2405:2405:2405))
        (PORT d[4] (2904:2904:2904) (3336:3336:3336))
        (PORT d[5] (2215:2215:2215) (2565:2565:2565))
        (PORT d[6] (3107:3107:3107) (3591:3591:3591))
        (PORT d[7] (2288:2288:2288) (2653:2653:2653))
        (PORT d[8] (3582:3582:3582) (4055:4055:4055))
        (PORT d[9] (2824:2824:2824) (3248:3248:3248))
        (PORT d[10] (3528:3528:3528) (4004:4004:4004))
        (PORT d[11] (2988:2988:2988) (3442:3442:3442))
        (PORT d[12] (3020:3020:3020) (3465:3465:3465))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2859:2859:2859) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (3009:3009:3009))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2859:2859:2859) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2601:2601:2601))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (2862:2862:2862) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2862:2862:2862) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~257\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1627:1627:1627))
        (PORT datac (705:705:705) (810:810:810))
        (PORT datad (1187:1187:1187) (1339:1339:1339))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2804:2804:2804))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (2625:2625:2625) (2358:2358:2358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (3087:3087:3087))
        (PORT d[1] (2933:2933:2933) (3389:3389:3389))
        (PORT d[2] (2621:2621:2621) (3064:3064:3064))
        (PORT d[3] (2215:2215:2215) (2590:2590:2590))
        (PORT d[4] (3262:3262:3262) (3747:3747:3747))
        (PORT d[5] (2569:2569:2569) (2972:2972:2972))
        (PORT d[6] (3272:3272:3272) (3775:3775:3775))
        (PORT d[7] (2452:2452:2452) (2844:2844:2844))
        (PORT d[8] (3798:3798:3798) (4308:4308:4308))
        (PORT d[9] (3174:3174:3174) (3645:3645:3645))
        (PORT d[10] (3703:3703:3703) (4199:4199:4199))
        (PORT d[11] (3167:3167:3167) (3640:3640:3640))
        (PORT d[12] (3187:3187:3187) (3655:3655:3655))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (2622:2622:2622) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2976:2976:2976))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (2622:2622:2622) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (3001:3001:3001))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (2625:2625:2625) (2358:2358:2358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (2625:2625:2625) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2211:2211:2211))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (3300:3300:3300) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2821:2821:2821))
        (PORT d[1] (2545:2545:2545) (2945:2945:2945))
        (PORT d[2] (2095:2095:2095) (2467:2467:2467))
        (PORT d[3] (1851:1851:1851) (2176:2176:2176))
        (PORT d[4] (2685:2685:2685) (3082:3082:3082))
        (PORT d[5] (2178:2178:2178) (2522:2522:2522))
        (PORT d[6] (3084:3084:3084) (3557:3557:3557))
        (PORT d[7] (2118:2118:2118) (2460:2460:2460))
        (PORT d[8] (3276:3276:3276) (3714:3714:3714))
        (PORT d[9] (3088:3088:3088) (3547:3547:3547))
        (PORT d[10] (3327:3327:3327) (3770:3770:3770))
        (PORT d[11] (2633:2633:2633) (3033:3033:3033))
        (PORT d[12] (2805:2805:2805) (3214:3214:3214))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (3297:3297:3297) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2675:2675:2675))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (3297:3297:3297) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2261:2261:2261))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (3300:3300:3300) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (3300:3300:3300) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~256\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1628:1628:1628))
        (PORT datab (746:746:746) (864:864:864))
        (PORT datac (930:930:930) (1082:1082:1082))
        (PORT datad (1751:1751:1751) (2003:2003:2003))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~258\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2436:2436:2436))
        (PORT datab (1765:1765:1765) (2025:2025:2025))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~259\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1075:1075:1075) (1284:1284:1284))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (792:792:792))
        (PORT datab (508:508:508) (603:603:603))
        (PORT datac (1294:1294:1294) (1474:1474:1474))
        (PORT datad (1051:1051:1051) (1204:1204:1204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (457:457:457))
        (PORT datab (216:216:216) (262:262:262))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (487:487:487) (542:542:542))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (1032:1032:1032) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (402:402:402))
        (PORT datab (665:665:665) (783:783:783))
        (PORT datac (223:223:223) (271:271:271))
        (PORT datad (366:366:366) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (717:717:717) (797:797:797))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (PORT sload (1065:1065:1065) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1128:1128:1128) (1303:1303:1303))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (459:459:459))
        (PORT datab (596:596:596) (702:702:702))
        (PORT datac (1272:1272:1272) (1439:1439:1439))
        (PORT datad (353:353:353) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (960:960:960) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[25\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (330:330:330))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (123:123:123) (167:167:167))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (587:587:587))
        (PORT datab (380:380:380) (472:472:472))
        (PORT datac (592:592:592) (673:673:673))
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (780:780:780) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1130:1130:1130) (1311:1311:1311))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (407:407:407) (500:500:500))
        (PORT datad (357:357:357) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (597:597:597))
        (PORT datab (461:461:461) (532:532:532))
        (PORT datac (807:807:807) (940:940:940))
        (PORT datad (353:353:353) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (788:788:788) (888:888:888))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (443:443:443))
        (PORT datab (984:984:984) (1147:1147:1147))
        (PORT datad (467:467:467) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (288:288:288))
        (PORT datab (566:566:566) (679:679:679))
        (PORT datac (318:318:318) (374:374:374))
        (PORT datad (363:363:363) (431:431:431))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (1151:1151:1151) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (1032:1032:1032) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[17\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datab (666:666:666) (785:785:785))
        (PORT datac (222:222:222) (270:270:270))
        (PORT datad (372:372:372) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (577:577:577))
        (PORT datab (563:563:563) (676:676:676))
        (PORT datad (514:514:514) (591:591:591))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (664:664:664) (734:734:734))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (1038:1038:1038) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (966:966:966))
        (PORT datab (350:350:350) (413:413:413))
        (PORT datad (443:443:443) (511:511:511))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (344:344:344) (372:372:372))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (952:952:952) (901:901:901))
        (PORT sload (899:899:899) (837:837:837))
        (PORT ena (1648:1648:1648) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (581:581:581))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (136:136:136) (182:182:182))
        (PORT datad (584:584:584) (684:684:684))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (693:693:693))
        (PORT datac (797:797:797) (942:942:942))
        (PORT datad (948:948:948) (1108:1108:1108))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (385:385:385))
        (PORT datab (514:514:514) (598:598:598))
        (PORT datac (490:490:490) (572:572:572))
        (PORT datad (805:805:805) (945:945:945))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (722:722:722) (830:830:830))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (611:611:611) (712:712:712))
        (PORT sload (935:935:935) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (692:692:692))
        (PORT datab (205:205:205) (263:263:263))
        (PORT datac (800:800:800) (929:929:929))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (3044:3044:3044))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT ena (2647:2647:2647) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (2172:2172:2172))
        (PORT d[1] (2837:2837:2837) (3271:3271:3271))
        (PORT d[2] (1701:1701:1701) (2007:2007:2007))
        (PORT d[3] (1850:1850:1850) (2169:2169:2169))
        (PORT d[4] (2937:2937:2937) (3380:3380:3380))
        (PORT d[5] (2462:2462:2462) (2870:2870:2870))
        (PORT d[6] (3052:3052:3052) (3530:3530:3530))
        (PORT d[7] (2499:2499:2499) (2877:2877:2877))
        (PORT d[8] (3064:3064:3064) (3499:3499:3499))
        (PORT d[9] (2246:2246:2246) (2590:2590:2590))
        (PORT d[10] (2929:2929:2929) (3338:3338:3338))
        (PORT d[11] (2037:2037:2037) (2358:2358:2358))
        (PORT d[12] (2992:2992:2992) (3424:3424:3424))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (PORT ena (2644:2644:2644) (2365:2365:2365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2981:2981:2981))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (PORT ena (2644:2644:2644) (2365:2365:2365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1912:1912:1912))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT ena (2647:2647:2647) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT d[0] (2647:2647:2647) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (816:816:816) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3166:3166:3166))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (2571:2571:2571) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2142:2142:2142))
        (PORT d[1] (2994:2994:2994) (3456:3456:3456))
        (PORT d[2] (1685:1685:1685) (1985:1985:1985))
        (PORT d[3] (2030:2030:2030) (2380:2380:2380))
        (PORT d[4] (2951:2951:2951) (3387:3387:3387))
        (PORT d[5] (2624:2624:2624) (3051:3051:3051))
        (PORT d[6] (3207:3207:3207) (3699:3699:3699))
        (PORT d[7] (2521:2521:2521) (2907:2907:2907))
        (PORT d[8] (3046:3046:3046) (3475:3475:3475))
        (PORT d[9] (2255:2255:2255) (2596:2596:2596))
        (PORT d[10] (3093:3093:3093) (3517:3517:3517))
        (PORT d[11] (2228:2228:2228) (2580:2580:2580))
        (PORT d[12] (3163:3163:3163) (3619:3619:3619))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (2568:2568:2568) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3395:3395:3395))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (2568:2568:2568) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1919:1919:1919))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (2571:2571:2571) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (2571:2571:2571) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2753:2753:2753))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (2662:2662:2662) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (3096:3096:3096))
        (PORT d[1] (2906:2906:2906) (3354:3354:3354))
        (PORT d[2] (2463:2463:2463) (2885:2885:2885))
        (PORT d[3] (2229:2229:2229) (2613:2613:2613))
        (PORT d[4] (3086:3086:3086) (3545:3545:3545))
        (PORT d[5] (2559:2559:2559) (2959:2959:2959))
        (PORT d[6] (3265:3265:3265) (3768:3768:3768))
        (PORT d[7] (2460:2460:2460) (2852:2852:2852))
        (PORT d[8] (3636:3636:3636) (4129:4129:4129))
        (PORT d[9] (2981:2981:2981) (3425:3425:3425))
        (PORT d[10] (3715:3715:3715) (4218:4218:4218))
        (PORT d[11] (3163:3163:3163) (3640:3640:3640))
        (PORT d[12] (3190:3190:3190) (3659:3659:3659))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (2659:2659:2659) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (3077:3077:3077))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (2659:2659:2659) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2792:2792:2792))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (2662:2662:2662) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (2662:2662:2662) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2768:2768:2768))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (2857:2857:2857) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (3256:3256:3256))
        (PORT d[1] (2904:2904:2904) (3354:3354:3354))
        (PORT d[2] (2462:2462:2462) (2884:2884:2884))
        (PORT d[3] (2237:2237:2237) (2621:2621:2621))
        (PORT d[4] (3064:3064:3064) (3515:3515:3515))
        (PORT d[5] (2377:2377:2377) (2751:2751:2751))
        (PORT d[6] (3265:3265:3265) (3767:3767:3767))
        (PORT d[7] (2482:2482:2482) (2884:2884:2884))
        (PORT d[8] (3624:3624:3624) (4113:4113:4113))
        (PORT d[9] (3005:3005:3005) (3454:3454:3454))
        (PORT d[10] (3705:3705:3705) (4203:4203:4203))
        (PORT d[11] (3150:3150:3150) (3621:3621:3621))
        (PORT d[12] (3199:3199:3199) (3672:3672:3672))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (2854:2854:2854) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3443:3443:3443))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (2854:2854:2854) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2241:2241:2241))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (2857:2857:2857) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT d[0] (2857:2857:2857) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1630:1630:1630))
        (PORT datab (864:864:864) (990:990:990))
        (PORT datac (1606:1606:1606) (1840:1840:1840))
        (PORT datad (720:720:720) (828:828:828))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (616:616:616))
        (PORT datab (682:682:682) (775:775:775))
        (PORT datac (1562:1562:1562) (1835:1835:1835))
        (PORT datad (628:628:628) (716:716:716))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2740:2740:2740))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (4275:4275:4275) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (4024:4024:4024))
        (PORT d[1] (1777:1777:1777) (2069:2069:2069))
        (PORT d[2] (2340:2340:2340) (2745:2745:2745))
        (PORT d[3] (2851:2851:2851) (3325:3325:3325))
        (PORT d[4] (3611:3611:3611) (4146:4146:4146))
        (PORT d[5] (2688:2688:2688) (3098:3098:3098))
        (PORT d[6] (3475:3475:3475) (3993:3993:3993))
        (PORT d[7] (2509:2509:2509) (2909:2909:2909))
        (PORT d[8] (3243:3243:3243) (3728:3728:3728))
        (PORT d[9] (3602:3602:3602) (4168:4168:4168))
        (PORT d[10] (2031:2031:2031) (2343:2343:2343))
        (PORT d[11] (3058:3058:3058) (3533:3533:3533))
        (PORT d[12] (3465:3465:3465) (3971:3971:3971))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (4272:4272:4272) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2882:2882:2882))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (4272:4272:4272) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2218:2218:2218))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (4275:4275:4275) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (4275:4275:4275) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2248:2248:2248))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3724:3724:3724) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2119:2119:2119))
        (PORT d[1] (1893:1893:1893) (2191:2191:2191))
        (PORT d[2] (1636:1636:1636) (1930:1930:1930))
        (PORT d[3] (1118:1118:1118) (1317:1317:1317))
        (PORT d[4] (4329:4329:4329) (4971:4971:4971))
        (PORT d[5] (1251:1251:1251) (1442:1442:1442))
        (PORT d[6] (3643:3643:3643) (4177:4177:4177))
        (PORT d[7] (2849:2849:2849) (3294:3294:3294))
        (PORT d[8] (2991:2991:2991) (3431:3431:3431))
        (PORT d[9] (2956:2956:2956) (3384:3384:3384))
        (PORT d[10] (1135:1135:1135) (1290:1290:1290))
        (PORT d[11] (1132:1132:1132) (1282:1282:1282))
        (PORT d[12] (3402:3402:3402) (3911:3911:3911))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3721:3721:3721) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1232:1232:1232))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3721:3721:3721) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1960:1960:1960))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3724:3724:3724) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (3724:3724:3724) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (949:949:949))
        (PORT datab (1299:1299:1299) (1543:1543:1543))
        (PORT datac (789:789:789) (896:896:896))
        (PORT datad (1181:1181:1181) (1385:1385:1385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2936:2936:2936))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (4477:4477:4477) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (4054:4054:4054))
        (PORT d[1] (1593:1593:1593) (1857:1857:1857))
        (PORT d[2] (2522:2522:2522) (2954:2954:2954))
        (PORT d[3] (2858:2858:2858) (3332:3332:3332))
        (PORT d[4] (3592:3592:3592) (4125:4125:4125))
        (PORT d[5] (2867:2867:2867) (3297:3297:3297))
        (PORT d[6] (3653:3653:3653) (4198:4198:4198))
        (PORT d[7] (2681:2681:2681) (3103:3103:3103))
        (PORT d[8] (3432:3432:3432) (3953:3953:3953))
        (PORT d[9] (3756:3756:3756) (4340:4340:4340))
        (PORT d[10] (2040:2040:2040) (2359:2359:2359))
        (PORT d[11] (1926:1926:1926) (2228:2228:2228))
        (PORT d[12] (3499:3499:3499) (4013:4013:4013))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (4474:4474:4474) (3963:3963:3963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (4083:4083:4083))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (4474:4474:4474) (3963:3963:3963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2214:2214:2214))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (4477:4477:4477) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT d[0] (4477:4477:4477) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2261:2261:2261))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3538:3538:3538) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2290:2290:2290))
        (PORT d[1] (1407:1407:1407) (1641:1641:1641))
        (PORT d[2] (1501:1501:1501) (1769:1769:1769))
        (PORT d[3] (1304:1304:1304) (1532:1532:1532))
        (PORT d[4] (3797:3797:3797) (4360:4360:4360))
        (PORT d[5] (2459:2459:2459) (2839:2839:2839))
        (PORT d[6] (3448:3448:3448) (3958:3958:3958))
        (PORT d[7] (2668:2668:2668) (3096:3096:3096))
        (PORT d[8] (2823:2823:2823) (3238:3238:3238))
        (PORT d[9] (3211:3211:3211) (3685:3685:3685))
        (PORT d[10] (1475:1475:1475) (1678:1678:1678))
        (PORT d[11] (2023:2023:2023) (2332:2332:2332))
        (PORT d[12] (3226:3226:3226) (3706:3706:3706))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (3535:3535:3535) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1730:1730:1730))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (3535:3535:3535) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1950:1950:1950))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3538:3538:3538) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (3538:3538:3538) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1183:1183:1183) (1346:1346:1346))
        (PORT datac (334:334:334) (376:376:376))
        (PORT datad (1178:1178:1178) (1381:1381:1381))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1325:1325:1325))
        (PORT datab (2028:2028:2028) (2376:2376:2376))
        (PORT datac (1629:1629:1629) (1844:1844:1844))
        (PORT datad (485:485:485) (557:557:557))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2461:2461:2461))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (3338:3338:3338) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2786:2786:2786))
        (PORT d[1] (3301:3301:3301) (3831:3831:3831))
        (PORT d[2] (2609:2609:2609) (3053:3053:3053))
        (PORT d[3] (1863:1863:1863) (2169:2169:2169))
        (PORT d[4] (3607:3607:3607) (4144:4144:4144))
        (PORT d[5] (2271:2271:2271) (2621:2621:2621))
        (PORT d[6] (3256:3256:3256) (3735:3735:3735))
        (PORT d[7] (2492:2492:2492) (2894:2894:2894))
        (PORT d[8] (2600:2600:2600) (2979:2979:2979))
        (PORT d[9] (3195:3195:3195) (3674:3674:3674))
        (PORT d[10] (3048:3048:3048) (3519:3519:3519))
        (PORT d[11] (1693:1693:1693) (1954:1954:1954))
        (PORT d[12] (3043:3043:3043) (3497:3497:3497))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (3335:3335:3335) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2978:2978:2978))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (3335:3335:3335) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2587:2587:2587))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (3338:3338:3338) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (3338:3338:3338) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2232:2232:2232))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (3737:3737:3737) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3481:3481:3481))
        (PORT d[1] (3086:3086:3086) (3567:3567:3567))
        (PORT d[2] (1510:1510:1510) (1776:1776:1776))
        (PORT d[3] (1126:1126:1126) (1325:1325:1325))
        (PORT d[4] (3392:3392:3392) (3876:3876:3876))
        (PORT d[5] (3102:3102:3102) (3598:3598:3598))
        (PORT d[6] (1095:1095:1095) (1243:1243:1243))
        (PORT d[7] (2339:2339:2339) (2731:2731:2731))
        (PORT d[8] (1639:1639:1639) (1871:1871:1871))
        (PORT d[9] (2596:2596:2596) (2992:2992:2992))
        (PORT d[10] (3394:3394:3394) (3932:3932:3932))
        (PORT d[11] (2789:2789:2789) (3215:3215:3215))
        (PORT d[12] (2784:2784:2784) (3156:3156:3156))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (3734:3734:3734) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1842:1842:1842))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (3734:3734:3734) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2614:2614:2614))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (3737:3737:3737) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (3737:3737:3737) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (587:587:587))
        (PORT datab (1520:1520:1520) (1765:1765:1765))
        (PORT datad (682:682:682) (770:770:770))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2531:2531:2531))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (3724:3724:3724) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3806:3806:3806))
        (PORT d[1] (2187:2187:2187) (2545:2545:2545))
        (PORT d[2] (2148:2148:2148) (2526:2526:2526))
        (PORT d[3] (2663:2663:2663) (3110:3110:3110))
        (PORT d[4] (3436:3436:3436) (3947:3947:3947))
        (PORT d[5] (2513:2513:2513) (2899:2899:2899))
        (PORT d[6] (3295:3295:3295) (3786:3786:3786))
        (PORT d[7] (2316:2316:2316) (2688:2688:2688))
        (PORT d[8] (3055:3055:3055) (3513:3513:3513))
        (PORT d[9] (3420:3420:3420) (3956:3956:3956))
        (PORT d[10] (1849:1849:1849) (2138:2138:2138))
        (PORT d[11] (2891:2891:2891) (3346:3346:3346))
        (PORT d[12] (3284:3284:3284) (3764:3764:3764))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3721:3721:3721) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2928:2928:2928))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3721:3721:3721) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2394:2394:2394))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (3724:3724:3724) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (3724:3724:3724) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2386:2386:2386))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (3760:3760:3760) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3474:3474:3474))
        (PORT d[1] (3480:3480:3480) (4016:4016:4016))
        (PORT d[2] (1503:1503:1503) (1769:1769:1769))
        (PORT d[3] (1258:1258:1258) (1470:1470:1470))
        (PORT d[4] (3399:3399:3399) (3885:3885:3885))
        (PORT d[5] (3271:3271:3271) (3791:3791:3791))
        (PORT d[6] (2987:2987:2987) (3404:3404:3404))
        (PORT d[7] (2329:2329:2329) (2722:2722:2722))
        (PORT d[8] (1659:1659:1659) (1895:1895:1895))
        (PORT d[9] (2584:2584:2584) (2974:2974:2974))
        (PORT d[10] (3533:3533:3533) (4084:4084:4084))
        (PORT d[11] (2789:2789:2789) (3216:3216:3216))
        (PORT d[12] (2772:2772:2772) (3138:3138:3138))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (3757:3757:3757) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2813:2813:2813))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (3757:3757:3757) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1929:1929:1929))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (3760:3760:3760) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (3760:3760:3760) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1204:1204:1204))
        (PORT datab (1523:1523:1523) (1769:1769:1769))
        (PORT datac (1279:1279:1279) (1511:1511:1511))
        (PORT datad (828:828:828) (933:933:933))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (2031:2031:2031) (2380:2380:2380))
        (PORT datac (1280:1280:1280) (1512:1512:1512))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1148:1148:1148))
        (PORT datab (2033:2033:2033) (2381:2381:2381))
        (PORT datac (1282:1282:1282) (1515:1515:1515))
        (PORT datad (1504:1504:1504) (1742:1742:1742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1326:1326:1326))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (798:798:798) (928:928:928))
        (PORT datac (385:385:385) (463:463:463))
        (PORT datad (1076:1076:1076) (1245:1245:1245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (402:402:402))
        (PORT datab (218:218:218) (264:264:264))
        (PORT datad (362:362:362) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1181:1181:1181) (1316:1316:1316))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (1032:1032:1032) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (631:631:631))
        (PORT datab (499:499:499) (592:592:592))
        (PORT datac (565:565:565) (686:686:686))
        (PORT datad (559:559:559) (674:674:674))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (597:597:597))
        (PORT datac (707:707:707) (844:844:844))
        (PORT datad (956:956:956) (1117:1117:1117))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (329:329:329) (387:387:387))
        (PORT datac (343:343:343) (406:406:406))
        (PORT datad (954:954:954) (1115:1115:1115))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (497:497:497))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (607:607:607))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (557:557:557) (644:644:644))
        (PORT sload (958:958:958) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[16\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (581:581:581))
        (PORT datab (672:672:672) (796:796:796))
        (PORT datac (135:135:135) (178:178:178))
        (PORT datad (307:307:307) (355:355:355))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (587:587:587))
        (PORT datac (641:641:641) (743:743:743))
        (PORT datad (515:515:515) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1091:1091:1091))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2699:2699:2699))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (3802:3802:3802) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (3362:3362:3362))
        (PORT d[1] (2209:2209:2209) (2500:2500:2500))
        (PORT d[2] (2896:2896:2896) (3390:3390:3390))
        (PORT d[3] (1530:1530:1530) (1773:1773:1773))
        (PORT d[4] (2579:2579:2579) (2955:2955:2955))
        (PORT d[5] (2351:2351:2351) (2699:2699:2699))
        (PORT d[6] (2860:2860:2860) (3288:3288:3288))
        (PORT d[7] (1969:1969:1969) (2320:2320:2320))
        (PORT d[8] (2393:2393:2393) (2752:2752:2752))
        (PORT d[9] (2260:2260:2260) (2596:2596:2596))
        (PORT d[10] (3640:3640:3640) (4136:4136:4136))
        (PORT d[11] (2359:2359:2359) (2732:2732:2732))
        (PORT d[12] (2511:2511:2511) (2834:2834:2834))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (3799:3799:3799) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3911:3911:3911))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (3799:3799:3799) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2806:2806:2806))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (3802:3802:3802) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (3802:3802:3802) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2517:2517:2517))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (3825:3825:3825) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2886:2886:2886))
        (PORT d[1] (1779:1779:1779) (2009:2009:2009))
        (PORT d[2] (2876:2876:2876) (3366:3366:3366))
        (PORT d[3] (1717:1717:1717) (1982:1982:1982))
        (PORT d[4] (2380:2380:2380) (2724:2724:2724))
        (PORT d[5] (2175:2175:2175) (2501:2501:2501))
        (PORT d[6] (2881:2881:2881) (3315:3315:3315))
        (PORT d[7] (1924:1924:1924) (2258:2258:2258))
        (PORT d[8] (2424:2424:2424) (2791:2791:2791))
        (PORT d[9] (2278:2278:2278) (2619:2619:2619))
        (PORT d[10] (3644:3644:3644) (4142:4142:4142))
        (PORT d[11] (2197:2197:2197) (2550:2550:2550))
        (PORT d[12] (2361:2361:2361) (2668:2668:2668))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3822:3822:3822) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3519:3519:3519))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3822:3822:3822) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2784:2784:2784))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (3825:3825:3825) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT d[0] (3825:3825:3825) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2312:2312:2312))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (1590:1590:1590) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (3165:3165:3165))
        (PORT d[1] (2058:2058:2058) (2318:2318:2318))
        (PORT d[2] (2710:2710:2710) (3178:3178:3178))
        (PORT d[3] (1348:1348:1348) (1569:1569:1569))
        (PORT d[4] (2380:2380:2380) (2726:2726:2726))
        (PORT d[5] (2165:2165:2165) (2490:2490:2490))
        (PORT d[6] (2681:2681:2681) (3081:3081:3081))
        (PORT d[7] (1784:1784:1784) (2102:2102:2102))
        (PORT d[8] (2434:2434:2434) (2802:2802:2802))
        (PORT d[9] (3042:3042:3042) (3507:3507:3507))
        (PORT d[10] (3463:3463:3463) (3933:3933:3933))
        (PORT d[11] (2177:2177:2177) (2525:2525:2525))
        (PORT d[12] (2347:2347:2347) (2649:2649:2649))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (1587:1587:1587) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2493:2493:2493))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (1587:1587:1587) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2575:2575:2575))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (1590:1590:1590) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT d[0] (1590:1590:1590) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2518:2518:2518))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (1509:1509:1509) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2943:2943:2943))
        (PORT d[1] (1902:1902:1902) (2155:2155:2155))
        (PORT d[2] (2711:2711:2711) (3178:3178:3178))
        (PORT d[3] (1507:1507:1507) (1737:1737:1737))
        (PORT d[4] (2390:2390:2390) (2739:2739:2739))
        (PORT d[5] (2161:2161:2161) (2480:2480:2480))
        (PORT d[6] (2861:2861:2861) (3288:3288:3288))
        (PORT d[7] (1775:1775:1775) (2090:2090:2090))
        (PORT d[8] (2433:2433:2433) (2801:2801:2801))
        (PORT d[9] (3185:3185:3185) (3665:3665:3665))
        (PORT d[10] (3160:3160:3160) (3591:3591:3591))
        (PORT d[11] (2186:2186:2186) (2535:2535:2535))
        (PORT d[12] (2356:2356:2356) (2660:2660:2660))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (1506:1506:1506) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2612:2612:2612))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (1506:1506:1506) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2582:2582:2582))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (1509:1509:1509) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT d[0] (1509:1509:1509) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (708:708:708))
        (PORT datab (1718:1718:1718) (1949:1949:1949))
        (PORT datac (503:503:503) (574:574:574))
        (PORT datad (1956:1956:1956) (2299:2299:2299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (2396:2396:2396))
        (PORT datab (373:373:373) (432:432:432))
        (PORT datac (497:497:497) (572:572:572))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (3202:3202:3202))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (3266:3266:3266) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2610:2610:2610))
        (PORT d[1] (2400:2400:2400) (2789:2789:2789))
        (PORT d[2] (1927:1927:1927) (2267:2267:2267))
        (PORT d[3] (1658:1658:1658) (1950:1950:1950))
        (PORT d[4] (2405:2405:2405) (2767:2767:2767))
        (PORT d[5] (2029:2029:2029) (2359:2359:2359))
        (PORT d[6] (3092:3092:3092) (3566:3566:3566))
        (PORT d[7] (1918:1918:1918) (2225:2225:2225))
        (PORT d[8] (3253:3253:3253) (3686:3686:3686))
        (PORT d[9] (2587:2587:2587) (2983:2983:2983))
        (PORT d[10] (3155:3155:3155) (3573:3573:3573))
        (PORT d[11] (2454:2454:2454) (2832:2832:2832))
        (PORT d[12] (2623:2623:2623) (3005:3005:3005))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (3263:3263:3263) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3789:3789:3789))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (3263:3263:3263) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3458:3458:3458))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (3266:3266:3266) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT d[0] (3266:3266:3266) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2715:2715:2715))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (3607:3607:3607) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3568:3568:3568))
        (PORT d[1] (1604:1604:1604) (1822:1822:1822))
        (PORT d[2] (3083:3083:3083) (3604:3604:3604))
        (PORT d[3] (1167:1167:1167) (1363:1363:1363))
        (PORT d[4] (2754:2754:2754) (3158:3158:3158))
        (PORT d[5] (2517:2517:2517) (2893:2893:2893))
        (PORT d[6] (3047:3047:3047) (3500:3500:3500))
        (PORT d[7] (2156:2156:2156) (2539:2539:2539))
        (PORT d[8] (2425:2425:2425) (2789:2789:2789))
        (PORT d[9] (2231:2231:2231) (2561:2561:2561))
        (PORT d[10] (3837:3837:3837) (4364:4364:4364))
        (PORT d[11] (1960:1960:1960) (2259:2259:2259))
        (PORT d[12] (2677:2677:2677) (3020:3020:3020))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (3604:3604:3604) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (2040:2040:2040))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (3604:3604:3604) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (3015:3015:3015))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (3607:3607:3607) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT d[0] (3607:3607:3607) (3190:3190:3190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2701:2701:2701))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3788:3788:3788) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3560:3560:3560))
        (PORT d[1] (1744:1744:1744) (1974:1974:1974))
        (PORT d[2] (2897:2897:2897) (3390:3390:3390))
        (PORT d[3] (988:988:988) (1158:1158:1158))
        (PORT d[4] (2580:2580:2580) (2956:2956:2956))
        (PORT d[5] (2352:2352:2352) (2700:2700:2700))
        (PORT d[6] (3040:3040:3040) (3492:3492:3492))
        (PORT d[7] (2094:2094:2094) (2448:2448:2448))
        (PORT d[8] (2405:2405:2405) (2767:2767:2767))
        (PORT d[9] (2234:2234:2234) (2562:2562:2562))
        (PORT d[10] (3327:3327:3327) (3775:3775:3775))
        (PORT d[11] (2367:2367:2367) (2740:2740:2740))
        (PORT d[12] (2536:2536:2536) (2869:2869:2869))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3785:3785:3785) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2639:2639:2639))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3785:3785:3785) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2807:2807:2807))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3788:3788:3788) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (3788:3788:3788) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (687:687:687))
        (PORT datab (1969:1969:1969) (2324:2324:2324))
        (PORT datac (1702:1702:1702) (1928:1928:1928))
        (PORT datad (438:438:438) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3180:3180:3180))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (3080:3080:3080) (2743:2743:2743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (3061:3061:3061))
        (PORT d[1] (2730:2730:2730) (3158:3158:3158))
        (PORT d[2] (2284:2284:2284) (2681:2681:2681))
        (PORT d[3] (2036:2036:2036) (2388:2388:2388))
        (PORT d[4] (2892:2892:2892) (3320:3320:3320))
        (PORT d[5] (2346:2346:2346) (2714:2714:2714))
        (PORT d[6] (3086:3086:3086) (3562:3562:3562))
        (PORT d[7] (2300:2300:2300) (2672:2672:2672))
        (PORT d[8] (3448:3448:3448) (3912:3912:3912))
        (PORT d[9] (2823:2823:2823) (3247:3247:3247))
        (PORT d[10] (3518:3518:3518) (3990:3990:3990))
        (PORT d[11] (3072:3072:3072) (3531:3531:3531))
        (PORT d[12] (3001:3001:3001) (3441:3441:3441))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (3077:3077:3077) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3167:3167:3167))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (3077:3077:3077) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (3240:3240:3240))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (3080:3080:3080) (2743:2743:2743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT d[0] (3080:3080:3080) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1592:1592:1592))
        (PORT datab (1968:1968:1968) (2323:2323:2323))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (1127:1127:1127) (1316:1316:1316))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (2397:2397:2397) (2807:2807:2807))
        (PORT datac (1579:1579:1579) (1883:1883:1883))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3598:3598:3598))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (2011:2011:2011) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3712:3712:3712))
        (PORT d[1] (1422:1422:1422) (1652:1652:1652))
        (PORT d[2] (1511:1511:1511) (1777:1777:1777))
        (PORT d[3] (3240:3240:3240) (3767:3767:3767))
        (PORT d[4] (3940:3940:3940) (4515:4515:4515))
        (PORT d[5] (3107:3107:3107) (3578:3578:3578))
        (PORT d[6] (3802:3802:3802) (4375:4375:4375))
        (PORT d[7] (3040:3040:3040) (3509:3509:3509))
        (PORT d[8] (4506:4506:4506) (5109:5109:5109))
        (PORT d[9] (3704:3704:3704) (4248:4248:4248))
        (PORT d[10] (1642:1642:1642) (1893:1893:1893))
        (PORT d[11] (2299:2299:2299) (2653:2653:2653))
        (PORT d[12] (3766:3766:3766) (4318:4318:4318))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (2008:2008:2008) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3912:3912:3912))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (2008:2008:2008) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (4023:4023:4023))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (2011:2011:2011) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT d[0] (2011:2011:2011) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (707:707:707) (807:807:807))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2681:2681:2681) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1829:1829:1829))
        (PORT d[1] (2157:2157:2157) (2505:2505:2505))
        (PORT d[2] (1530:1530:1530) (1780:1780:1780))
        (PORT d[3] (1879:1879:1879) (2204:2204:2204))
        (PORT d[4] (2128:2128:2128) (2419:2419:2419))
        (PORT d[5] (699:699:699) (806:806:806))
        (PORT d[6] (658:658:658) (758:758:758))
        (PORT d[7] (1811:1811:1811) (2122:2122:2122))
        (PORT d[8] (1667:1667:1667) (1898:1898:1898))
        (PORT d[9] (3170:3170:3170) (3651:3651:3651))
        (PORT d[10] (664:664:664) (753:753:753))
        (PORT d[11] (2281:2281:2281) (2632:2632:2632))
        (PORT d[12] (1819:1819:1819) (2078:2078:2078))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2678:2678:2678) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2641:2641:2641))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2678:2678:2678) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (519:519:519) (588:588:588))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2681:2681:2681) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (2681:2681:2681) (2379:2379:2379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (2136:2136:2136))
        (PORT datac (571:571:571) (674:674:674))
        (PORT datad (506:506:506) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3794:3794:3794))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (4666:4666:4666) (4131:4131:4131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (4219:4219:4219))
        (PORT d[1] (2113:2113:2113) (2457:2457:2457))
        (PORT d[2] (2529:2529:2529) (2960:2960:2960))
        (PORT d[3] (3039:3039:3039) (3539:3539:3539))
        (PORT d[4] (3791:3791:3791) (4355:4355:4355))
        (PORT d[5] (2859:2859:2859) (3290:3290:3290))
        (PORT d[6] (3662:3662:3662) (4207:4207:4207))
        (PORT d[7] (2684:2684:2684) (3110:3110:3110))
        (PORT d[8] (3427:3427:3427) (3942:3942:3942))
        (PORT d[9] (3780:3780:3780) (4368:4368:4368))
        (PORT d[10] (2202:2202:2202) (2535:2535:2535))
        (PORT d[11] (2108:2108:2108) (2440:2440:2440))
        (PORT d[12] (3647:3647:3647) (4178:4178:4178))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (4663:4663:4663) (4130:4130:4130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2667:2667:2667))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (4663:4663:4663) (4130:4130:4130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3867:3867:3867) (4425:4425:4425))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (4666:4666:4666) (4131:4131:4131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (4666:4666:4666) (4131:4131:4131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (4041:4041:4041))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3740:3740:3740) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2670:2670:2670))
        (PORT d[1] (1714:1714:1714) (1992:1992:1992))
        (PORT d[2] (1589:1589:1589) (1866:1866:1866))
        (PORT d[3] (1500:1500:1500) (1755:1755:1755))
        (PORT d[4] (3986:3986:3986) (4576:4576:4576))
        (PORT d[5] (2640:2640:2640) (3042:3042:3042))
        (PORT d[6] (3649:3649:3649) (4188:4188:4188))
        (PORT d[7] (2852:2852:2852) (3304:3304:3304))
        (PORT d[8] (2997:2997:2997) (3436:3436:3436))
        (PORT d[9] (3384:3384:3384) (3880:3880:3880))
        (PORT d[10] (1501:1501:1501) (1706:1706:1706))
        (PORT d[11] (1135:1135:1135) (1281:1281:1281))
        (PORT d[12] (3405:3405:3405) (3910:3910:3910))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3737:3737:3737) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3422:3422:3422))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (3737:3737:3737) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (3460:3460:3460))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (3740:3740:3740) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (3740:3740:3740) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (683:683:683))
        (PORT datab (1508:1508:1508) (1703:1703:1703))
        (PORT datac (571:571:571) (674:674:674))
        (PORT datad (734:734:734) (845:845:845))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (682:682:682))
        (PORT datab (540:540:540) (643:643:643))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (680:680:680))
        (PORT datab (541:541:541) (644:644:644))
        (PORT datac (576:576:576) (679:679:679))
        (PORT datad (911:911:911) (1055:1055:1055))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1741:1741:1741))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1278:1278:1278) (1522:1522:1522))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (896:896:896))
        (PORT datab (204:204:204) (242:242:242))
        (PORT datac (99:99:99) (126:126:126))
        (PORT datad (357:357:357) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (545:545:545))
        (PORT datab (239:239:239) (306:306:306))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (526:526:526) (602:602:602))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (956:956:956))
        (PORT datab (1079:1079:1079) (1269:1269:1269))
        (PORT datac (805:805:805) (976:976:976))
        (PORT datad (445:445:445) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (773:773:773) (866:866:866))
        (PORT clrn (1353:1353:1353) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (681:681:681))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (591:591:591) (678:678:678))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1229:1229:1229))
        (PORT datab (507:507:507) (602:602:602))
        (PORT datac (670:670:670) (769:769:769))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (500:500:500))
        (PORT datab (245:245:245) (297:297:297))
        (PORT datad (237:237:237) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (232:232:232))
        (PORT datab (254:254:254) (317:317:317))
        (PORT datac (685:685:685) (781:781:781))
        (PORT datad (477:477:477) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (493:493:493) (559:559:559))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (477:477:477))
        (PORT datab (831:831:831) (964:964:964))
        (PORT datac (649:649:649) (758:758:758))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[17\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (815:815:815) (921:921:921))
        (PORT datac (751:751:751) (861:861:861))
        (PORT datad (512:512:512) (582:582:582))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (947:947:947) (1086:1086:1086))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1641:1641:1641))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (1549:1549:1549) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3949:3949:3949))
        (PORT d[1] (2897:2897:2897) (3363:3363:3363))
        (PORT d[2] (2415:2415:2415) (2815:2815:2815))
        (PORT d[3] (2354:2354:2354) (2756:2756:2756))
        (PORT d[4] (2081:2081:2081) (2346:2346:2346))
        (PORT d[5] (1567:1567:1567) (1784:1784:1784))
        (PORT d[6] (2010:2010:2010) (2283:2283:2283))
        (PORT d[7] (2120:2120:2120) (2461:2461:2461))
        (PORT d[8] (2021:2021:2021) (2307:2307:2307))
        (PORT d[9] (2742:2742:2742) (3136:3136:3136))
        (PORT d[10] (2680:2680:2680) (3037:3037:3037))
        (PORT d[11] (3006:3006:3006) (3473:3473:3473))
        (PORT d[12] (1937:1937:1937) (2194:2194:2194))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (1546:1546:1546) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2765:2765:2765))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (1546:1546:1546) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2620:2620:2620))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (1549:1549:1549) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (1549:1549:1549) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1640:1640:1640))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1522:1522:1522) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2668:2668:2668))
        (PORT d[1] (3068:3068:3068) (3558:3558:3558))
        (PORT d[2] (2416:2416:2416) (2816:2816:2816))
        (PORT d[3] (2525:2525:2525) (2950:2950:2950))
        (PORT d[4] (1720:1720:1720) (1946:1946:1946))
        (PORT d[5] (2766:2766:2766) (3207:3207:3207))
        (PORT d[6] (1597:1597:1597) (1805:1805:1805))
        (PORT d[7] (2118:2118:2118) (2456:2456:2456))
        (PORT d[8] (2035:2035:2035) (2328:2328:2328))
        (PORT d[9] (2910:2910:2910) (3328:3328:3328))
        (PORT d[10] (2691:2691:2691) (3052:3052:3052))
        (PORT d[11] (2994:2994:2994) (3455:3455:3455))
        (PORT d[12] (1938:1938:1938) (2195:2195:2195))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (1519:1519:1519) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1912:1912:1912))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (1519:1519:1519) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2641:2641:2641))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1522:1522:1522) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1522:1522:1522) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1832:1832:1832))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (1565:1565:1565) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (3241:3241:3241))
        (PORT d[1] (2721:2721:2721) (3163:3163:3163))
        (PORT d[2] (2432:2432:2432) (2821:2821:2821))
        (PORT d[3] (2189:2189:2189) (2571:2571:2571))
        (PORT d[4] (1573:1573:1573) (1777:1777:1777))
        (PORT d[5] (2596:2596:2596) (3015:3015:3015))
        (PORT d[6] (1975:1975:1975) (2241:2241:2241))
        (PORT d[7] (1931:1931:1931) (2243:2243:2243))
        (PORT d[8] (1833:1833:1833) (2090:2090:2090))
        (PORT d[9] (2722:2722:2722) (3114:3114:3114))
        (PORT d[10] (2394:2394:2394) (2719:2719:2719))
        (PORT d[11] (2817:2817:2817) (3255:3255:3255))
        (PORT d[12] (1732:1732:1732) (1955:1955:1955))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (1562:1562:1562) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (3121:3121:3121))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (1562:1562:1562) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2410:2410:2410))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (1565:1565:1565) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (1565:1565:1565) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1832:1832:1832))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (1714:1714:1714) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3575:3575:3575))
        (PORT d[1] (2879:2879:2879) (3341:3341:3341))
        (PORT d[2] (2255:2255:2255) (2640:2640:2640))
        (PORT d[3] (2176:2176:2176) (2552:2552:2552))
        (PORT d[4] (1709:1709:1709) (1935:1935:1935))
        (PORT d[5] (2607:2607:2607) (3030:3030:3030))
        (PORT d[6] (2000:2000:2000) (2272:2272:2272))
        (PORT d[7] (1932:1932:1932) (2244:2244:2244))
        (PORT d[8] (1999:1999:1999) (2282:2282:2282))
        (PORT d[9] (2735:2735:2735) (3128:3128:3128))
        (PORT d[10] (2227:2227:2227) (2525:2525:2525))
        (PORT d[11] (2984:2984:2984) (3447:3447:3447))
        (PORT d[12] (1914:1914:1914) (2168:2168:2168))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (1711:1711:1711) (1560:1560:1560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2720:2720:2720))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (1711:1711:1711) (1560:1560:1560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2617:2617:2617))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (1714:1714:1714) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1714:1714:1714) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~260\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1889:1889:1889))
        (PORT datab (628:628:628) (712:712:712))
        (PORT datac (815:815:815) (928:928:928))
        (PORT datad (1889:1889:1889) (2226:2226:2226))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~261\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1887:1887:1887))
        (PORT datab (590:590:590) (670:670:670))
        (PORT datac (496:496:496) (571:571:571))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1811:1811:1811))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (1538:1538:1538) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3751:3751:3751))
        (PORT d[1] (2907:2907:2907) (3378:3378:3378))
        (PORT d[2] (2260:2260:2260) (2650:2650:2650))
        (PORT d[3] (2502:2502:2502) (2920:2920:2920))
        (PORT d[4] (1722:1722:1722) (1950:1950:1950))
        (PORT d[5] (2760:2760:2760) (3201:3201:3201))
        (PORT d[6] (1999:1999:1999) (2268:2268:2268))
        (PORT d[7] (2110:2110:2110) (2451:2451:2451))
        (PORT d[8] (1639:1639:1639) (1863:1863:1863))
        (PORT d[9] (2742:2742:2742) (3135:3135:3135))
        (PORT d[10] (2672:2672:2672) (3028:3028:3028))
        (PORT d[11] (3010:3010:3010) (3479:3479:3479))
        (PORT d[12] (1916:1916:1916) (2165:2165:2165))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1535:1535:1535) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2371:2371:2371))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (1535:1535:1535) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2612:2612:2612))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (1538:1538:1538) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (1538:1538:1538) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2206:2206:2206))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (5082:5082:5082) (4482:4482:4482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3469:3469:3469))
        (PORT d[1] (2697:2697:2697) (3076:3076:3076))
        (PORT d[2] (2108:2108:2108) (2482:2482:2482))
        (PORT d[3] (1215:1215:1215) (1418:1418:1418))
        (PORT d[4] (2905:2905:2905) (3288:3288:3288))
        (PORT d[5] (2693:2693:2693) (3086:3086:3086))
        (PORT d[6] (3243:3243:3243) (3723:3723:3723))
        (PORT d[7] (1639:1639:1639) (1934:1934:1934))
        (PORT d[8] (2630:2630:2630) (3033:3033:3033))
        (PORT d[9] (3240:3240:3240) (3713:3713:3713))
        (PORT d[10] (3572:3572:3572) (4066:4066:4066))
        (PORT d[11] (2831:2831:2831) (3259:3259:3259))
        (PORT d[12] (3188:3188:3188) (3625:3625:3625))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (5079:5079:5079) (4481:4481:4481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3335:3335:3335))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (5079:5079:5079) (4481:4481:4481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2356:2356:2356))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (5082:5082:5082) (4482:4482:4482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (5082:5082:5082) (4482:4482:4482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1437:1437:1437))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2752:2752:2752) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (4158:4158:4158))
        (PORT d[1] (3077:3077:3077) (3563:3563:3563))
        (PORT d[2] (2606:2606:2606) (3036:3036:3036))
        (PORT d[3] (2527:2527:2527) (2950:2950:2950))
        (PORT d[4] (1907:1907:1907) (2164:2164:2164))
        (PORT d[5] (1401:1401:1401) (1598:1598:1598))
        (PORT d[6] (2176:2176:2176) (2473:2473:2473))
        (PORT d[7] (2307:2307:2307) (2674:2674:2674))
        (PORT d[8] (2211:2211:2211) (2528:2528:2528))
        (PORT d[9] (3081:3081:3081) (3518:3518:3518))
        (PORT d[10] (2864:2864:2864) (3251:3251:3251))
        (PORT d[11] (3181:3181:3181) (3671:3671:3671))
        (PORT d[12] (2123:2123:2123) (2407:2407:2407))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2749:2749:2749) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2177:2177:2177))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2749:2749:2749) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2830:2830:2830))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2752:2752:2752) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (2752:2752:2752) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1620:1620:1620))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2753:2753:2753) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3959:3959:3959))
        (PORT d[1] (3087:3087:3087) (3578:3578:3578))
        (PORT d[2] (2442:2442:2442) (2857:2857:2857))
        (PORT d[3] (2662:2662:2662) (3107:3107:3107))
        (PORT d[4] (1897:1897:1897) (2149:2149:2149))
        (PORT d[5] (1439:1439:1439) (1649:1649:1649))
        (PORT d[6] (2191:2191:2191) (2491:2491:2491))
        (PORT d[7] (2296:2296:2296) (2664:2664:2664))
        (PORT d[8] (2198:2198:2198) (2508:2508:2508))
        (PORT d[9] (1482:1482:1482) (1675:1675:1675))
        (PORT d[10] (2860:2860:2860) (3248:3248:3248))
        (PORT d[11] (3185:3185:3185) (3677:3677:3677))
        (PORT d[12] (2122:2122:2122) (2406:2406:2406))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2750:2750:2750) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2781:2781:2781))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2750:2750:2750) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2811:2811:2811))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2753:2753:2753) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (2753:2753:2753) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~262\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1889:1889:1889))
        (PORT datab (297:297:297) (344:344:344))
        (PORT datac (452:452:452) (517:517:517))
        (PORT datad (1888:1888:1888) (2225:2225:2225))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~263\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1890:1890:1890))
        (PORT datab (529:529:529) (613:613:613))
        (PORT datac (1466:1466:1466) (1625:1625:1625))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~264\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2308:2308:2308) (2695:2695:2695))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1308:1308:1308) (1559:1559:1559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2105:2105:2105))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3405:3405:3405) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3775:3775:3775))
        (PORT d[1] (1741:1741:1741) (1980:1980:1980))
        (PORT d[2] (3265:3265:3265) (3809:3809:3809))
        (PORT d[3] (1378:1378:1378) (1610:1610:1610))
        (PORT d[4] (2932:2932:2932) (3363:3363:3363))
        (PORT d[5] (2715:2715:2715) (3123:3123:3123))
        (PORT d[6] (3227:3227:3227) (3705:3705:3705))
        (PORT d[7] (2438:2438:2438) (2837:2837:2837))
        (PORT d[8] (2607:2607:2607) (2995:2995:2995))
        (PORT d[9] (2437:2437:2437) (2802:2802:2802))
        (PORT d[10] (4007:4007:4007) (4556:4556:4556))
        (PORT d[11] (2104:2104:2104) (2425:2425:2425))
        (PORT d[12] (2372:2372:2372) (2692:2692:2692))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3402:3402:3402) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2054:2054:2054))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3402:3402:3402) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2073:2073:2073))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3405:3405:3405) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (3405:3405:3405) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2256:2256:2256))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT ena (2789:2789:2789) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (4382:4382:4382))
        (PORT d[1] (717:717:717) (809:809:809))
        (PORT d[2] (1752:1752:1752) (2037:2037:2037))
        (PORT d[3] (706:706:706) (816:816:816))
        (PORT d[4] (3305:3305:3305) (3793:3793:3793))
        (PORT d[5] (3239:3239:3239) (3716:3716:3716))
        (PORT d[6] (3753:3753:3753) (4304:4304:4304))
        (PORT d[7] (816:816:816) (969:969:969))
        (PORT d[8] (3117:3117:3117) (3577:3577:3577))
        (PORT d[9] (2791:2791:2791) (3202:3202:3202))
        (PORT d[10] (4705:4705:4705) (5356:5356:5356))
        (PORT d[11] (2478:2478:2478) (2851:2851:2851))
        (PORT d[12] (2918:2918:2918) (3314:3314:3314))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (2786:2786:2786) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2689:2689:2689))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (2786:2786:2786) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1805:1805:1805))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT ena (2789:2789:2789) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT d[0] (2789:2789:2789) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~267\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1137:1137:1137))
        (PORT datab (2240:2240:2240) (2642:2642:2642))
        (PORT datac (907:907:907) (1039:1039:1039))
        (PORT datad (355:355:355) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2213:2213:2213))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (5042:5042:5042) (4450:4450:4450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3664:3664:3664))
        (PORT d[1] (2436:2436:2436) (2773:2773:2773))
        (PORT d[2] (2115:2115:2115) (2490:2490:2490))
        (PORT d[3] (1200:1200:1200) (1397:1397:1397))
        (PORT d[4] (2919:2919:2919) (3312:3312:3312))
        (PORT d[5] (2697:2697:2697) (3095:3095:3095))
        (PORT d[6] (3240:3240:3240) (3718:3718:3718))
        (PORT d[7] (1805:1805:1805) (2120:2120:2120))
        (PORT d[8] (2637:2637:2637) (3036:3036:3036))
        (PORT d[9] (3271:3271:3271) (3751:3751:3751))
        (PORT d[10] (3578:3578:3578) (4078:4078:4078))
        (PORT d[11] (3004:3004:3004) (3458:3458:3458))
        (PORT d[12] (3357:3357:3357) (3818:3818:3818))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (5039:5039:5039) (4449:4449:4449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3442:3442:3442))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (5039:5039:5039) (4449:4449:4449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (2193:2193:2193))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (5042:5042:5042) (4450:4450:4450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (5042:5042:5042) (4450:4450:4450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2041:2041:2041))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (5253:5253:5253) (4635:4635:4635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (3443:3443:3443))
        (PORT d[1] (2677:2677:2677) (3056:3056:3056))
        (PORT d[2] (1929:1929:1929) (2277:2277:2277))
        (PORT d[3] (1238:1238:1238) (1451:1451:1451))
        (PORT d[4] (2741:2741:2741) (3107:3107:3107))
        (PORT d[5] (2494:2494:2494) (2857:2857:2857))
        (PORT d[6] (3062:3062:3062) (3515:3515:3515))
        (PORT d[7] (1444:1444:1444) (1703:1703:1703))
        (PORT d[8] (2619:2619:2619) (3019:3019:3019))
        (PORT d[9] (3059:3059:3059) (3500:3500:3500))
        (PORT d[10] (3410:3410:3410) (3890:3890:3890))
        (PORT d[11] (2811:2811:2811) (3235:3235:3235))
        (PORT d[12] (3181:3181:3181) (3618:3618:3618))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (5250:5250:5250) (4634:4634:4634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3673:3673:3673))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (5250:5250:5250) (4634:4634:4634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2187:2187:2187))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (5253:5253:5253) (4635:4635:4635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (5253:5253:5253) (4635:4635:4635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~266\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (2190:2190:2190))
        (PORT datab (2250:2250:2250) (2653:2653:2653))
        (PORT datac (902:902:902) (1033:1033:1033))
        (PORT datad (1203:1203:1203) (1389:1389:1389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~268\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2234:2234:2234) (2613:2613:2613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~265\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2636:2636:2636))
        (PORT datab (2238:2238:2238) (2640:2640:2640))
        (PORT datac (907:907:907) (1040:1040:1040))
        (PORT datad (1222:1222:1222) (1347:1347:1347))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~269\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1730:1730:1730))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1799:1799:1799) (2135:2135:2135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (460:460:460))
        (PORT datab (324:324:324) (392:392:392))
        (PORT datac (468:468:468) (537:537:537))
        (PORT datad (389:389:389) (445:445:445))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1173:1173:1173))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (888:888:888) (1040:1040:1040))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (169:169:169))
        (PORT datab (516:516:516) (620:620:620))
        (PORT datac (98:98:98) (125:125:125))
        (PORT datad (311:311:311) (349:349:349))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (699:699:699) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (691:691:691))
        (PORT datab (380:380:380) (440:440:440))
        (PORT datad (336:336:336) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (498:498:498) (537:537:537))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (685:685:685))
        (PORT datab (616:616:616) (722:722:722))
        (PORT datac (478:478:478) (565:565:565))
        (PORT datad (529:529:529) (626:626:626))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (958:958:958))
        (PORT datab (496:496:496) (582:582:582))
        (PORT datac (667:667:667) (790:790:790))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (394:394:394))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (672:672:672) (796:796:796))
        (PORT datad (325:325:325) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (447:447:447) (513:513:513))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (532:532:532) (595:595:595))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (557:557:557) (644:644:644))
        (PORT sload (958:958:958) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (439:439:439))
        (PORT datab (555:555:555) (666:666:666))
        (PORT datac (643:643:643) (753:753:753))
        (PORT datad (963:963:963) (1122:1122:1122))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (643:643:643))
        (PORT datac (668:668:668) (785:785:785))
        (PORT datad (358:358:358) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1336:1336:1336))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1193:1193:1193))
        (PORT datab (470:470:470) (567:567:567))
        (PORT datac (784:784:784) (919:919:919))
        (PORT datad (296:296:296) (336:336:336))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[16\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (595:595:595))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (608:608:608))
        (PORT datab (626:626:626) (729:729:729))
        (PORT datac (364:364:364) (447:447:447))
        (PORT datad (696:696:696) (825:825:825))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (753:753:753) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (629:629:629))
        (PORT datac (411:411:411) (502:502:502))
        (PORT datad (206:206:206) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (541:541:541))
        (PORT datab (414:414:414) (502:502:502))
        (PORT datac (359:359:359) (413:413:413))
        (PORT datad (837:837:837) (968:968:968))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (706:706:706) (804:804:804))
        (PORT clrn (1353:1353:1353) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (504:504:504) (586:586:586))
        (PORT datac (182:182:182) (226:226:226))
        (PORT datad (470:470:470) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (408:408:408))
        (PORT datab (813:813:813) (929:929:929))
        (PORT datac (1317:1317:1317) (1500:1500:1500))
        (PORT datad (110:110:110) (130:130:130))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (166:166:166))
        (PORT datab (515:515:515) (618:618:618))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (699:699:699) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (651:651:651))
        (PORT datab (233:233:233) (281:281:281))
        (PORT datac (476:476:476) (563:563:563))
        (PORT datad (354:354:354) (405:405:405))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (959:959:959))
        (PORT datab (365:365:365) (433:433:433))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (948:948:948) (1066:1066:1066))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (971:971:971) (916:916:916))
        (PORT sload (915:915:915) (845:845:845))
        (PORT ena (1558:1558:1558) (1751:1751:1751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (424:424:424))
        (PORT datab (323:323:323) (397:397:397))
        (PORT datac (373:373:373) (451:451:451))
        (PORT datad (149:149:149) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~195\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (680:680:680))
        (PORT datab (540:540:540) (643:643:643))
        (PORT datac (574:574:574) (677:677:677))
        (PORT datad (532:532:532) (606:606:606))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1944:1944:1944))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (PORT ena (2865:2865:2865) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2938:2938:2938))
        (PORT d[1] (2585:2585:2585) (3013:3013:3013))
        (PORT d[2] (3081:3081:3081) (3610:3610:3610))
        (PORT d[3] (2390:2390:2390) (2803:2803:2803))
        (PORT d[4] (3155:3155:3155) (3605:3605:3605))
        (PORT d[5] (1859:1859:1859) (2114:2114:2114))
        (PORT d[6] (1824:1824:1824) (2074:2074:2074))
        (PORT d[7] (2188:2188:2188) (2558:2558:2558))
        (PORT d[8] (1981:1981:1981) (2249:2249:2249))
        (PORT d[9] (3423:3423:3423) (3908:3908:3908))
        (PORT d[10] (2574:2574:2574) (3001:3001:3001))
        (PORT d[11] (3252:3252:3252) (3778:3778:3778))
        (PORT d[12] (2109:2109:2109) (2399:2399:2399))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
        (PORT ena (2862:2862:2862) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2610:2610:2610))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
        (PORT ena (2862:2862:2862) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (4293:4293:4293))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (PORT ena (2865:2865:2865) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (PORT d[0] (2865:2865:2865) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1549:1549:1549))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2502:2502:2502) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3364:3364:3364))
        (PORT d[1] (2971:2971:2971) (3456:3456:3456))
        (PORT d[2] (1390:1390:1390) (1619:1619:1619))
        (PORT d[3] (2752:2752:2752) (3223:3223:3223))
        (PORT d[4] (2877:2877:2877) (3300:3300:3300))
        (PORT d[5] (1254:1254:1254) (1440:1440:1440))
        (PORT d[6] (2179:2179:2179) (2470:2470:2470))
        (PORT d[7] (2712:2712:2712) (3154:3154:3154))
        (PORT d[8] (2505:2505:2505) (2844:2844:2844))
        (PORT d[9] (4153:4153:4153) (4751:4751:4751))
        (PORT d[10] (3120:3120:3120) (3631:3631:3631))
        (PORT d[11] (3780:3780:3780) (4380:4380:4380))
        (PORT d[12] (2651:2651:2651) (3014:3014:3014))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2499:2499:2499) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3823:3823:3823))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2499:2499:2499) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (4475:4475:4475))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2502:2502:2502) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2502:2502:2502) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2348:2348:2348))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (2951:2951:2951) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2831:2831:2831))
        (PORT d[1] (2934:2934:2934) (3402:3402:3402))
        (PORT d[2] (2523:2523:2523) (2963:2963:2963))
        (PORT d[3] (1520:1520:1520) (1795:1795:1795))
        (PORT d[4] (2453:2453:2453) (2790:2790:2790))
        (PORT d[5] (2563:2563:2563) (2981:2981:2981))
        (PORT d[6] (2083:2083:2083) (2362:2362:2362))
        (PORT d[7] (1632:1632:1632) (1917:1917:1917))
        (PORT d[8] (2081:2081:2081) (2387:2387:2387))
        (PORT d[9] (2798:2798:2798) (3220:3220:3220))
        (PORT d[10] (2563:2563:2563) (2985:2985:2985))
        (PORT d[11] (2908:2908:2908) (3383:3383:3383))
        (PORT d[12] (2080:2080:2080) (2356:2356:2356))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (2948:2948:2948) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2975:2975:2975))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (2948:2948:2948) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3718:3718:3718))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (2951:2951:2951) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (2951:2951:2951) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1759:1759:1759))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2279:2279:2279) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (3099:3099:3099))
        (PORT d[1] (2931:2931:2931) (3409:3409:3409))
        (PORT d[2] (3299:3299:3299) (3866:3866:3866))
        (PORT d[3] (2597:2597:2597) (3047:3047:3047))
        (PORT d[4] (2680:2680:2680) (3084:3084:3084))
        (PORT d[5] (1894:1894:1894) (2158:2158:2158))
        (PORT d[6] (1845:1845:1845) (2097:2097:2097))
        (PORT d[7] (2360:2360:2360) (2756:2756:2756))
        (PORT d[8] (2336:2336:2336) (2656:2656:2656))
        (PORT d[9] (3626:3626:3626) (4148:4148:4148))
        (PORT d[10] (2940:2940:2940) (3433:3433:3433))
        (PORT d[11] (3448:3448:3448) (4002:4002:4002))
        (PORT d[12] (2300:2300:2300) (2617:2617:2617))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2276:2276:2276) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1518:1518:1518))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2276:2276:2276) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (4259:4259:4259))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2279:2279:2279) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2279:2279:2279) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~192\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (1038:1038:1038))
        (PORT datab (1599:1599:1599) (1885:1885:1885))
        (PORT datac (1414:1414:1414) (1675:1675:1675))
        (PORT datad (456:456:456) (520:520:520))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~193\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (764:764:764))
        (PORT datab (1605:1605:1605) (1893:1893:1893))
        (PORT datac (446:446:446) (507:507:507))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2021:2021:2021))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (3167:3167:3167) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2868:2868:2868))
        (PORT d[1] (2953:2953:2953) (3424:3424:3424))
        (PORT d[2] (2695:2695:2695) (3161:3161:3161))
        (PORT d[3] (1845:1845:1845) (2157:2157:2157))
        (PORT d[4] (2645:2645:2645) (3013:3013:3013))
        (PORT d[5] (2731:2731:2731) (3173:3173:3173))
        (PORT d[6] (2238:2238:2238) (2538:2538:2538))
        (PORT d[7] (1793:1793:1793) (2100:2100:2100))
        (PORT d[8] (2262:2262:2262) (2591:2591:2591))
        (PORT d[9] (2645:2645:2645) (3051:3051:3051))
        (PORT d[10] (2838:2838:2838) (3294:3294:3294))
        (PORT d[11] (3084:3084:3084) (3579:3579:3579))
        (PORT d[12] (2258:2258:2258) (2560:2560:2560))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (3164:3164:3164) (2821:2821:2821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2450:2450:2450))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (3164:3164:3164) (2821:2821:2821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3885:3885:3885))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (3167:3167:3167) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (3167:3167:3167) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1939:1939:1939))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2303:2303:2303) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2913:2913:2913))
        (PORT d[1] (2604:2604:2604) (3035:3035:3035))
        (PORT d[2] (3105:3105:3105) (3638:3638:3638))
        (PORT d[3] (2395:2395:2395) (2813:2813:2813))
        (PORT d[4] (2635:2635:2635) (3020:3020:3020))
        (PORT d[5] (1873:1873:1873) (2130:2130:2130))
        (PORT d[6] (1833:1833:1833) (2080:2080:2080))
        (PORT d[7] (2368:2368:2368) (2765:2765:2765))
        (PORT d[8] (2142:2142:2142) (2431:2431:2431))
        (PORT d[9] (3421:3421:3421) (3902:3902:3902))
        (PORT d[10] (2771:2771:2771) (3234:3234:3234))
        (PORT d[11] (3454:3454:3454) (4014:4014:4014))
        (PORT d[12] (2305:2305:2305) (2627:2627:2627))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (2300:2300:2300) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (4461:4461:4461))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (2300:2300:2300) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (4275:4275:4275))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2303:2303:2303) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (2303:2303:2303) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1750:1750:1750))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2302:2302:2302) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3279:3279:3279))
        (PORT d[1] (2768:2768:2768) (3224:3224:3224))
        (PORT d[2] (3280:3280:3280) (3841:3841:3841))
        (PORT d[3] (2569:2569:2569) (3010:3010:3010))
        (PORT d[4] (1766:1766:1766) (1993:1993:1993))
        (PORT d[5] (1893:1893:1893) (2158:2158:2158))
        (PORT d[6] (1831:1831:1831) (2076:2076:2076))
        (PORT d[7] (2368:2368:2368) (2766:2766:2766))
        (PORT d[8] (2160:2160:2160) (2456:2456:2456))
        (PORT d[9] (3613:3613:3613) (4128:4128:4128))
        (PORT d[10] (2766:2766:2766) (3224:3224:3224))
        (PORT d[11] (3447:3447:3447) (4002:4002:4002))
        (PORT d[12] (2300:2300:2300) (2616:2616:2616))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2299:2299:2299) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1626:1626:1626))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2299:2299:2299) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (4238:4238:4238))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2302:2302:2302) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (2302:2302:2302) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2523:2523:2523))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (2730:2730:2730) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2582:2582:2582))
        (PORT d[1] (2755:2755:2755) (3203:3203:3203))
        (PORT d[2] (2072:2072:2072) (2443:2443:2443))
        (PORT d[3] (1337:1337:1337) (1571:1571:1571))
        (PORT d[4] (3251:3251:3251) (3742:3742:3742))
        (PORT d[5] (2065:2065:2065) (2382:2382:2382))
        (PORT d[6] (2527:2527:2527) (2894:2894:2894))
        (PORT d[7] (1774:1774:1774) (2076:2076:2076))
        (PORT d[8] (2138:2138:2138) (2459:2459:2459))
        (PORT d[9] (2688:2688:2688) (3106:3106:3106))
        (PORT d[10] (2495:2495:2495) (2886:2886:2886))
        (PORT d[11] (2238:2238:2238) (2586:2586:2586))
        (PORT d[12] (2514:2514:2514) (2897:2897:2897))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (2727:2727:2727) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (4049:4049:4049))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (2727:2727:2727) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3498:3498:3498))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (2730:2730:2730) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (2730:2730:2730) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~190\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (572:572:572))
        (PORT datab (1605:1605:1605) (1892:1892:1892))
        (PORT datac (1418:1418:1418) (1680:1680:1680))
        (PORT datad (835:835:835) (962:962:962))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~191\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (851:851:851))
        (PORT datab (1596:1596:1596) (1883:1883:1883))
        (PORT datac (607:607:607) (689:689:689))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~194\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1316:1316:1316))
        (PORT datab (2106:2106:2106) (2462:2462:2462))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2328:2328:2328))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3144:3144:3144) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2862:2862:2862))
        (PORT d[1] (2559:2559:2559) (2978:2978:2978))
        (PORT d[2] (2670:2670:2670) (3124:3124:3124))
        (PORT d[3] (1672:1672:1672) (1963:1963:1963))
        (PORT d[4] (2646:2646:2646) (3014:3014:3014))
        (PORT d[5] (2569:2569:2569) (2994:2994:2994))
        (PORT d[6] (2227:2227:2227) (2523:2523:2523))
        (PORT d[7] (1795:1795:1795) (2105:2105:2105))
        (PORT d[8] (2257:2257:2257) (2588:2588:2588))
        (PORT d[9] (2939:2939:2939) (3379:3379:3379))
        (PORT d[10] (2840:2840:2840) (3300:3300:3300))
        (PORT d[11] (3086:3086:3086) (3586:3586:3586))
        (PORT d[12] (2270:2270:2270) (2578:2578:2578))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (3141:3141:3141) (2804:2804:2804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1835:1835:1835))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (3141:3141:3141) (2804:2804:2804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3695:3695:3695))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3144:3144:3144) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (3144:3144:3144) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1642:1642:1642))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (3562:3562:3562) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (3288:3288:3288))
        (PORT d[1] (3305:3305:3305) (3819:3819:3819))
        (PORT d[2] (3052:3052:3052) (3568:3568:3568))
        (PORT d[3] (1833:1833:1833) (2142:2142:2142))
        (PORT d[4] (3221:3221:3221) (3684:3684:3684))
        (PORT d[5] (3092:3092:3092) (3587:3587:3587))
        (PORT d[6] (2785:2785:2785) (3168:3168:3168))
        (PORT d[7] (2156:2156:2156) (2524:2524:2524))
        (PORT d[8] (1460:1460:1460) (1665:1665:1665))
        (PORT d[9] (2433:2433:2433) (2801:2801:2801))
        (PORT d[10] (3368:3368:3368) (3901:3901:3901))
        (PORT d[11] (2615:2615:2615) (3018:3018:3018))
        (PORT d[12] (2597:2597:2597) (2940:2940:2940))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (3559:3559:3559) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2378:2378:2378))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (3559:3559:3559) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3896:3896:3896))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (3562:3562:3562) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (3562:3562:3562) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~196\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1604:1604:1604) (1891:1891:1891))
        (PORT datac (913:913:913) (1027:1027:1027))
        (PORT datad (733:733:733) (817:817:817))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1952:1952:1952))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2873:2873:2873) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2924:2924:2924))
        (PORT d[1] (2755:2755:2755) (3205:3205:3205))
        (PORT d[2] (3097:3097:3097) (3630:3630:3630))
        (PORT d[3] (2397:2397:2397) (2811:2811:2811))
        (PORT d[4] (2667:2667:2667) (3061:3061:3061))
        (PORT d[5] (1589:1589:1589) (1812:1812:1812))
        (PORT d[6] (1640:1640:1640) (1859:1859:1859))
        (PORT d[7] (2189:2189:2189) (2559:2559:2559))
        (PORT d[8] (1982:1982:1982) (2250:2250:2250))
        (PORT d[9] (3430:3430:3430) (3916:3916:3916))
        (PORT d[10] (2584:2584:2584) (3017:3017:3017))
        (PORT d[11] (3259:3259:3259) (3787:3787:3787))
        (PORT d[12] (2105:2105:2105) (2389:2389:2389))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2870:2870:2870) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (3362:3362:3362))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2870:2870:2870) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (4275:4275:4275))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2873:2873:2873) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2873:2873:2873) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2733:2733:2733))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (2939:2939:2939) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2372:2372:2372))
        (PORT d[1] (2942:2942:2942) (3420:3420:3420))
        (PORT d[2] (2269:2269:2269) (2667:2667:2667))
        (PORT d[3] (1516:1516:1516) (1781:1781:1781))
        (PORT d[4] (3434:3434:3434) (3948:3948:3948))
        (PORT d[5] (2880:2880:2880) (3331:3331:3331))
        (PORT d[6] (2879:2879:2879) (3301:3301:3301))
        (PORT d[7] (1951:1951:1951) (2278:2278:2278))
        (PORT d[8] (2304:2304:2304) (2647:2647:2647))
        (PORT d[9] (2682:2682:2682) (3089:3089:3089))
        (PORT d[10] (2676:2676:2676) (3092:3092:3092))
        (PORT d[11] (2675:2675:2675) (3071:3071:3071))
        (PORT d[12] (2697:2697:2697) (3105:3105:3105))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (2936:2936:2936) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2966:2966:2966))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (2936:2936:2936) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3683:3683:3683))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (2939:2939:2939) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (2939:2939:2939) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~197\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (842:842:842))
        (PORT datac (955:955:955) (1054:1054:1054))
        (PORT datad (1576:1576:1576) (1854:1854:1854))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~198\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1698:1698:1698))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (2092:2092:2092) (2442:2442:2442))
        (PORT datad (159:159:159) (188:188:188))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~199\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1314:1314:1314))
        (PORT datab (997:997:997) (1140:1140:1140))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (762:762:762) (852:852:852))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (680:680:680))
        (PORT datab (610:610:610) (702:702:702))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (644:644:644))
        (PORT datab (1540:1540:1540) (1749:1749:1749))
        (PORT datac (132:132:132) (176:176:176))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (409:409:409))
        (PORT datab (243:243:243) (295:295:295))
        (PORT datad (332:332:332) (387:387:387))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (490:490:490) (555:555:555))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[12\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (474:474:474))
        (PORT datab (682:682:682) (807:807:807))
        (PORT datac (324:324:324) (375:375:375))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (588:588:588))
        (PORT datab (473:473:473) (544:544:544))
        (PORT datad (628:628:628) (731:731:731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1190:1190:1190) (1321:1321:1321))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (1038:1038:1038) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (629:629:629))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (518:518:518) (615:615:615))
        (PORT datad (537:537:537) (644:644:644))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (959:959:959))
        (PORT datab (503:503:503) (593:593:593))
        (PORT datac (668:668:668) (791:791:791))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (422:422:422))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (671:671:671) (795:795:795))
        (PORT datad (674:674:674) (776:776:776))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (894:894:894) (1025:1025:1025))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (603:603:603) (699:699:699))
        (PORT sload (941:941:941) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (425:425:425))
        (PORT datab (166:166:166) (223:223:223))
        (PORT datac (790:790:790) (927:927:927))
        (PORT datad (651:651:651) (764:764:764))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2636:2636:2636))
        (PORT datab (924:924:924) (1063:1063:1063))
        (PORT datac (818:818:818) (905:905:905))
        (PORT datad (2225:2225:2225) (2614:2614:2614))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (3051:3051:3051))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (2437:2437:2437) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (3284:3284:3284))
        (PORT d[1] (3261:3261:3261) (3752:3752:3752))
        (PORT d[2] (2812:2812:2812) (3284:3284:3284))
        (PORT d[3] (2389:2389:2389) (2786:2786:2786))
        (PORT d[4] (3450:3450:3450) (3963:3963:3963))
        (PORT d[5] (2755:2755:2755) (3182:3182:3182))
        (PORT d[6] (3613:3613:3613) (4160:4160:4160))
        (PORT d[7] (2644:2644:2644) (3067:3067:3067))
        (PORT d[8] (3993:3993:3993) (4533:4533:4533))
        (PORT d[9] (3351:3351:3351) (3845:3845:3845))
        (PORT d[10] (3889:3889:3889) (4411:4411:4411))
        (PORT d[11] (3346:3346:3346) (3842:3842:3842))
        (PORT d[12] (3378:3378:3378) (3870:3870:3870))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (2434:2434:2434) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2550:2550:2550))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (2434:2434:2434) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3648:3648:3648))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (2437:2437:2437) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT d[0] (2437:2437:2437) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1333:1333:1333))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (2964:2964:2964) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1340:1340:1340))
        (PORT d[1] (1331:1331:1331) (1541:1541:1541))
        (PORT d[2] (2797:2797:2797) (3268:3268:3268))
        (PORT d[3] (1077:1077:1077) (1270:1270:1270))
        (PORT d[4] (1289:1289:1289) (1481:1481:1481))
        (PORT d[5] (2823:2823:2823) (3273:3273:3273))
        (PORT d[6] (2664:2664:2664) (3035:3035:3035))
        (PORT d[7] (2620:2620:2620) (3015:3015:3015))
        (PORT d[8] (1301:1301:1301) (1493:1493:1493))
        (PORT d[9] (2369:2369:2369) (2719:2719:2719))
        (PORT d[10] (1139:1139:1139) (1299:1299:1299))
        (PORT d[11] (3146:3146:3146) (3618:3618:3618))
        (PORT d[12] (2841:2841:2841) (3242:3242:3242))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (2961:2961:2961) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2782:2782:2782))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (2961:2961:2961) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1237:1237:1237))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (2964:2964:2964) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (2964:2964:2964) (2648:2648:2648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1627:1627:1627))
        (PORT datab (1763:1763:1763) (2023:2023:2023))
        (PORT datac (1094:1094:1094) (1245:1245:1245))
        (PORT datad (651:651:651) (728:728:728))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (3059:3059:3059))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (2465:2465:2465) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3533:3533:3533))
        (PORT d[1] (3422:3422:3422) (3933:3933:3933))
        (PORT d[2] (2837:2837:2837) (3314:3314:3314))
        (PORT d[3] (2594:2594:2594) (3022:3022:3022))
        (PORT d[4] (3447:3447:3447) (3955:3955:3955))
        (PORT d[5] (2743:2743:2743) (3163:3163:3163))
        (PORT d[6] (3610:3610:3610) (4157:4157:4157))
        (PORT d[7] (2814:2814:2814) (3263:3263:3263))
        (PORT d[8] (4000:4000:4000) (4542:4542:4542))
        (PORT d[9] (3351:3351:3351) (3846:3846:3846))
        (PORT d[10] (4058:4058:4058) (4606:4606:4606))
        (PORT d[11] (3352:3352:3352) (3849:3849:3849))
        (PORT d[12] (3556:3556:3556) (4076:4076:4076))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (2462:2462:2462) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3742:3742:3742))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (2462:2462:2462) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3670:3670:3670))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (2465:2465:2465) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (2465:2465:2465) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2840:2840:2840))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (2666:2666:2666) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3461:3461:3461))
        (PORT d[1] (3098:3098:3098) (3573:3573:3573))
        (PORT d[2] (2653:2653:2653) (3103:3103:3103))
        (PORT d[3] (2413:2413:2413) (2822:2822:2822))
        (PORT d[4] (3280:3280:3280) (3770:3770:3770))
        (PORT d[5] (2722:2722:2722) (3139:3139:3139))
        (PORT d[6] (3452:3452:3452) (3979:3979:3979))
        (PORT d[7] (2663:2663:2663) (3094:3094:3094))
        (PORT d[8] (3795:3795:3795) (4303:4303:4303))
        (PORT d[9] (3180:3180:3180) (3655:3655:3655))
        (PORT d[10] (3891:3891:3891) (4415:4415:4415))
        (PORT d[11] (3171:3171:3171) (3646:3646:3646))
        (PORT d[12] (3369:3369:3369) (3861:3861:3861))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (2663:2663:2663) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3787:3787:3787))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (2663:2663:2663) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3464:3464:3464))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (2666:2666:2666) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (2666:2666:2666) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1628:1628:1628))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1070:1070:1070) (1220:1220:1220))
        (PORT datad (683:683:683) (791:791:791))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3601:3601:3601))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (2197:2197:2197) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2148:2148:2148))
        (PORT d[1] (1395:1395:1395) (1615:1615:1615))
        (PORT d[2] (1664:1664:1664) (1961:1961:1961))
        (PORT d[3] (946:946:946) (1117:1117:1117))
        (PORT d[4] (3321:3321:3321) (3807:3807:3807))
        (PORT d[5] (2989:2989:2989) (3465:3465:3465))
        (PORT d[6] (3583:3583:3583) (4132:4132:4132))
        (PORT d[7] (1098:1098:1098) (1283:1283:1283))
        (PORT d[8] (3398:3398:3398) (3878:3878:3878))
        (PORT d[9] (2595:2595:2595) (2975:2975:2975))
        (PORT d[10] (3446:3446:3446) (3922:3922:3922))
        (PORT d[11] (1985:1985:1985) (2281:2281:2281))
        (PORT d[12] (3531:3531:3531) (4037:4037:4037))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (2194:2194:2194) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3036:3036:3036))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (2194:2194:2194) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3381:3381:3381))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (2197:2197:2197) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT d[0] (2197:2197:2197) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3746:3746:3746))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2235:2235:2235) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2120:2120:2120))
        (PORT d[1] (1406:1406:1406) (1627:1627:1627))
        (PORT d[2] (1664:1664:1664) (1960:1960:1960))
        (PORT d[3] (2241:2241:2241) (2619:2619:2619))
        (PORT d[4] (3315:3315:3315) (3807:3807:3807))
        (PORT d[5] (2990:2990:2990) (3470:3470:3470))
        (PORT d[6] (3557:3557:3557) (4098:4098:4098))
        (PORT d[7] (2862:2862:2862) (3289:3289:3289))
        (PORT d[8] (3410:3410:3410) (3891:3891:3891))
        (PORT d[9] (2585:2585:2585) (2964:2964:2964))
        (PORT d[10] (3433:3433:3433) (3902:3902:3902))
        (PORT d[11] (1951:1951:1951) (2243:2243:2243))
        (PORT d[12] (3525:3525:3525) (4030:4030:4030))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (2232:2232:2232) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (3173:3173:3173))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (2232:2232:2232) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3393:3393:3393))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2235:2235:2235) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (2235:2235:2235) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1631:1631:1631))
        (PORT datab (503:503:503) (574:574:574))
        (PORT datac (500:500:500) (563:563:563))
        (PORT datad (1754:1754:1754) (2006:2006:2006))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2872:2872:2872))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT ena (2238:2238:2238) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3723:3723:3723))
        (PORT d[1] (1599:1599:1599) (1852:1852:1852))
        (PORT d[2] (2994:2994:2994) (3490:3490:3490))
        (PORT d[3] (2559:2559:2559) (2974:2974:2974))
        (PORT d[4] (3635:3635:3635) (4170:4170:4170))
        (PORT d[5] (2938:2938:2938) (3391:3391:3391))
        (PORT d[6] (3630:3630:3630) (4180:4180:4180))
        (PORT d[7] (2814:2814:2814) (3259:3259:3259))
        (PORT d[8] (4327:4327:4327) (4908:4908:4908))
        (PORT d[9] (3537:3537:3537) (4059:4059:4059))
        (PORT d[10] (4064:4064:4064) (4608:4608:4608))
        (PORT d[11] (3532:3532:3532) (4049:4049:4049))
        (PORT d[12] (3568:3568:3568) (4088:4088:4088))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (PORT ena (2235:2235:2235) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (3085:3085:3085))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (PORT ena (2235:2235:2235) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3868:3868:3868))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT ena (2238:2238:2238) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT d[0] (2238:2238:2238) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3786:3786:3786))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (2244:2244:2244) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2151:2151:2151))
        (PORT d[1] (3196:3196:3196) (3679:3679:3679))
        (PORT d[2] (1478:1478:1478) (1751:1751:1751))
        (PORT d[3] (2229:2229:2229) (2603:2603:2603))
        (PORT d[4] (3309:3309:3309) (3801:3801:3801))
        (PORT d[5] (2830:2830:2830) (3290:3290:3290))
        (PORT d[6] (3409:3409:3409) (3933:3933:3933))
        (PORT d[7] (2849:2849:2849) (3270:3270:3270))
        (PORT d[8] (3422:3422:3422) (3908:3908:3908))
        (PORT d[9] (2588:2588:2588) (2970:2970:2970))
        (PORT d[10] (3277:3277:3277) (3728:3728:3728))
        (PORT d[11] (1823:1823:1823) (2097:2097:2097))
        (PORT d[12] (3357:3357:3357) (3842:3842:3842))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (2241:2241:2241) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3399:3399:3399))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (2241:2241:2241) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (3363:3363:3363))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (2244:2244:2244) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (2244:2244:2244) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1628:1628:1628))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1097:1097:1097) (1250:1250:1250))
        (PORT datad (502:502:502) (559:559:559))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2435:2435:2435))
        (PORT datab (1074:1074:1074) (1283:1283:1283))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3073:3073:3073))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (4737:4737:4737) (4189:4189:4189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (4098:4098:4098))
        (PORT d[1] (2311:2311:2311) (2686:2686:2686))
        (PORT d[2] (1521:1521:1521) (1787:1787:1787))
        (PORT d[3] (3210:3210:3210) (3732:3732:3732))
        (PORT d[4] (3982:3982:3982) (4571:4571:4571))
        (PORT d[5] (3059:3059:3059) (3519:3519:3519))
        (PORT d[6] (3891:3891:3891) (4483:4483:4483))
        (PORT d[7] (2868:2868:2868) (3317:3317:3317))
        (PORT d[8] (3613:3613:3613) (4153:4153:4153))
        (PORT d[9] (3968:3968:3968) (4583:4583:4583))
        (PORT d[10] (1484:1484:1484) (1714:1714:1714))
        (PORT d[11] (2135:2135:2135) (2470:2470:2470))
        (PORT d[12] (3682:3682:3682) (4218:4218:4218))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4734:4734:4734) (4188:4188:4188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3749:3749:3749))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4734:4734:4734) (4188:4188:4188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (4229:4229:4229))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (4737:4737:4737) (4189:4189:4189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (4737:4737:4737) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3426:3426:3426))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT ena (4722:4722:4722) (4179:4179:4179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3948:3948:3948))
        (PORT d[1] (2301:2301:2301) (2671:2671:2671))
        (PORT d[2] (1692:1692:1692) (1968:1968:1968))
        (PORT d[3] (3233:3233:3233) (3761:3761:3761))
        (PORT d[4] (3972:3972:3972) (4558:4558:4558))
        (PORT d[5] (3103:3103:3103) (3572:3572:3572))
        (PORT d[6] (4025:4025:4025) (4627:4627:4627))
        (PORT d[7] (2865:2865:2865) (3315:3315:3315))
        (PORT d[8] (4510:4510:4510) (5109:5109:5109))
        (PORT d[9] (3966:3966:3966) (4577:4577:4577))
        (PORT d[10] (1630:1630:1630) (1881:1881:1881))
        (PORT d[11] (2294:2294:2294) (2652:2652:2652))
        (PORT d[12] (3927:3927:3927) (4502:4502:4502))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (PORT ena (4719:4719:4719) (4178:4178:4178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3271:3271:3271))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (PORT ena (4719:4719:4719) (4178:4178:4178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (4222:4222:4222))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT ena (4722:4722:4722) (4179:4179:4179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT d[0] (4722:4722:4722) (4179:4179:4179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1032:1032:1032))
        (PORT datab (1196:1196:1196) (1408:1408:1408))
        (PORT datac (1166:1166:1166) (1326:1326:1326))
        (PORT datad (1273:1273:1273) (1509:1509:1509))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3527:3527:3527))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3532:3532:3532) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2491:2491:2491))
        (PORT d[1] (1382:1382:1382) (1609:1609:1609))
        (PORT d[2] (1491:1491:1491) (1759:1759:1759))
        (PORT d[3] (1311:1311:1311) (1539:1539:1539))
        (PORT d[4] (4133:4133:4133) (4744:4744:4744))
        (PORT d[5] (2632:2632:2632) (3034:3034:3034))
        (PORT d[6] (3472:3472:3472) (3985:3985:3985))
        (PORT d[7] (2665:2665:2665) (3086:3086:3086))
        (PORT d[8] (2821:2821:2821) (3239:3239:3239))
        (PORT d[9] (3378:3378:3378) (3874:3874:3874))
        (PORT d[10] (1484:1484:1484) (1687:1687:1687))
        (PORT d[11] (2043:2043:2043) (2357:2357:2357))
        (PORT d[12] (3227:3227:3227) (3714:3714:3714))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3529:3529:3529) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1941:1941:1941))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3529:3529:3529) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (3204:3204:3204))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3532:3532:3532) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (3532:3532:3532) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3687:3687:3687))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (3733:3733:3733) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2497:2497:2497))
        (PORT d[1] (1703:1703:1703) (1970:1970:1970))
        (PORT d[2] (1307:1307:1307) (1547:1547:1547))
        (PORT d[3] (1483:1483:1483) (1733:1733:1733))
        (PORT d[4] (3986:3986:3986) (4575:4575:4575))
        (PORT d[5] (2626:2626:2626) (3022:3022:3022))
        (PORT d[6] (3459:3459:3459) (3965:3965:3965))
        (PORT d[7] (2666:2666:2666) (3087:3087:3087))
        (PORT d[8] (3003:3003:3003) (3448:3448:3448))
        (PORT d[9] (3373:3373:3373) (3868:3868:3868))
        (PORT d[10] (1508:1508:1508) (1718:1718:1718))
        (PORT d[11] (2067:2067:2067) (2390:2390:2390))
        (PORT d[12] (3397:3397:3397) (3902:3902:3902))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (3730:3730:3730) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3346:3346:3346))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (3730:3730:3730) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (3273:3273:3273))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (3733:3733:3733) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT d[0] (3733:3733:3733) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (578:578:578))
        (PORT datab (1202:1202:1202) (1415:1415:1415))
        (PORT datac (718:718:718) (809:809:809))
        (PORT datad (1281:1281:1281) (1517:1517:1517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2273:2273:2273) (2658:2658:2658))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1534:1534:1534))
        (PORT datab (841:841:841) (965:965:965))
        (PORT datac (1343:1343:1343) (1558:1558:1558))
        (PORT datad (1354:1354:1354) (1508:1508:1508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (174:174:174))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (440:440:440) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (410:410:410))
        (PORT datab (244:244:244) (295:295:295))
        (PORT datad (333:333:333) (388:388:388))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (698:698:698) (779:779:779))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[11\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (464:464:464))
        (PORT datab (815:815:815) (959:959:959))
        (PORT datac (655:655:655) (763:763:763))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (277:277:277))
        (PORT datac (659:659:659) (770:770:770))
        (PORT datad (345:345:345) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1489:1489:1489))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (514:514:514))
        (PORT datad (492:492:492) (583:583:583))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.010\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (1811:1811:1811))
        (PORT datab (470:470:470) (557:557:557))
        (PORT datad (314:314:314) (375:375:375))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (549:549:549))
        (PORT datab (374:374:374) (453:453:453))
        (PORT datac (1143:1143:1143) (1301:1301:1301))
        (PORT datad (394:394:394) (485:485:485))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (958:958:958) (1068:1068:1068))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (459:459:459))
        (PORT datab (377:377:377) (466:466:466))
        (PORT datac (371:371:371) (456:456:456))
        (PORT datad (489:489:489) (571:571:571))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (672:672:672))
        (PORT datac (467:467:467) (551:551:551))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (551:551:551) (661:661:661))
        (PORT datad (354:354:354) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[14\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (690:690:690))
        (PORT datab (404:404:404) (480:480:480))
        (PORT datac (562:562:562) (670:670:670))
        (PORT datad (597:597:597) (695:695:695))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (594:594:594))
        (PORT datab (511:511:511) (609:609:609))
        (PORT datac (318:318:318) (384:384:384))
        (PORT datad (485:485:485) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datac (590:590:590) (715:715:715))
        (PORT datad (493:493:493) (581:581:581))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (347:347:347) (408:408:408))
        (PORT datac (541:541:541) (649:649:649))
        (PORT datad (360:360:360) (425:425:425))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (459:459:459))
        (PORT datab (221:221:221) (278:278:278))
        (PORT datac (370:370:370) (455:455:455))
        (PORT datad (488:488:488) (570:570:570))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (676:676:676))
        (PORT datac (342:342:342) (410:410:410))
        (PORT datad (200:200:200) (252:252:252))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (544:544:544) (652:652:652))
        (PORT datad (358:358:358) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (509:509:509))
        (PORT datab (363:363:363) (450:450:450))
        (PORT datac (524:524:524) (620:620:620))
        (PORT datad (403:403:403) (497:497:497))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (416:416:416) (518:518:518))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (591:591:591))
        (PORT datab (559:559:559) (668:668:668))
        (PORT datac (426:426:426) (486:486:486))
        (PORT datad (360:360:360) (426:426:426))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (587:587:587))
        (PORT datab (502:502:502) (600:600:600))
        (PORT datac (321:321:321) (386:386:386))
        (PORT datad (488:488:488) (577:577:577))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (531:531:531))
        (PORT datac (369:369:369) (436:436:436))
        (PORT datad (452:452:452) (532:532:532))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (349:349:349))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (405:405:405) (497:497:497))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT sload (784:784:784) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1093:1093:1093) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (514:514:514))
        (PORT datab (386:386:386) (472:472:472))
        (PORT datac (528:528:528) (624:624:624))
        (PORT datad (407:407:407) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (539:539:539))
        (PORT datab (493:493:493) (578:578:578))
        (PORT datac (352:352:352) (420:420:420))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (420:420:420))
        (PORT datab (521:521:521) (609:609:609))
        (PORT datac (413:413:413) (486:486:486))
        (PORT datad (385:385:385) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (533:533:533))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1093:1093:1093) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (535:535:535))
        (PORT datab (378:378:378) (469:469:469))
        (PORT datac (478:478:478) (563:563:563))
        (PORT datad (360:360:360) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (780:780:780) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[13\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (500:500:500))
        (PORT datac (514:514:514) (602:602:602))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (379:379:379))
        (PORT datab (836:836:836) (983:983:983))
        (PORT datad (368:368:368) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (618:618:618))
        (PORT sload (1165:1165:1165) (1303:1303:1303))
        (PORT ena (772:772:772) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (636:636:636))
        (PORT datac (671:671:671) (796:796:796))
        (PORT datad (598:598:598) (721:721:721))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (996:996:996))
        (PORT datab (413:413:413) (501:501:501))
        (PORT datac (442:442:442) (521:521:521))
        (PORT datad (368:368:368) (426:426:426))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (802:802:802) (901:901:901))
        (PORT clrn (1337:1337:1337) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (230:230:230))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (645:645:645) (729:729:729))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (572:572:572))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (463:463:463) (533:533:533))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (636:636:636))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (1242:1242:1242) (1403:1403:1403))
        (PORT datad (215:215:215) (268:268:268))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (390:390:390))
        (PORT datab (245:245:245) (297:297:297))
        (PORT datad (236:236:236) (289:289:289))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1111:1111:1111) (1255:1255:1255))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1466:1466:1466))
        (PORT datab (699:699:699) (802:802:802))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (283:283:283))
        (PORT datad (550:550:550) (655:655:655))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (680:680:680))
        (PORT datab (610:610:610) (702:702:702))
        (PORT datad (290:290:290) (344:344:344))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (492:492:492))
        (PORT datab (971:971:971) (1135:1135:1135))
        (PORT datac (334:334:334) (397:397:397))
        (PORT datad (789:789:789) (910:910:910))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (410:410:410))
        (PORT datab (245:245:245) (298:298:298))
        (PORT datad (316:316:316) (370:370:370))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (966:966:966) (1101:1101:1101))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[10\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (466:466:466))
        (PORT datab (816:816:816) (960:960:960))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (494:494:494) (585:585:585))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (363:363:363))
        (PORT datab (903:903:903) (1043:1043:1043))
        (PORT datad (119:119:119) (136:136:136))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (789:789:789) (856:856:856))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (PORT sload (672:672:672) (753:753:753))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (760:760:760))
        (PORT datab (574:574:574) (680:680:680))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (767:767:767))
        (PORT datab (489:489:489) (586:586:586))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (678:678:678))
        (PORT datab (384:384:384) (468:468:468))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (451:451:451))
        (PORT datab (547:547:547) (650:650:650))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (745:745:745))
        (PORT datab (475:475:475) (561:561:561))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (562:562:562))
        (PORT datab (455:455:455) (544:544:544))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (360:360:360))
        (PORT datab (625:625:625) (731:731:731))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (571:571:571))
        (PORT datab (304:304:304) (369:369:369))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (809:809:809))
        (PORT datab (490:490:490) (585:585:585))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (906:906:906))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (519:519:519) (613:613:613))
        (PORT datad (535:535:535) (642:642:642))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (588:588:588) (681:681:681))
        (PORT datac (707:707:707) (844:844:844))
        (PORT datad (956:956:956) (1117:1117:1117))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (438:438:438))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (339:339:339) (402:402:402))
        (PORT datad (955:955:955) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (382:382:382))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (869:869:869) (986:986:986))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (557:557:557) (644:644:644))
        (PORT sload (958:958:958) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (953:953:953))
        (PORT datab (1084:1084:1084) (1275:1275:1275))
        (PORT datac (822:822:822) (997:997:997))
        (PORT datad (350:350:350) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (627:627:627) (709:709:709))
        (PORT clrn (1151:1151:1151) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (261:261:261))
        (PORT datab (513:513:513) (611:611:611))
        (PORT datac (636:636:636) (743:743:743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (991:991:991))
        (PORT datad (470:470:470) (554:554:554))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (865:865:865))
        (PORT datab (558:558:558) (666:666:666))
        (PORT datac (131:131:131) (167:167:167))
        (PORT datad (147:147:147) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (642:642:642) (716:716:716))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (524:524:524) (571:571:571))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (291:291:291))
        (PORT datab (230:230:230) (292:292:292))
        (PORT datac (224:224:224) (281:281:281))
        (PORT datad (220:220:220) (275:275:275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (215:215:215))
        (PORT datab (235:235:235) (292:292:292))
        (PORT datac (303:303:303) (359:359:359))
        (PORT datad (360:360:360) (440:440:440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (609:609:609))
        (PORT datac (448:448:448) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (567:567:567))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (477:477:477) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1133:1133:1133) (1298:1298:1298))
        (PORT datac (162:162:162) (191:191:191))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (545:545:545))
        (PORT datab (243:243:243) (295:295:295))
        (PORT datad (239:239:239) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1223:1223:1223) (1382:1382:1382))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (770:770:770))
        (PORT datab (405:405:405) (497:497:497))
        (PORT datac (477:477:477) (550:550:550))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (755:755:755))
        (PORT datac (511:511:511) (576:576:576))
        (PORT datad (464:464:464) (527:527:527))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (271:271:271))
        (PORT datac (951:951:951) (1100:1100:1100))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[11\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (397:397:397) (476:476:476))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (380:380:380))
        (PORT datab (838:838:838) (986:986:986))
        (PORT datad (353:353:353) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (726:726:726) (833:833:833))
        (PORT sload (1165:1165:1165) (1303:1303:1303))
        (PORT ena (772:772:772) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (280:280:280))
        (PORT datad (1116:1116:1116) (1287:1287:1287))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (649:649:649))
        (PORT datac (615:615:615) (720:720:720))
        (PORT datad (593:593:593) (715:715:715))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (1024:1024:1024))
        (PORT datab (1084:1084:1084) (1275:1275:1275))
        (PORT datac (352:352:352) (407:407:407))
        (PORT datad (797:797:797) (923:923:923))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (807:807:807) (919:919:919))
        (PORT clrn (1151:1151:1151) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (516:516:516) (615:615:615))
        (PORT datad (749:749:749) (871:871:871))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (325:325:325))
        (PORT datab (421:421:421) (484:484:484))
        (PORT datac (453:453:453) (523:523:523))
        (PORT datad (1131:1131:1131) (1281:1281:1281))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (524:524:524))
        (PORT datab (243:243:243) (295:295:295))
        (PORT datad (239:239:239) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (613:613:613) (688:688:688))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (486:486:486))
        (PORT datab (675:675:675) (800:800:800))
        (PORT datac (328:328:328) (379:379:379))
        (PORT datad (358:358:358) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (752:752:752))
        (PORT datab (476:476:476) (547:547:547))
        (PORT datad (513:513:513) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (560:560:560))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1024:1024:1024) (1140:1140:1140))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (1038:1038:1038) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (423:423:423))
        (PORT datab (723:723:723) (865:865:865))
        (PORT datad (345:345:345) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (490:490:490) (537:537:537))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (952:952:952) (901:901:901))
        (PORT sload (899:899:899) (837:837:837))
        (PORT ena (1648:1648:1648) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (634:634:634))
        (PORT datab (810:810:810) (944:944:944))
        (PORT datac (664:664:664) (778:778:778))
        (PORT datad (855:855:855) (999:999:999))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (3219:3219:3219))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2910:2910:2910))
        (PORT d[1] (2584:2584:2584) (2998:2998:2998))
        (PORT d[2] (2277:2277:2277) (2673:2673:2673))
        (PORT d[3] (1825:1825:1825) (2143:2143:2143))
        (PORT d[4] (2874:2874:2874) (3298:3298:3298))
        (PORT d[5] (2208:2208:2208) (2558:2558:2558))
        (PORT d[6] (3072:3072:3072) (3546:3546:3546))
        (PORT d[7] (2270:2270:2270) (2631:2631:2631))
        (PORT d[8] (3439:3439:3439) (3901:3901:3901))
        (PORT d[9] (2816:2816:2816) (3239:3239:3239))
        (PORT d[10] (3482:3482:3482) (3941:3941:3941))
        (PORT d[11] (2806:2806:2806) (3231:3231:3231))
        (PORT d[12] (2996:2996:2996) (3437:3437:3437))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (3093:3093:3093) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3188:3188:3188))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (3093:3093:3093) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2784:2784:2784))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (3096:3096:3096) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2206:2206:2206))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (1767:1767:1767) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3192:3192:3192))
        (PORT d[1] (2533:2533:2533) (2949:2949:2949))
        (PORT d[2] (2247:2247:2247) (2613:2613:2613))
        (PORT d[3] (1995:1995:1995) (2346:2346:2346))
        (PORT d[4] (2046:2046:2046) (2306:2306:2306))
        (PORT d[5] (2421:2421:2421) (2820:2820:2820))
        (PORT d[6] (2452:2452:2452) (2807:2807:2807))
        (PORT d[7] (1412:1412:1412) (1667:1667:1667))
        (PORT d[8] (2184:2184:2184) (2494:2494:2494))
        (PORT d[9] (2384:2384:2384) (2733:2733:2733))
        (PORT d[10] (2693:2693:2693) (3058:3058:3058))
        (PORT d[11] (2588:2588:2588) (2981:2981:2981))
        (PORT d[12] (2109:2109:2109) (2389:2389:2389))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (1764:1764:1764) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (3227:3227:3227))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (1764:1764:1764) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2104:2104:2104))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (1767:1767:1767) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (1767:1767:1767) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1889:1889:1889))
        (PORT datac (1255:1255:1255) (1441:1441:1441))
        (PORT datad (851:851:851) (973:973:973))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1153:1153:1153))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2745:2745:2745) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2406:2406:2406))
        (PORT d[1] (1788:1788:1788) (2074:2074:2074))
        (PORT d[2] (2606:2606:2606) (3036:3036:3036))
        (PORT d[3] (2669:2669:2669) (3114:3114:3114))
        (PORT d[4] (1894:1894:1894) (2143:2143:2143))
        (PORT d[5] (1406:1406:1406) (1603:1603:1603))
        (PORT d[6] (1796:1796:1796) (2039:2039:2039))
        (PORT d[7] (2304:2304:2304) (2669:2669:2669))
        (PORT d[8] (2211:2211:2211) (2529:2529:2529))
        (PORT d[9] (3088:3088:3088) (3525:3525:3525))
        (PORT d[10] (2875:2875:2875) (3265:3265:3265))
        (PORT d[11] (3169:3169:3169) (3653:3653:3653))
        (PORT d[12] (2115:2115:2115) (2400:2400:2400))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2742:2742:2742) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3292:3292:3292))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2742:2742:2742) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2035:2035:2035))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2745:2745:2745) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (2745:2745:2745) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3515:3515:3515))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4004:4004:4004) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (3093:3093:3093))
        (PORT d[1] (2291:2291:2291) (2663:2663:2663))
        (PORT d[2] (1922:1922:1922) (2269:2269:2269))
        (PORT d[3] (1915:1915:1915) (2252:2252:2252))
        (PORT d[4] (1768:1768:1768) (2009:2009:2009))
        (PORT d[5] (1889:1889:1889) (2205:2205:2205))
        (PORT d[6] (2403:2403:2403) (2727:2727:2727))
        (PORT d[7] (1728:1728:1728) (2007:2007:2007))
        (PORT d[8] (1989:1989:1989) (2276:2276:2276))
        (PORT d[9] (2639:2639:2639) (3033:3033:3033))
        (PORT d[10] (1870:1870:1870) (2136:2136:2136))
        (PORT d[11] (2468:2468:2468) (2845:2845:2845))
        (PORT d[12] (2052:2052:2052) (2325:2325:2325))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4001:4001:4001) (3561:3561:3561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3308:3308:3308))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4001:4001:4001) (3561:3561:3561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2267:2267:2267))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4004:4004:4004) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (4004:4004:4004) (3562:3562:3562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1888:1888:1888))
        (PORT datab (365:365:365) (423:423:423))
        (PORT datac (1025:1025:1025) (1189:1189:1189))
        (PORT datad (1887:1887:1887) (2224:2224:2224))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2257:2257:2257))
        (PORT datab (2306:2306:2306) (2694:2694:2694))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1460:1460:1460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (870:870:870) (1024:1024:1024))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (871:871:871) (1024:1024:1024))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (874:874:874))
        (PORT d[1] (1022:1022:1022) (1157:1157:1157))
        (PORT d[2] (1148:1148:1148) (1331:1331:1331))
        (PORT d[3] (2363:2363:2363) (2722:2722:2722))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (2766:2766:2766) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1320:1320:1320))
        (PORT d[1] (1467:1467:1467) (1693:1693:1693))
        (PORT d[2] (2805:2805:2805) (3277:3277:3277))
        (PORT d[3] (1395:1395:1395) (1622:1622:1622))
        (PORT d[4] (1454:1454:1454) (1662:1662:1662))
        (PORT d[5] (2830:2830:2830) (3280:3280:3280))
        (PORT d[6] (2652:2652:2652) (3017:3017:3017))
        (PORT d[7] (1337:1337:1337) (1566:1566:1566))
        (PORT d[8] (1327:1327:1327) (1524:1524:1524))
        (PORT d[9] (2357:2357:2357) (2700:2700:2700))
        (PORT d[10] (985:985:985) (1128:1128:1128))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (2763:2763:2763) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1545:1545:1545))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (2763:2763:2763) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1772:1772:1772))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (2766:2766:2766) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (2766:2766:2766) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1889:1889:1889))
        (PORT datab (2307:2307:2307) (2694:2694:2694))
        (PORT datac (1235:1235:1235) (1390:1390:1390))
        (PORT datad (1889:1889:1889) (2226:2226:2226))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (3020:3020:3020))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (3288:3288:3288) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2658:2658:2658))
        (PORT d[1] (2407:2407:2407) (2798:2798:2798))
        (PORT d[2] (2069:2069:2069) (2433:2433:2433))
        (PORT d[3] (1517:1517:1517) (1791:1791:1791))
        (PORT d[4] (2705:2705:2705) (3099:3099:3099))
        (PORT d[5] (2031:2031:2031) (2358:2358:2358))
        (PORT d[6] (3104:3104:3104) (3585:3585:3585))
        (PORT d[7] (2087:2087:2087) (2419:2419:2419))
        (PORT d[8] (3269:3269:3269) (3707:3707:3707))
        (PORT d[9] (2932:2932:2932) (3371:3371:3371))
        (PORT d[10] (3316:3316:3316) (3756:3756:3756))
        (PORT d[11] (2625:2625:2625) (3024:3024:3024))
        (PORT d[12] (2805:2805:2805) (3218:3218:3218))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (3285:3285:3285) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2786:2786:2786))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (3285:3285:3285) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2598:2598:2598))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (3288:3288:3288) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (3288:3288:3288) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2160:2160:2160))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (1907:1907:1907) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2870:2870:2870))
        (PORT d[1] (2226:2226:2226) (2592:2592:2592))
        (PORT d[2] (2105:2105:2105) (2440:2440:2440))
        (PORT d[3] (1841:1841:1841) (2164:2164:2164))
        (PORT d[4] (2059:2059:2059) (2322:2322:2322))
        (PORT d[5] (2235:2235:2235) (2603:2603:2603))
        (PORT d[6] (2560:2560:2560) (2917:2917:2917))
        (PORT d[7] (1566:1566:1566) (1831:1831:1831))
        (PORT d[8] (2186:2186:2186) (2493:2493:2493))
        (PORT d[9] (2487:2487:2487) (2837:2837:2837))
        (PORT d[10] (2545:2545:2545) (2884:2884:2884))
        (PORT d[11] (2468:2468:2468) (2850:2850:2850))
        (PORT d[12] (2130:2130:2130) (2418:2418:2418))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (1904:1904:1904) (1731:1731:1731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2370:2370:2370))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (1904:1904:1904) (1731:1731:1731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (2067:2067:2067))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (1907:1907:1907) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT d[0] (1907:1907:1907) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2513:2513:2513))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (3377:3377:3377) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3482:3482:3482))
        (PORT d[1] (2816:2816:2816) (3255:3255:3255))
        (PORT d[2] (2475:2475:2475) (2906:2906:2906))
        (PORT d[3] (2570:2570:2570) (2997:2997:2997))
        (PORT d[4] (2656:2656:2656) (3014:3014:3014))
        (PORT d[5] (2450:2450:2450) (2847:2847:2847))
        (PORT d[6] (2302:2302:2302) (2620:2620:2620))
        (PORT d[7] (2254:2254:2254) (2605:2605:2605))
        (PORT d[8] (2450:2450:2450) (2794:2794:2794))
        (PORT d[9] (2116:2116:2116) (2399:2399:2399))
        (PORT d[10] (2165:2165:2165) (2462:2462:2462))
        (PORT d[11] (2824:2824:2824) (3251:3251:3251))
        (PORT d[12] (2455:2455:2455) (2799:2799:2799))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (3374:3374:3374) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2937:2937:2937))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (3374:3374:3374) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1790:1790:1790))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (3377:3377:3377) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (3377:3377:3377) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1348:1348:1348))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (1535:1535:1535) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3944:3944:3944))
        (PORT d[1] (3059:3059:3059) (3542:3542:3542))
        (PORT d[2] (2438:2438:2438) (2850:2850:2850))
        (PORT d[3] (2362:2362:2362) (2766:2766:2766))
        (PORT d[4] (1909:1909:1909) (2169:2169:2169))
        (PORT d[5] (2777:2777:2777) (3221:3221:3221))
        (PORT d[6] (2180:2180:2180) (2477:2477:2477))
        (PORT d[7] (2119:2119:2119) (2457:2457:2457))
        (PORT d[8] (1830:1830:1830) (2081:2081:2081))
        (PORT d[9] (2911:2911:2911) (3328:3328:3328))
        (PORT d[10] (2860:2860:2860) (3247:3247:3247))
        (PORT d[11] (2982:2982:2982) (3442:3442:3442))
        (PORT d[12] (2102:2102:2102) (2380:2380:2380))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (1532:1532:1532) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2801:2801:2801))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (1532:1532:1532) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1899:1899:1899))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (1535:1535:1535) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (1535:1535:1535) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1890:1890:1890))
        (PORT datab (662:662:662) (777:777:777))
        (PORT datac (441:441:441) (497:497:497))
        (PORT datad (1890:1890:1890) (2228:2228:2228))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1888:1888:1888))
        (PORT datab (1701:1701:1701) (1920:1920:1920))
        (PORT datac (974:974:974) (1102:1102:1102))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2184:2184:2184))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (1745:1745:1745) (1584:1584:1584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (3381:3381:3381))
        (PORT d[1] (2713:2713:2713) (3154:3154:3154))
        (PORT d[2] (2080:2080:2080) (2445:2445:2445))
        (PORT d[3] (2334:2334:2334) (2735:2735:2735))
        (PORT d[4] (1911:1911:1911) (2161:2161:2161))
        (PORT d[5] (2586:2586:2586) (3006:3006:3006))
        (PORT d[6] (2382:2382:2382) (2723:2723:2723))
        (PORT d[7] (1923:1923:1923) (2238:2238:2238))
        (PORT d[8] (2014:2014:2014) (2299:2299:2299))
        (PORT d[9] (2558:2558:2558) (2927:2927:2927))
        (PORT d[10] (2664:2664:2664) (3017:3017:3017))
        (PORT d[11] (2609:2609:2609) (3006:3006:3006))
        (PORT d[12] (2093:2093:2093) (2374:2374:2374))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (1742:1742:1742) (1583:1583:1583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2684:2684:2684))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (1742:1742:1742) (1583:1583:1583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2323:2323:2323))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (1745:1745:1745) (1584:1584:1584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (1745:1745:1745) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3307:3307:3307))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3249:3249:3249) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2419:2419:2419))
        (PORT d[1] (2436:2436:2436) (2818:2818:2818))
        (PORT d[2] (1901:1901:1901) (2241:2241:2241))
        (PORT d[3] (1649:1649:1649) (1936:1936:1936))
        (PORT d[4] (2354:2354:2354) (2706:2706:2706))
        (PORT d[5] (1903:1903:1903) (2227:2227:2227))
        (PORT d[6] (3153:3153:3153) (3622:3622:3622))
        (PORT d[7] (1959:1959:1959) (2260:2260:2260))
        (PORT d[8] (2477:2477:2477) (2816:2816:2816))
        (PORT d[9] (2449:2449:2449) (2814:2814:2814))
        (PORT d[10] (2562:2562:2562) (2919:2919:2919))
        (PORT d[11] (1861:1861:1861) (2150:2150:2150))
        (PORT d[12] (2448:2448:2448) (2806:2806:2806))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3246:3246:3246) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (3256:3256:3256))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3246:3246:3246) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2434:2434:2434))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3249:3249:3249) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (3249:3249:3249) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1888:1888:1888))
        (PORT datab (796:796:796) (905:905:905))
        (PORT datac (1091:1091:1091) (1247:1247:1247))
        (PORT datad (1886:1886:1886) (2223:2223:2223))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2034:2034:2034))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (1565:1565:1565) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3527:3527:3527))
        (PORT d[1] (2731:2731:2731) (3177:3177:3177))
        (PORT d[2] (2442:2442:2442) (2836:2836:2836))
        (PORT d[3] (2349:2349:2349) (2750:2750:2750))
        (PORT d[4] (1906:1906:1906) (2158:2158:2158))
        (PORT d[5] (2601:2601:2601) (3026:3026:3026))
        (PORT d[6] (1796:1796:1796) (2035:2035:2035))
        (PORT d[7] (1924:1924:1924) (2234:2234:2234))
        (PORT d[8] (2014:2014:2014) (2303:2303:2303))
        (PORT d[9] (2559:2559:2559) (2928:2928:2928))
        (PORT d[10] (2390:2390:2390) (2714:2714:2714))
        (PORT d[11] (2796:2796:2796) (3226:3226:3226))
        (PORT d[12] (2093:2093:2093) (2371:2371:2371))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (1562:1562:1562) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2716:2716:2716))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (1562:1562:1562) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2312:2312:2312))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (1565:1565:1565) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1565:1565:1565) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2195:2195:2195))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT ena (1773:1773:1773) (1607:1607:1607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (3059:3059:3059))
        (PORT d[1] (2552:2552:2552) (2973:2973:2973))
        (PORT d[2] (2256:2256:2256) (2624:2624:2624))
        (PORT d[3] (2151:2151:2151) (2523:2523:2523))
        (PORT d[4] (2213:2213:2213) (2493:2493:2493))
        (PORT d[5] (2415:2415:2415) (2809:2809:2809))
        (PORT d[6] (1957:1957:1957) (2212:2212:2212))
        (PORT d[7] (1743:1743:1743) (2030:2030:2030))
        (PORT d[8] (2181:2181:2181) (2491:2491:2491))
        (PORT d[9] (2538:2538:2538) (2903:2903:2903))
        (PORT d[10] (2560:2560:2560) (2904:2904:2904))
        (PORT d[11] (2624:2624:2624) (3030:3030:3030))
        (PORT d[12] (2096:2096:2096) (2374:2374:2374))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT ena (1770:1770:1770) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2266:2266:2266))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT ena (1770:1770:1770) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2111:2111:2111))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT ena (1773:1773:1773) (1607:1607:1607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (1773:1773:1773) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1887:1887:1887))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (703:703:703) (822:822:822))
        (PORT datad (684:684:684) (776:776:776))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1731:1731:1731))
        (PORT datab (2308:2308:2308) (2696:2696:2696))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1728:1728:1728))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (279:279:279) (324:324:324))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (729:729:729))
        (PORT datac (930:930:930) (1061:1061:1061))
        (PORT datad (341:341:341) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (852:852:852))
        (PORT datad (602:602:602) (699:699:699))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (353:353:353))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (498:498:498) (556:556:556))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (276:276:276))
        (PORT datab (163:163:163) (215:215:215))
        (PORT datad (536:536:536) (635:635:635))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT ena (497:497:497) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datac (440:440:440) (503:503:503))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (469:469:469))
        (PORT datab (371:371:371) (440:440:440))
        (PORT datac (313:313:313) (370:370:370))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (504:504:504) (568:568:568))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (567:567:567))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (474:474:474) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (955:955:955))
        (PORT datab (1082:1082:1082) (1272:1272:1272))
        (PORT datac (813:813:813) (986:986:986))
        (PORT datad (300:300:300) (344:344:344))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (548:548:548) (629:629:629))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (734:734:734))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (969:969:969))
        (PORT datab (201:201:201) (244:244:244))
        (PORT datac (132:132:132) (176:176:176))
        (PORT datad (322:322:322) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (314:314:314))
        (PORT datad (176:176:176) (207:207:207))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (501:501:501) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (489:489:489))
        (PORT datab (680:680:680) (806:806:806))
        (PORT datac (325:325:325) (376:376:376))
        (PORT datad (392:392:392) (472:472:472))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (632:632:632))
        (PORT datac (805:805:805) (905:905:905))
        (PORT datad (471:471:471) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (587:587:587) (700:700:700))
        (PORT datad (475:475:475) (560:560:560))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (546:546:546))
        (PORT datac (603:603:603) (697:697:697))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (826:826:826))
        (PORT datab (626:626:626) (729:729:729))
        (PORT datac (455:455:455) (515:515:515))
        (PORT datad (201:201:201) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (753:753:753) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (645:645:645))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (227:227:227))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datac (552:552:552) (661:661:661))
        (PORT datad (354:354:354) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.000\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (1812:1812:1812))
        (PORT datab (369:369:369) (455:455:455))
        (PORT datad (332:332:332) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (388:388:388))
        (PORT datab (229:229:229) (292:292:292))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (350:350:350) (382:382:382))
        (PORT sload (784:784:784) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (265:265:265))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1093:1093:1093) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (512:512:512))
        (PORT datab (368:368:368) (454:454:454))
        (PORT datac (526:526:526) (622:622:622))
        (PORT datad (405:405:405) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (530:530:530))
        (PORT datab (518:518:518) (615:615:615))
        (PORT datad (368:368:368) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (611:611:611))
        (PORT sload (668:668:668) (749:749:749))
        (PORT ena (653:653:653) (709:709:709))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (537:537:537))
        (PORT datab (353:353:353) (430:430:430))
        (PORT datac (367:367:367) (446:446:446))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (531:531:531))
        (PORT datab (487:487:487) (566:566:566))
        (PORT datac (319:319:319) (374:374:374))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (602:602:602) (639:639:639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (355:355:355) (434:434:434))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1093:1093:1093) (1219:1219:1219))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (505:505:505))
        (PORT datab (539:539:539) (640:640:640))
        (PORT datac (360:360:360) (431:431:431))
        (PORT datad (401:401:401) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (564:564:564))
        (PORT datac (336:336:336) (402:402:402))
        (PORT datad (199:199:199) (242:242:242))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (530:530:530))
        (PORT datab (488:488:488) (567:567:567))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (602:602:602) (639:639:639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (976:976:976) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (587:587:587))
        (PORT datab (503:503:503) (602:602:602))
        (PORT datac (484:484:484) (577:577:577))
        (PORT datad (196:196:196) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (565:565:565))
        (PORT datab (332:332:332) (394:394:394))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (532:532:532))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (448:448:448) (520:520:520))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (602:602:602) (639:639:639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (976:976:976) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (490:490:490))
        (PORT datab (518:518:518) (616:616:616))
        (PORT datac (363:363:363) (437:437:437))
        (PORT datad (797:797:797) (924:924:924))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (715:715:715) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (565:565:565))
        (PORT datab (210:210:210) (264:264:264))
        (PORT datac (460:460:460) (545:545:545))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (534:534:534))
        (PORT datab (484:484:484) (563:563:563))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (602:602:602) (639:639:639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (976:976:976) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (271:271:271))
        (PORT datab (649:649:649) (762:762:762))
        (PORT datac (373:373:373) (459:459:459))
        (PORT datad (491:491:491) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (560:560:560))
        (PORT datac (459:459:459) (542:542:542))
        (PORT datad (188:188:188) (231:231:231))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (451:451:451) (523:523:523))
        (PORT datad (405:405:405) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (602:602:602) (639:639:639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (976:976:976) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (586:586:586))
        (PORT datab (204:204:204) (263:263:263))
        (PORT datac (484:484:484) (576:576:576))
        (PORT datad (488:488:488) (578:578:578))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (561:561:561))
        (PORT datac (477:477:477) (564:564:564))
        (PORT datad (192:192:192) (241:241:241))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (534:534:534))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (339:339:339) (407:407:407))
        (PORT datad (466:466:466) (539:539:539))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (602:602:602) (639:639:639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (976:976:976) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (290:290:290))
        (PORT datab (649:649:649) (762:762:762))
        (PORT datac (373:373:373) (458:458:458))
        (PORT datad (490:490:490) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (825:825:825) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (538:538:538))
        (PORT datab (470:470:470) (554:554:554))
        (PORT datac (291:291:291) (346:346:346))
        (PORT datad (492:492:492) (583:583:583))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (359:359:359))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (615:615:615) (687:687:687))
        (PORT sload (598:598:598) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (436:436:436))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (594:594:594))
        (PORT datab (500:500:500) (598:598:598))
        (PORT datac (494:494:494) (587:587:587))
        (PORT datad (484:484:484) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (676:676:676))
        (PORT datab (223:223:223) (283:283:283))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (550:550:550) (660:660:660))
        (PORT datad (355:355:355) (419:419:419))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT asdata (526:526:526) (595:595:595))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (593:593:593))
        (PORT datab (509:509:509) (608:608:608))
        (PORT datac (442:442:442) (513:513:513))
        (PORT datad (486:486:486) (575:575:575))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (331:331:331) (395:395:395))
        (PORT datad (340:340:340) (405:405:405))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (567:567:567))
        (PORT datab (483:483:483) (574:574:574))
        (PORT datad (318:318:318) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (558:558:558))
        (PORT sload (1025:1025:1025) (1151:1151:1151))
        (PORT ena (742:742:742) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (493:493:493) (578:578:578))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (379:379:379) (451:451:451))
        (PORT datac (542:542:542) (651:651:651))
        (PORT datad (276:276:276) (317:317:317))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (264:264:264))
        (PORT datab (629:629:629) (732:732:732))
        (PORT datac (509:509:509) (581:581:581))
        (PORT datad (699:699:699) (828:828:828))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (753:753:753) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (753:753:753))
        (PORT datab (703:703:703) (835:835:835))
        (PORT datac (293:293:293) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (436:436:436))
        (PORT datac (333:333:333) (398:398:398))
        (PORT datad (342:342:342) (407:407:407))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (742:742:742))
        (PORT datab (536:536:536) (608:608:608))
        (PORT datad (287:287:287) (331:331:331))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (763:763:763) (860:860:860))
        (PORT sload (1165:1165:1165) (1303:1303:1303))
        (PORT ena (772:772:772) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (525:525:525))
        (PORT datac (507:507:507) (594:594:594))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (379:379:379))
        (PORT datab (835:835:835) (983:983:983))
        (PORT datad (504:504:504) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (540:540:540) (612:612:612))
        (PORT sload (1165:1165:1165) (1303:1303:1303))
        (PORT ena (772:772:772) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1305:1305:1305))
        (PORT datac (346:346:346) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (649:649:649))
        (PORT datac (554:554:554) (658:658:658))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (646:646:646))
        (PORT datab (711:711:711) (851:851:851))
        (PORT datac (1307:1307:1307) (1484:1484:1484))
        (PORT datad (206:206:206) (262:262:262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (753:753:753) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (548:548:548))
        (PORT datac (528:528:528) (626:626:626))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (382:382:382))
        (PORT datab (841:841:841) (989:989:989))
        (PORT datad (521:521:521) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (661:661:661) (750:750:750))
        (PORT sload (1165:1165:1165) (1303:1303:1303))
        (PORT ena (772:772:772) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (522:522:522))
        (PORT datac (492:492:492) (577:577:577))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (616:616:616))
        (PORT datab (713:713:713) (852:852:852))
        (PORT datac (1306:1306:1306) (1483:1483:1483))
        (PORT datad (194:194:194) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (753:753:753) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (547:547:547))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (740:740:740) (856:856:856))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (1008:1008:1008))
        (PORT datab (1080:1080:1080) (1270:1270:1270))
        (PORT datac (321:321:321) (373:373:373))
        (PORT datad (799:799:799) (925:925:925))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (647:647:647) (733:733:733))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (543:543:543))
        (PORT datab (503:503:503) (591:591:591))
        (PORT datac (854:854:854) (977:977:977))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (683:683:683))
        (PORT datab (368:368:368) (431:431:431))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (423:423:423))
        (PORT datab (463:463:463) (539:539:539))
        (PORT datac (580:580:580) (662:662:662))
        (PORT datad (814:814:814) (940:940:940))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT ena (809:809:809) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (483:483:483))
        (PORT datab (666:666:666) (782:782:782))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (278:278:278))
        (PORT datab (377:377:377) (443:443:443))
        (PORT datac (406:406:406) (501:501:501))
        (PORT datad (319:319:319) (363:363:363))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (549:549:549))
        (PORT datab (483:483:483) (560:560:560))
        (PORT datac (989:989:989) (1147:1147:1147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (171:171:171))
        (PORT datab (869:869:869) (1011:1011:1011))
        (PORT datac (107:107:107) (138:138:138))
        (PORT datad (966:966:966) (1117:1117:1117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (412:412:412))
        (PORT datac (332:332:332) (403:403:403))
        (PORT datad (623:623:623) (733:733:733))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (741:741:741))
        (PORT datad (639:639:639) (741:741:741))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1191:1191:1191))
        (PORT datab (799:799:799) (937:937:937))
        (PORT datac (471:471:471) (540:540:540))
        (PORT datad (652:652:652) (763:763:763))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (954:954:954))
        (PORT datac (343:343:343) (417:417:417))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (434:434:434) (495:495:495))
        (PORT datac (505:505:505) (588:588:588))
        (PORT datad (382:382:382) (452:452:452))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (659:659:659))
        (PORT datab (520:520:520) (619:619:619))
        (PORT datac (378:378:378) (458:458:458))
        (PORT datad (795:795:795) (922:922:922))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (715:715:715) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (641:641:641) (742:742:742))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (655:655:655))
        (PORT datab (400:400:400) (478:478:478))
        (PORT datac (290:290:290) (345:345:345))
        (PORT datad (311:311:311) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (695:695:695) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (688:688:688) (796:796:796))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (451:451:451))
        (PORT datab (457:457:457) (524:524:524))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (286:286:286))
        (PORT datab (372:372:372) (441:441:441))
        (PORT datac (343:343:343) (416:416:416))
        (PORT datad (551:551:551) (624:624:624))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (810:810:810) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (433:433:433))
        (PORT datab (521:521:521) (605:605:605))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (603:603:603))
        (PORT datac (341:341:341) (410:410:410))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (273:273:273))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datac (454:454:454) (513:513:513))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (440:440:440))
        (PORT datac (164:164:164) (192:192:192))
        (PORT datad (499:499:499) (578:578:578))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (773:773:773))
        (PORT datab (811:811:811) (946:946:946))
        (PORT datac (1107:1107:1107) (1278:1278:1278))
        (PORT datad (515:515:515) (608:608:608))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (637:637:637))
        (PORT datac (311:311:311) (363:363:363))
        (PORT datad (627:627:627) (725:725:725))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (1006:1006:1006))
        (PORT datab (1080:1080:1080) (1270:1270:1270))
        (PORT datac (343:343:343) (395:395:395))
        (PORT datad (799:799:799) (925:925:925))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (639:639:639) (716:716:716))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (376:376:376))
        (PORT datab (324:324:324) (384:384:384))
        (PORT datac (475:475:475) (565:565:565))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1062:1062:1062))
        (PORT datab (791:791:791) (924:924:924))
        (PORT datac (1729:1729:1729) (1928:1928:1928))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (528:528:528))
        (PORT datab (244:244:244) (296:296:296))
        (PORT datad (238:238:238) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (477:477:477) (533:533:533))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sload (416:416:416) (458:458:458))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (989:989:989))
        (PORT datad (440:440:440) (516:516:516))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT asdata (461:461:461) (502:502:502))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (376:376:376) (422:422:422))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (278:278:278))
        (PORT datab (165:165:165) (217:217:217))
        (PORT datad (534:534:534) (633:633:633))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (150:150:150))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (630:630:630))
        (PORT datab (478:478:478) (554:554:554))
        (PORT datac (465:465:465) (540:540:540))
        (PORT datad (420:420:420) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (453:453:453))
        (PORT datab (338:338:338) (394:394:394))
        (PORT datac (353:353:353) (422:422:422))
        (PORT datad (269:269:269) (307:307:307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (631:631:631) (711:711:711))
        (PORT clrn (1155:1155:1155) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (731:731:731))
        (PORT datac (391:391:391) (473:473:473))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (701:701:701))
        (PORT datab (319:319:319) (377:377:377))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (990:990:990))
        (PORT datab (532:532:532) (603:603:603))
        (PORT datac (434:434:434) (511:511:511))
        (PORT datad (396:396:396) (480:480:480))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (831:831:831) (945:945:945))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (544:544:544))
        (PORT datab (324:324:324) (384:384:384))
        (PORT datad (1750:1750:1750) (1998:1998:1998))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (446:446:446))
        (PORT datab (476:476:476) (548:548:548))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (155:155:155) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1338:1338:1338) (1358:1358:1358))
        (PORT ena (671:671:671) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (974:974:974) (1143:1143:1143))
        (PORT datac (646:646:646) (756:756:756))
        (PORT datad (572:572:572) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (580:580:580))
        (PORT datab (718:718:718) (834:834:834))
        (PORT datad (693:693:693) (806:806:806))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (540:540:540))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (1038:1038:1038) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (659:659:659))
        (PORT datab (210:210:210) (266:266:266))
        (PORT datac (518:518:518) (613:613:613))
        (PORT datad (537:537:537) (644:644:644))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (807:807:807) (947:947:947))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (714:714:714))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (611:611:611) (712:712:712))
        (PORT sload (935:935:935) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (384:384:384))
        (PORT datab (508:508:508) (604:604:604))
        (PORT datac (487:487:487) (577:577:577))
        (PORT datad (679:679:679) (790:790:790))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (636:636:636))
        (PORT datac (792:792:792) (916:916:916))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (954:954:954))
        (PORT datab (1083:1083:1083) (1274:1274:1274))
        (PORT datac (818:818:818) (992:992:992))
        (PORT datad (347:347:347) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (525:525:525) (591:591:591))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (325:325:325))
        (PORT datab (264:264:264) (330:330:330))
        (PORT datac (118:118:118) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (881:881:881))
        (PORT datab (530:530:530) (614:614:614))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (1210:1210:1210) (1397:1397:1397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (PORT ena (673:673:673) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (427:427:427))
        (PORT datab (346:346:346) (403:403:403))
        (PORT datad (1024:1024:1024) (1173:1173:1173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (669:669:669) (736:736:736))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (704:704:704))
        (PORT datab (481:481:481) (571:571:571))
        (PORT datac (567:567:567) (688:688:688))
        (PORT datad (636:636:636) (748:748:748))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (822:822:822))
        (PORT datac (486:486:486) (560:560:560))
        (PORT datad (804:804:804) (941:941:941))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (820:820:820))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (344:344:344) (409:409:409))
        (PORT datad (324:324:324) (377:377:377))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (420:420:420) (480:480:480))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (661:661:661) (749:749:749))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (557:557:557) (644:644:644))
        (PORT sload (958:958:958) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datac (500:500:500) (591:591:591))
        (PORT datad (598:598:598) (684:684:684))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (399:399:399))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (126:126:126) (173:173:173))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (483:483:483))
        (PORT datac (375:375:375) (459:459:459))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (180:180:180) (221:221:221))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (462:462:462))
        (PORT datab (416:416:416) (504:504:504))
        (PORT datac (312:312:312) (371:371:371))
        (PORT datad (356:356:356) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (483:483:483) (562:562:562))
        (PORT datac (552:552:552) (658:658:658))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (279:279:279))
        (PORT datab (391:391:391) (475:475:475))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (455:455:455))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (562:562:562))
        (PORT datab (495:495:495) (567:567:567))
        (PORT datac (111:111:111) (144:144:144))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (392:392:392) (476:476:476))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (277:277:277))
        (PORT datac (481:481:481) (546:546:546))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (595:595:595))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (608:608:608))
        (PORT datab (698:698:698) (852:852:852))
        (PORT datac (517:517:517) (603:603:603))
        (PORT datad (526:526:526) (616:616:616))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (779:779:779))
        (PORT datab (117:117:117) (150:150:150))
        (PORT datac (92:92:92) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (332:332:332))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datad (276:276:276) (311:311:311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (404:404:404))
        (PORT datab (484:484:484) (564:564:564))
        (PORT datac (464:464:464) (537:537:537))
        (PORT datad (461:461:461) (566:566:566))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (284:284:284))
        (PORT datab (368:368:368) (437:437:437))
        (PORT datac (312:312:312) (358:358:358))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (657:657:657) (743:743:743))
        (PORT clrn (1155:1155:1155) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (319:319:319) (377:377:377))
        (PORT datad (570:570:570) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (991:991:991))
        (PORT datab (416:416:416) (504:504:504))
        (PORT datac (435:435:435) (513:513:513))
        (PORT datad (503:503:503) (567:567:567))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (806:806:806) (915:915:915))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (542:542:542))
        (PORT datab (324:324:324) (384:384:384))
        (PORT datad (1413:1413:1413) (1595:1595:1595))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (458:458:458) (527:527:527))
        (PORT datad (358:358:358) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1338:1338:1338) (1358:1358:1358))
        (PORT ena (671:671:671) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (584:584:584))
        (PORT datab (970:970:970) (1138:1138:1138))
        (PORT datac (649:649:649) (759:759:759))
        (PORT datad (909:909:909) (1049:1049:1049))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (708:708:708) (786:786:786))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (656:656:656) (764:764:764))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (583:583:583))
        (PORT datab (165:165:165) (217:217:217))
        (PORT datac (134:134:134) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT sclr (875:875:875) (800:800:800))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (404:404:404))
        (PORT datab (243:243:243) (303:303:303))
        (PORT datac (374:374:374) (457:457:457))
        (PORT datad (376:376:376) (454:454:454))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (603:603:603))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (239:239:239) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (406:406:406))
        (PORT datab (573:573:573) (696:696:696))
        (PORT datac (493:493:493) (587:587:587))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (633:633:633) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (316:316:316))
        (PORT datac (514:514:514) (590:590:590))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (405:405:405))
        (PORT datab (510:510:510) (608:608:608))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (559:559:559) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (633:633:633) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (316:316:316))
        (PORT datac (496:496:496) (564:564:564))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (412:412:412))
        (PORT datab (570:570:570) (692:692:692))
        (PORT datac (496:496:496) (590:590:590))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (633:633:633) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (316:316:316))
        (PORT datab (225:225:225) (279:279:279))
        (PORT datac (118:118:118) (160:160:160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (409:409:409))
        (PORT datab (572:572:572) (694:694:694))
        (PORT datac (494:494:494) (588:588:588))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (633:633:633) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (PORT datad (355:355:355) (428:428:428))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (302:302:302))
        (PORT datac (319:319:319) (379:379:379))
        (PORT datad (376:376:376) (453:453:453))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (453:453:453))
        (PORT datab (532:532:532) (643:643:643))
        (PORT datac (2068:2068:2068) (1789:1789:1789))
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (453:453:453))
        (PORT datab (361:361:361) (441:441:441))
        (PORT datac (317:317:317) (370:370:370))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (877:877:877))
        (PORT sclr (875:875:875) (800:800:800))
        (PORT ena (636:636:636) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (395:395:395))
        (PORT datad (192:192:192) (238:238:238))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (627:627:627) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (801:801:801) (886:886:886))
        (PORT ena (672:672:672) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read_req\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1194:1194:1194))
        (PORT asdata (537:537:537) (607:607:607))
        (PORT clrn (801:801:801) (886:886:886))
        (PORT ena (672:672:672) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (356:356:356))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (491:491:491))
        (PORT datab (678:678:678) (786:786:786))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (214:214:214))
        (PORT datac (163:163:163) (190:190:190))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (211:211:211) (270:270:270))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (491:491:491))
        (PORT datac (355:355:355) (418:418:418))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (490:490:490) (581:581:581))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (488:488:488))
        (PORT datab (148:148:148) (198:198:198))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (370:370:370) (435:435:435))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (PORT datab (336:336:336) (394:394:394))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (489:489:489))
        (PORT datab (205:205:205) (263:263:263))
        (PORT datac (137:137:137) (183:183:183))
        (PORT datad (139:139:139) (182:182:182))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (292:292:292))
        (PORT datab (230:230:230) (292:292:292))
        (PORT datac (224:224:224) (281:281:281))
        (PORT datad (221:221:221) (276:276:276))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (414:414:414))
        (PORT datab (334:334:334) (392:392:392))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (308:308:308))
        (PORT datac (452:452:452) (521:521:521))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (590:590:590))
        (PORT datab (412:412:412) (497:497:497))
        (PORT datac (461:461:461) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (544:544:544))
        (PORT datab (571:571:571) (694:694:694))
        (PORT datac (495:495:495) (589:589:589))
        (PORT datad (316:316:316) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (633:633:633) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (761:761:761))
        (PORT ena (632:632:632) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (766:766:766))
        (PORT datad (481:481:481) (570:570:570))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (410:410:410))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (591:591:591) (688:688:688))
        (PORT datad (303:303:303) (363:363:363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (501:501:501))
        (PORT datab (174:174:174) (235:235:235))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (605:605:605))
        (PORT datab (470:470:470) (540:540:540))
        (PORT datac (516:516:516) (598:598:598))
        (PORT datad (1170:1170:1170) (1318:1318:1318))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (846:846:846) (938:938:938))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (628:628:628))
        (PORT datab (821:821:821) (928:928:928))
        (PORT datac (786:786:786) (908:908:908))
        (PORT datad (370:370:370) (433:433:433))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (568:568:568))
        (PORT datab (361:361:361) (424:424:424))
        (PORT datac (988:988:988) (1146:1146:1146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[1\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (685:685:685))
        (PORT datab (718:718:718) (849:849:849))
        (PORT datac (550:550:550) (659:659:659))
        (PORT datad (849:849:849) (975:975:975))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (913:913:913))
        (PORT datab (124:124:124) (160:160:160))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (727:727:727))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sclr (835:835:835) (951:951:951))
        (PORT sload (999:999:999) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (686:686:686))
        (PORT datab (563:563:563) (673:673:673))
        (PORT datac (550:550:550) (659:659:659))
        (PORT datad (486:486:486) (578:578:578))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (685:685:685))
        (PORT datab (480:480:480) (556:556:556))
        (PORT datac (550:550:550) (659:659:659))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (913:913:913))
        (PORT datab (186:186:186) (225:225:225))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (673:673:673) (756:756:756))
        (PORT clrn (1161:1161:1161) (1166:1166:1166))
        (PORT sclr (835:835:835) (951:951:951))
        (PORT sload (999:999:999) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (657:657:657) (784:784:784))
        (PORT datac (661:661:661) (786:786:786))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (315:315:315))
        (PORT datad (176:176:176) (206:206:206))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2091:2091:2091))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2485:2485:2485) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (3514:3514:3514))
        (PORT d[1] (1881:1881:1881) (2119:2119:2119))
        (PORT d[2] (3021:3021:3021) (3527:3527:3527))
        (PORT d[3] (1983:1983:1983) (2304:2304:2304))
        (PORT d[4] (3041:3041:3041) (3489:3489:3489))
        (PORT d[5] (2494:2494:2494) (2873:2873:2873))
        (PORT d[6] (2412:2412:2412) (2729:2729:2729))
        (PORT d[7] (1571:1571:1571) (1841:1841:1841))
        (PORT d[8] (3761:3761:3761) (4342:4342:4342))
        (PORT d[9] (2888:2888:2888) (3338:3338:3338))
        (PORT d[10] (3252:3252:3252) (3809:3809:3809))
        (PORT d[11] (2554:2554:2554) (2976:2976:2976))
        (PORT d[12] (3574:3574:3574) (4090:4090:4090))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (2482:2482:2482) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2837:2837:2837))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (2482:2482:2482) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (2059:2059:2059))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2485:2485:2485) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (2485:2485:2485) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1770:1770:1770))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (2985:2985:2985) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (3402:3402:3402))
        (PORT d[1] (2776:2776:2776) (3146:3146:3146))
        (PORT d[2] (1756:1756:1756) (2073:2073:2073))
        (PORT d[3] (1421:1421:1421) (1663:1663:1663))
        (PORT d[4] (3381:3381:3381) (3873:3873:3873))
        (PORT d[5] (2868:2868:2868) (3300:3300:3300))
        (PORT d[6] (3241:3241:3241) (3639:3639:3639))
        (PORT d[7] (1417:1417:1417) (1671:1671:1671))
        (PORT d[8] (3445:3445:3445) (3980:3980:3980))
        (PORT d[9] (3063:3063:3063) (3534:3534:3534))
        (PORT d[10] (3420:3420:3420) (3990:3990:3990))
        (PORT d[11] (2572:2572:2572) (2997:2997:2997))
        (PORT d[12] (3897:3897:3897) (4467:4467:4467))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (2982:2982:2982) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3410:3410:3410))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (2982:2982:2982) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2338:2338:2338))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (2985:2985:2985) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (2985:2985:2985) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (521:521:521))
        (PORT datac (1182:1182:1182) (1337:1337:1337))
        (PORT datad (1564:1564:1564) (1835:1835:1835))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (2043:2043:2043))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2945:2945:2945) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2996:2996:2996))
        (PORT d[1] (2374:2374:2374) (2678:2678:2678))
        (PORT d[2] (2489:2489:2489) (2921:2921:2921))
        (PORT d[3] (1970:1970:1970) (2301:2301:2301))
        (PORT d[4] (3027:3027:3027) (3471:3471:3471))
        (PORT d[5] (2657:2657:2657) (3056:3056:3056))
        (PORT d[6] (3075:3075:3075) (3470:3470:3470))
        (PORT d[7] (1749:1749:1749) (2052:2052:2052))
        (PORT d[8] (3411:3411:3411) (3952:3952:3952))
        (PORT d[9] (2901:2901:2901) (3355:3355:3355))
        (PORT d[10] (2857:2857:2857) (3348:3348:3348))
        (PORT d[11] (2518:2518:2518) (2929:2929:2929))
        (PORT d[12] (3025:3025:3025) (3463:3463:3463))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (2942:2942:2942) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2355:2355:2355))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (2942:2942:2942) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2422:2422:2422))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (2945:2945:2945) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (2945:2945:2945) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2240:2240:2240))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (2953:2953:2953) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (3126:3126:3126))
        (PORT d[1] (2227:2227:2227) (2511:2511:2511))
        (PORT d[2] (2516:2516:2516) (2961:2961:2961))
        (PORT d[3] (1654:1654:1654) (1936:1936:1936))
        (PORT d[4] (3036:3036:3036) (3481:3481:3481))
        (PORT d[5] (2665:2665:2665) (3065:3065:3065))
        (PORT d[6] (2051:2051:2051) (2314:2314:2314))
        (PORT d[7] (1219:1219:1219) (1443:1443:1443))
        (PORT d[8] (3416:3416:3416) (3955:3955:3955))
        (PORT d[9] (2883:2883:2883) (3330:3330:3330))
        (PORT d[10] (2888:2888:2888) (3396:3396:3396))
        (PORT d[11] (2364:2364:2364) (2751:2751:2751))
        (PORT d[12] (3813:3813:3813) (4352:4352:4352))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (2950:2950:2950) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3565:3565:3565))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (2950:2950:2950) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2421:2421:2421))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (2953:2953:2953) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2953:2953:2953) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (917:917:917))
        (PORT datab (1588:1588:1588) (1868:1868:1868))
        (PORT datad (534:534:534) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1725:1725:1725))
        (PORT datab (173:173:173) (213:213:213))
        (PORT datac (2015:2015:2015) (2361:2361:2361))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1734:1734:1734))
        (PORT datab (1134:1134:1134) (1332:1332:1332))
        (PORT datac (1875:1875:1875) (2187:2187:2187))
        (PORT datad (534:534:534) (611:611:611))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1616:1616:1616))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2565:2565:2565) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3349:3349:3349))
        (PORT d[1] (2562:2562:2562) (2889:2889:2889))
        (PORT d[2] (1911:1911:1911) (2254:2254:2254))
        (PORT d[3] (1423:1423:1423) (1661:1661:1661))
        (PORT d[4] (3041:3041:3041) (3477:3477:3477))
        (PORT d[5] (2911:2911:2911) (3355:3355:3355))
        (PORT d[6] (2897:2897:2897) (3246:3246:3246))
        (PORT d[7] (1435:1435:1435) (1692:1692:1692))
        (PORT d[8] (3239:3239:3239) (3743:3743:3743))
        (PORT d[9] (3075:3075:3075) (3552:3552:3552))
        (PORT d[10] (3214:3214:3214) (3753:3753:3753))
        (PORT d[11] (2570:2570:2570) (2991:2991:2991))
        (PORT d[12] (3385:3385:3385) (3887:3887:3887))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2562:2562:2562) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (3037:3037:3037))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2562:2562:2562) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2374:2374:2374))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2565:2565:2565) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (2565:2565:2565) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2369:2369:2369))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (2048:2048:2048) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3494:3494:3494))
        (PORT d[1] (3307:3307:3307) (3832:3832:3832))
        (PORT d[2] (1219:1219:1219) (1426:1426:1426))
        (PORT d[3] (2948:2948:2948) (3445:3445:3445))
        (PORT d[4] (3062:3062:3062) (3512:3512:3512))
        (PORT d[5] (2408:2408:2408) (2737:2737:2737))
        (PORT d[6] (2338:2338:2338) (2651:2651:2651))
        (PORT d[7] (1430:1430:1430) (1688:1688:1688))
        (PORT d[8] (1306:1306:1306) (1491:1491:1491))
        (PORT d[9] (4166:4166:4166) (4759:4759:4759))
        (PORT d[10] (3304:3304:3304) (3839:3839:3839))
        (PORT d[11] (3786:3786:3786) (4381:4381:4381))
        (PORT d[12] (1261:1261:1261) (1436:1436:1436))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2045:2045:2045) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (4012:4012:4012))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2045:2045:2045) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (1090:1090:1090))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (2048:2048:2048) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT d[0] (2048:2048:2048) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2121:2121:2121))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (2676:2676:2676) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3145:3145:3145))
        (PORT d[1] (2579:2579:2579) (2999:2999:2999))
        (PORT d[2] (2910:2910:2910) (3414:3414:3414))
        (PORT d[3] (2225:2225:2225) (2618:2618:2618))
        (PORT d[4] (3159:3159:3159) (3613:3613:3613))
        (PORT d[5] (1880:1880:1880) (2138:2138:2138))
        (PORT d[6] (1834:1834:1834) (2081:2081:2081))
        (PORT d[7] (2166:2166:2166) (2532:2532:2532))
        (PORT d[8] (2259:2259:2259) (2563:2563:2563))
        (PORT d[9] (3240:3240:3240) (3694:3694:3694))
        (PORT d[10] (2410:2410:2410) (2813:2813:2813))
        (PORT d[11] (3078:3078:3078) (3578:3578:3578))
        (PORT d[12] (1908:1908:1908) (2161:2161:2161))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (2673:2673:2673) (2376:2376:2376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (3233:3233:3233))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (2673:2673:2673) (2376:2376:2376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2104:2104:2104))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (2676:2676:2676) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (2676:2676:2676) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (2073:2073:2073))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2937:2937:2937) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2975:2975:2975))
        (PORT d[1] (2372:2372:2372) (2678:2678:2678))
        (PORT d[2] (2516:2516:2516) (2956:2956:2956))
        (PORT d[3] (1648:1648:1648) (1926:1926:1926))
        (PORT d[4] (3036:3036:3036) (3482:3482:3482))
        (PORT d[5] (2677:2677:2677) (3083:3083:3083))
        (PORT d[6] (3216:3216:3216) (3622:3622:3622))
        (PORT d[7] (1737:1737:1737) (2033:2033:2033))
        (PORT d[8] (3418:3418:3418) (3960:3960:3960))
        (PORT d[9] (2876:2876:2876) (3323:3323:3323))
        (PORT d[10] (2851:2851:2851) (3344:3344:3344))
        (PORT d[11] (2529:2529:2529) (2941:2941:2941))
        (PORT d[12] (3822:3822:3822) (4364:4364:4364))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT ena (2934:2934:2934) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2279:2279:2279))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT ena (2934:2934:2934) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2416:2416:2416))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT ena (2937:2937:2937) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (2937:2937:2937) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1724:1724:1724))
        (PORT datab (1218:1218:1218) (1376:1376:1376))
        (PORT datac (646:646:646) (739:739:739))
        (PORT datad (1563:1563:1563) (1834:1834:1834))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1135:1135:1135))
        (PORT datab (1590:1590:1590) (1870:1870:1870))
        (PORT datac (986:986:986) (1132:1132:1132))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2718:2718:2718))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (3364:3364:3364) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (3095:3095:3095))
        (PORT d[1] (3129:3129:3129) (3621:3621:3621))
        (PORT d[2] (2879:2879:2879) (3368:3368:3368))
        (PORT d[3] (1578:1578:1578) (1868:1868:1868))
        (PORT d[4] (2449:2449:2449) (2800:2800:2800))
        (PORT d[5] (2900:2900:2900) (3366:3366:3366))
        (PORT d[6] (2628:2628:2628) (2998:2998:2998))
        (PORT d[7] (1984:1984:1984) (2326:2326:2326))
        (PORT d[8] (2443:2443:2443) (2798:2798:2798))
        (PORT d[9] (3143:3143:3143) (3609:3609:3609))
        (PORT d[10] (3018:3018:3018) (3503:3503:3503))
        (PORT d[11] (2437:2437:2437) (2818:2818:2818))
        (PORT d[12] (2422:2422:2422) (2745:2745:2745))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (3361:3361:3361) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3975:3975:3975))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (3361:3361:3361) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1621:1621:1621))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (3364:3364:3364) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (3364:3364:3364) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2340:2340:2340))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2967:2967:2967) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2821:2821:2821))
        (PORT d[1] (2773:2773:2773) (3222:3222:3222))
        (PORT d[2] (2513:2513:2513) (2945:2945:2945))
        (PORT d[3] (1597:1597:1597) (1891:1891:1891))
        (PORT d[4] (2454:2454:2454) (2791:2791:2791))
        (PORT d[5] (2557:2557:2557) (2974:2974:2974))
        (PORT d[6] (2223:2223:2223) (2521:2521:2521))
        (PORT d[7] (2307:2307:2307) (2681:2681:2681))
        (PORT d[8] (2435:2435:2435) (2787:2787:2787))
        (PORT d[9] (3073:3073:3073) (3527:3527:3527))
        (PORT d[10] (2556:2556:2556) (2977:2977:2977))
        (PORT d[11] (2910:2910:2910) (3386:3386:3386))
        (PORT d[12] (2092:2092:2092) (2375:2375:2375))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2964:2964:2964) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4699:4699:4699))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2964:2964:2964) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (2128:2128:2128))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2967:2967:2967) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2967:2967:2967) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (2036:2036:2036))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2745:2745:2745) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2982:2982:2982))
        (PORT d[1] (2372:2372:2372) (2673:2673:2673))
        (PORT d[2] (2489:2489:2489) (2924:2924:2924))
        (PORT d[3] (1969:1969:1969) (2300:2300:2300))
        (PORT d[4] (3004:3004:3004) (3442:3442:3442))
        (PORT d[5] (2644:2644:2644) (3042:3042:3042))
        (PORT d[6] (3074:3074:3074) (3469:3469:3469))
        (PORT d[7] (1719:1719:1719) (2011:2011:2011))
        (PORT d[8] (3233:3233:3233) (3745:3745:3745))
        (PORT d[9] (2895:2895:2895) (3343:3343:3343))
        (PORT d[10] (2746:2746:2746) (3189:3189:3189))
        (PORT d[11] (2507:2507:2507) (2919:2919:2919))
        (PORT d[12] (3028:3028:3028) (3469:3469:3469))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (2742:2742:2742) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2892:2892:2892))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (2742:2742:2742) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2233:2233:2233))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2745:2745:2745) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (2745:2745:2745) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1725:1725:1725))
        (PORT datab (1584:1584:1584) (1864:1864:1864))
        (PORT datac (1664:1664:1664) (1900:1900:1900))
        (PORT datad (809:809:809) (912:912:912))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1616:1616:1616))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2780:2780:2780) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (3383:3383:3383))
        (PORT d[1] (2608:2608:2608) (2952:2952:2952))
        (PORT d[2] (1753:1753:1753) (2068:2068:2068))
        (PORT d[3] (1408:1408:1408) (1643:1643:1643))
        (PORT d[4] (3202:3202:3202) (3668:3668:3668))
        (PORT d[5] (2878:2878:2878) (3315:3315:3315))
        (PORT d[6] (3082:3082:3082) (3458:3458:3458))
        (PORT d[7] (1433:1433:1433) (1689:1689:1689))
        (PORT d[8] (3450:3450:3450) (3990:3990:3990))
        (PORT d[9] (3258:3258:3258) (3761:3761:3761))
        (PORT d[10] (3397:3397:3397) (3961:3961:3961))
        (PORT d[11] (2527:2527:2527) (2933:2933:2933))
        (PORT d[12] (3711:3711:3711) (4250:4250:4250))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2777:2777:2777) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3350:3350:3350))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2777:2777:2777) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2354:2354:2354))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2780:2780:2780) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (2780:2780:2780) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1070:1070:1070))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1130:1130:1130) (1304:1304:1304))
        (PORT datad (1571:1571:1571) (1843:1843:1843))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1270:1270:1270) (1510:1510:1510))
        (PORT datac (2010:2010:2010) (2355:2355:2355))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1268:1268:1268) (1508:1508:1508))
        (PORT datac (1312:1312:1312) (1487:1487:1487))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (728:728:728))
        (PORT datac (1612:1612:1612) (1843:1843:1843))
        (PORT datad (345:345:345) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (734:734:734))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (294:294:294) (348:348:348))
        (PORT datad (205:205:205) (252:252:252))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (692:692:692) (772:772:772))
        (PORT sload (1397:1397:1397) (1262:1262:1262))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (778:778:778) (874:874:874))
        (PORT clrn (1151:1151:1151) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (757:757:757))
        (PORT datad (483:483:483) (572:572:572))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (566:566:566))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (479:479:479) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (902:902:902))
        (PORT datab (515:515:515) (614:614:614))
        (PORT datad (157:157:157) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (689:689:689))
        (PORT datab (447:447:447) (515:515:515))
        (PORT datac (655:655:655) (762:762:762))
        (PORT datad (527:527:527) (589:589:589))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (817:817:817) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (465:465:465))
        (PORT datab (816:816:816) (960:960:960))
        (PORT datac (207:207:207) (255:255:255))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (360:360:360))
        (PORT datab (126:126:126) (158:158:158))
        (PORT datac (494:494:494) (586:586:586))
        (PORT datad (639:639:639) (744:744:744))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (558:558:558))
        (PORT datab (678:678:678) (801:801:801))
        (PORT datad (422:422:422) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (782:782:782) (870:870:870))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (PORT sclr (791:791:791) (759:759:759))
        (PORT sload (920:920:920) (854:854:854))
        (PORT ena (1387:1387:1387) (1554:1554:1554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (394:394:394))
        (PORT datab (598:598:598) (694:694:694))
        (PORT datac (615:615:615) (726:726:726))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (679:679:679))
        (PORT datab (541:541:541) (644:644:644))
        (PORT datac (577:577:577) (680:680:680))
        (PORT datad (668:668:668) (756:756:756))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1222:1222:1222))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (2346:2346:2346) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (4274:4274:4274))
        (PORT d[1] (1821:1821:1821) (2047:2047:2047))
        (PORT d[2] (1461:1461:1461) (1708:1708:1708))
        (PORT d[3] (2702:2702:2702) (3128:3128:3128))
        (PORT d[4] (3603:3603:3603) (4137:4137:4137))
        (PORT d[5] (3187:3187:3187) (3657:3657:3657))
        (PORT d[6] (2956:2956:2956) (3341:3341:3341))
        (PORT d[7] (1732:1732:1732) (2020:2020:2020))
        (PORT d[8] (3183:3183:3183) (3666:3666:3666))
        (PORT d[9] (2902:2902:2902) (3354:3354:3354))
        (PORT d[10] (3801:3801:3801) (4434:4434:4434))
        (PORT d[11] (3163:3163:3163) (3652:3652:3652))
        (PORT d[12] (4288:4288:4288) (4903:4903:4903))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
        (PORT ena (2343:2343:2343) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2641:2641:2641))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
        (PORT ena (2343:2343:2343) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (3200:3200:3200))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (2346:2346:2346) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT d[0] (2346:2346:2346) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1575:1575:1575))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (2569:2569:2569) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (4370:4370:4370))
        (PORT d[1] (2107:2107:2107) (2368:2368:2368))
        (PORT d[2] (1278:1278:1278) (1501:1501:1501))
        (PORT d[3] (2710:2710:2710) (3145:3145:3145))
        (PORT d[4] (3764:3764:3764) (4313:4313:4313))
        (PORT d[5] (3205:3205:3205) (3677:3677:3677))
        (PORT d[6] (3157:3157:3157) (3580:3580:3580))
        (PORT d[7] (1920:1920:1920) (2239:2239:2239))
        (PORT d[8] (2616:2616:2616) (3012:3012:3012))
        (PORT d[9] (3081:3081:3081) (3558:3558:3558))
        (PORT d[10] (3809:3809:3809) (4439:4439:4439))
        (PORT d[11] (1752:1752:1752) (2017:2017:2017))
        (PORT d[12] (2579:2579:2579) (2933:2933:2933))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (2566:2566:2566) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2313:2313:2313))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (2566:2566:2566) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3092:3092:3092))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (2569:2569:2569) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (2569:2569:2569) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (899:899:899))
        (PORT datac (572:572:572) (675:675:675))
        (PORT datad (656:656:656) (739:739:739))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (1050:1050:1050))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2531:2531:2531) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3879:3879:3879))
        (PORT d[1] (1945:1945:1945) (2258:2258:2258))
        (PORT d[2] (1358:1358:1358) (1580:1580:1580))
        (PORT d[3] (1705:1705:1705) (2007:2007:2007))
        (PORT d[4] (1943:1943:1943) (2209:2209:2209))
        (PORT d[5] (750:750:750) (865:865:865))
        (PORT d[6] (2537:2537:2537) (2877:2877:2877))
        (PORT d[7] (1636:1636:1636) (1923:1923:1923))
        (PORT d[8] (1499:1499:1499) (1710:1710:1710))
        (PORT d[9] (2980:2980:2980) (3432:3432:3432))
        (PORT d[10] (3456:3456:3456) (4002:4002:4002))
        (PORT d[11] (2273:2273:2273) (2619:2619:2619))
        (PORT d[12] (1648:1648:1648) (1887:1887:1887))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2528:2528:2528) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (823:823:823))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2528:2528:2528) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2815:2815:2815))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2531:2531:2531) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT d[0] (2531:2531:2531) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (876:876:876) (1003:1003:1003))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT ena (2522:2522:2522) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3872:3872:3872))
        (PORT d[1] (1974:1974:1974) (2296:2296:2296))
        (PORT d[2] (1178:1178:1178) (1368:1368:1368))
        (PORT d[3] (1857:1857:1857) (2174:2174:2174))
        (PORT d[4] (1966:1966:1966) (2239:2239:2239))
        (PORT d[5] (738:738:738) (852:852:852))
        (PORT d[6] (2551:2551:2551) (2897:2897:2897))
        (PORT d[7] (1626:1626:1626) (1913:1913:1913))
        (PORT d[8] (1497:1497:1497) (1705:1705:1705))
        (PORT d[9] (2995:2995:2995) (3456:3456:3456))
        (PORT d[10] (3456:3456:3456) (4003:4003:4003))
        (PORT d[11] (2083:2083:2083) (2404:2404:2404))
        (PORT d[12] (1649:1649:1649) (1888:1888:1888))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
        (PORT ena (2519:2519:2519) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2627:2627:2627))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
        (PORT ena (2519:2519:2519) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (887:887:887))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT ena (2522:2522:2522) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT d[0] (2522:2522:2522) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (609:609:609))
        (PORT datac (574:574:574) (677:677:677))
        (PORT datad (512:512:512) (581:581:581))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (541:541:541) (644:644:644))
        (PORT datac (555:555:555) (654:654:654))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1797:1797:1797))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (3400:3400:3400) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (4004:4004:4004))
        (PORT d[1] (3287:3287:3287) (3720:3720:3720))
        (PORT d[2] (1758:1758:1758) (2077:2077:2077))
        (PORT d[3] (1337:1337:1337) (1556:1556:1556))
        (PORT d[4] (3742:3742:3742) (4280:4280:4280))
        (PORT d[5] (2919:2919:2919) (3371:3371:3371))
        (PORT d[6] (3656:3656:3656) (4117:4117:4117))
        (PORT d[7] (1237:1237:1237) (1462:1462:1462))
        (PORT d[8] (3992:3992:3992) (4612:4612:4612))
        (PORT d[9] (3627:3627:3627) (4187:4187:4187))
        (PORT d[10] (3953:3953:3953) (4596:4596:4596))
        (PORT d[11] (3087:3087:3087) (3579:3579:3579))
        (PORT d[12] (4475:4475:4475) (5136:5136:5136))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3397:3397:3397) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3823:3823:3823))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3397:3397:3397) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (3209:3209:3209))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (3400:3400:3400) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (3400:3400:3400) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (697:697:697) (798:798:798))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2697:2697:2697) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2220:2220:2220))
        (PORT d[1] (2146:2146:2146) (2491:2491:2491))
        (PORT d[2] (1699:1699:1699) (1970:1970:1970))
        (PORT d[3] (2036:2036:2036) (2380:2380:2380))
        (PORT d[4] (2123:2123:2123) (2411:2411:2411))
        (PORT d[5] (575:575:575) (671:671:671))
        (PORT d[6] (2724:2724:2724) (3091:3091:3091))
        (PORT d[7] (1797:1797:1797) (2106:2106:2106))
        (PORT d[8] (1670:1670:1670) (1897:1897:1897))
        (PORT d[9] (568:568:568) (653:653:653))
        (PORT d[10] (665:665:665) (760:760:760))
        (PORT d[11] (2274:2274:2274) (2619:2619:2619))
        (PORT d[12] (1830:1830:1830) (2092:2092:2092))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2694:2694:2694) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (462:462:462) (470:470:470))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2694:2694:2694) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1105:1105:1105))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2697:2697:2697) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (2697:2697:2697) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2170:2170:2170))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (3819:3819:3819) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4657:4657:4657))
        (PORT d[1] (3481:3481:3481) (3942:3942:3942))
        (PORT d[2] (1687:1687:1687) (1979:1979:1979))
        (PORT d[3] (1519:1519:1519) (1756:1756:1756))
        (PORT d[4] (4114:4114:4114) (4708:4708:4708))
        (PORT d[5] (3282:3282:3282) (3786:3786:3786))
        (PORT d[6] (4043:4043:4043) (4567:4567:4567))
        (PORT d[7] (1436:1436:1436) (1693:1693:1693))
        (PORT d[8] (4357:4357:4357) (5028:5028:5028))
        (PORT d[9] (3952:3952:3952) (4549:4549:4549))
        (PORT d[10] (4305:4305:4305) (4995:4995:4995))
        (PORT d[11] (3287:3287:3287) (3805:3805:3805))
        (PORT d[12] (4818:4818:4818) (5521:5521:5521))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (3816:3816:3816) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2196:2196:2196))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (3816:3816:3816) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3579:3579:3579))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (3819:3819:3819) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (3819:3819:3819) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (702:702:702) (810:810:810))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT ena (2502:2502:2502) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (4053:4053:4053))
        (PORT d[1] (2113:2113:2113) (2452:2452:2452))
        (PORT d[2] (1508:1508:1508) (1751:1751:1751))
        (PORT d[3] (1878:1878:1878) (2204:2204:2204))
        (PORT d[4] (2104:2104:2104) (2390:2390:2390))
        (PORT d[5] (738:738:738) (856:856:856))
        (PORT d[6] (2715:2715:2715) (3080:3080:3080))
        (PORT d[7] (1813:1813:1813) (2127:2127:2127))
        (PORT d[8] (1645:1645:1645) (1872:1872:1872))
        (PORT d[9] (3156:3156:3156) (3631:3631:3631))
        (PORT d[10] (672:672:672) (762:762:762))
        (PORT d[11] (2265:2265:2265) (2615:2615:2615))
        (PORT d[12] (1835:1835:1835) (2103:2103:2103))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
        (PORT ena (2499:2499:2499) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (620:620:620) (656:656:656))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
        (PORT ena (2499:2499:2499) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1097:1097:1097))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT ena (2502:2502:2502) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT d[0] (2502:2502:2502) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (683:683:683))
        (PORT datab (1437:1437:1437) (1643:1643:1643))
        (PORT datac (571:571:571) (673:673:673))
        (PORT datad (343:343:343) (387:387:387))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1728:1728:1728))
        (PORT datab (535:535:535) (617:617:617))
        (PORT datac (576:576:576) (679:679:679))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1956:1956:1956))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (3577:3577:3577) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (4210:4210:4210))
        (PORT d[1] (3300:3300:3300) (3734:3734:3734))
        (PORT d[2] (1698:1698:1698) (2003:2003:2003))
        (PORT d[3] (1215:1215:1215) (1418:1418:1418))
        (PORT d[4] (3734:3734:3734) (4273:4273:4273))
        (PORT d[5] (2920:2920:2920) (3372:3372:3372))
        (PORT d[6] (3656:3656:3656) (4118:4118:4118))
        (PORT d[7] (1252:1252:1252) (1479:1479:1479))
        (PORT d[8] (3982:3982:3982) (4594:4594:4594))
        (PORT d[9] (3631:3631:3631) (4191:4191:4191))
        (PORT d[10] (3953:3953:3953) (4597:4597:4597))
        (PORT d[11] (3262:3262:3262) (3781:3781:3781))
        (PORT d[12] (4460:4460:4460) (5112:5112:5112))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (3574:3574:3574) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (4188:4188:4188))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (3574:3574:3574) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3369:3369:3369))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (3577:3577:3577) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (3577:3577:3577) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1979:1979:1979))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (PORT ena (3620:3620:3620) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (4233:4233:4233))
        (PORT d[1] (3308:3308:3308) (3746:3746:3746))
        (PORT d[2] (1904:1904:1904) (2236:2236:2236))
        (PORT d[3] (1506:1506:1506) (1743:1743:1743))
        (PORT d[4] (3933:3933:3933) (4501:4501:4501))
        (PORT d[5] (3087:3087:3087) (3560:3560:3560))
        (PORT d[6] (3851:3851:3851) (4348:4348:4348))
        (PORT d[7] (1261:1261:1261) (1490:1490:1490))
        (PORT d[8] (4104:4104:4104) (4722:4722:4722))
        (PORT d[9] (3770:3770:3770) (4342:4342:4342))
        (PORT d[10] (4116:4116:4116) (4782:4782:4782))
        (PORT d[11] (3107:3107:3107) (3601:3601:3601))
        (PORT d[12] (4628:4628:4628) (5304:5304:5304))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (3617:3617:3617) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3503:3503:3503))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (3617:3617:3617) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3398:3398:3398))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (PORT ena (3620:3620:3620) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (PORT d[0] (3620:3620:3620) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1183:1183:1183))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (2309:2309:2309) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3692:3692:3692))
        (PORT d[1] (1767:1767:1767) (2047:2047:2047))
        (PORT d[2] (1377:1377:1377) (1601:1601:1601))
        (PORT d[3] (1552:1552:1552) (1833:1833:1833))
        (PORT d[4] (1767:1767:1767) (2002:2002:2002))
        (PORT d[5] (2583:2583:2583) (2934:2934:2934))
        (PORT d[6] (2527:2527:2527) (2867:2867:2867))
        (PORT d[7] (1631:1631:1631) (1921:1921:1921))
        (PORT d[8] (1482:1482:1482) (1690:1690:1690))
        (PORT d[9] (2973:2973:2973) (3425:3425:3425))
        (PORT d[10] (852:852:852) (969:969:969))
        (PORT d[11] (2092:2092:2092) (2413:2413:2413))
        (PORT d[12] (1454:1454:1454) (1661:1661:1661))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (2306:2306:2306) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (858:858:858))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (2306:2306:2306) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2788:2788:2788))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (2309:2309:2309) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (2309:2309:2309) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1546:1546:1546))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (2372:2372:2372) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (4369:4369:4369))
        (PORT d[1] (1948:1948:1948) (2191:2191:2191))
        (PORT d[2] (1433:1433:1433) (1673:1673:1673))
        (PORT d[3] (2537:2537:2537) (2949:2949:2949))
        (PORT d[4] (3622:3622:3622) (4161:4161:4161))
        (PORT d[5] (3218:3218:3218) (3695:3695:3695))
        (PORT d[6] (3139:3139:3139) (3556:3556:3556))
        (PORT d[7] (1707:1707:1707) (1989:1989:1989))
        (PORT d[8] (2630:2630:2630) (3025:3025:3025))
        (PORT d[9] (3096:3096:3096) (3583:3583:3583))
        (PORT d[10] (3808:3808:3808) (4438:4438:4438))
        (PORT d[11] (3192:3192:3192) (3688:3688:3688))
        (PORT d[12] (4276:4276:4276) (4888:4888:4888))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (2369:2369:2369) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (3047:3047:3047))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (2369:2369:2369) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3264:3264:3264))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (2372:2372:2372) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (2372:2372:2372) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (680:680:680))
        (PORT datab (685:685:685) (782:782:782))
        (PORT datac (575:575:575) (678:678:678))
        (PORT datad (653:653:653) (741:741:741))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1207:1207:1207))
        (PORT datab (1500:1500:1500) (1703:1703:1703))
        (PORT datac (572:572:572) (675:675:675))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (540:540:540) (644:644:644))
        (PORT datac (1278:1278:1278) (1523:1523:1523))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1279:1279:1279) (1524:1524:1524))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (550:550:550) (637:637:637))
        (PORT datac (650:650:650) (746:746:746))
        (PORT datad (528:528:528) (606:606:606))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (PORT ena (675:675:675) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datad (551:551:551) (649:649:649))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (672:672:672) (749:749:749))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (671:671:671))
        (PORT datab (467:467:467) (558:558:558))
        (PORT datac (208:208:208) (267:267:267))
        (PORT datad (526:526:526) (627:627:627))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (412:412:412))
        (PORT datab (175:175:175) (210:210:210))
        (PORT datad (806:806:806) (946:946:946))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (652:652:652) (728:728:728))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (611:611:611) (712:712:712))
        (PORT sload (935:935:935) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (396:396:396))
        (PORT datab (507:507:507) (603:603:603))
        (PORT datac (488:488:488) (578:578:578))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (946:946:946))
        (PORT datab (532:532:532) (640:640:640))
        (PORT datad (312:312:312) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT asdata (473:473:473) (528:528:528))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (359:359:359))
        (PORT datab (601:601:601) (709:709:709))
        (PORT datac (598:598:598) (693:693:693))
        (PORT datad (1142:1142:1142) (1294:1294:1294))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (798:798:798) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (588:588:588))
        (PORT datab (504:504:504) (602:602:602))
        (PORT datac (350:350:350) (423:423:423))
        (PORT datad (487:487:487) (577:577:577))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (466:466:466))
        (PORT datac (492:492:492) (577:577:577))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (410:410:410))
        (PORT datab (397:397:397) (474:474:474))
        (PORT datac (509:509:509) (593:593:593))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (482:482:482) (545:545:545))
        (PORT ena (695:695:695) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (632:632:632))
        (PORT datab (380:380:380) (467:467:467))
        (PORT datad (454:454:454) (514:514:514))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (725:725:725))
        (PORT datab (494:494:494) (591:591:591))
        (PORT datac (301:301:301) (356:356:356))
        (PORT datad (201:201:201) (248:248:248))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (792:792:792) (874:874:874))
        (PORT sload (1397:1397:1397) (1262:1262:1262))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (697:697:697) (793:793:793))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (751:751:751))
        (PORT datad (482:482:482) (571:571:571))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (377:377:377) (419:419:419))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (272:272:272))
        (PORT datab (157:157:157) (209:209:209))
        (PORT datad (541:541:541) (641:641:641))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (815:815:815) (990:990:990))
        (PORT datad (427:427:427) (497:497:497))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (343:343:343))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (634:634:634))
        (PORT datab (477:477:477) (554:554:554))
        (PORT datac (465:465:465) (540:540:540))
        (PORT datad (196:196:196) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (378:378:378))
        (PORT datab (353:353:353) (432:432:432))
        (PORT datac (351:351:351) (420:420:420))
        (PORT datad (260:260:260) (295:295:295))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (507:507:507) (567:567:567))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (610:610:610) (712:712:712))
        (PORT datac (300:300:300) (346:346:346))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (485:485:485))
        (PORT datab (422:422:422) (514:514:514))
        (PORT datad (427:427:427) (488:488:488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1643:1643:1643))
        (PORT datab (1488:1488:1488) (1732:1732:1732))
        (PORT datac (1531:1531:1531) (1789:1789:1789))
        (PORT datad (198:198:198) (233:233:233))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2207:2207:2207))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (2944:2944:2944) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2184:2184:2184))
        (PORT d[1] (2630:2630:2630) (3041:3041:3041))
        (PORT d[2] (1872:1872:1872) (2204:2204:2204))
        (PORT d[3] (1645:1645:1645) (1936:1936:1936))
        (PORT d[4] (2576:2576:2576) (2959:2959:2959))
        (PORT d[5] (2256:2256:2256) (2631:2631:2631))
        (PORT d[6] (2846:2846:2846) (3276:3276:3276))
        (PORT d[7] (2141:2141:2141) (2467:2467:2467))
        (PORT d[8] (2661:2661:2661) (3026:3026:3026))
        (PORT d[9] (2641:2641:2641) (3035:3035:3035))
        (PORT d[10] (2893:2893:2893) (3293:3293:3293))
        (PORT d[11] (2196:2196:2196) (2530:2530:2530))
        (PORT d[12] (2647:2647:2647) (3031:3031:3031))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2941:2941:2941) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2649:2649:2649))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2941:2941:2941) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2714:2714:2714))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (2944:2944:2944) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (2944:2944:2944) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2211:2211:2211))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3250:3250:3250) (2895:2895:2895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2412:2412:2412))
        (PORT d[1] (2289:2289:2289) (2649:2649:2649))
        (PORT d[2] (1890:1890:1890) (2226:2226:2226))
        (PORT d[3] (1502:1502:1502) (1767:1767:1767))
        (PORT d[4] (2024:2024:2024) (2329:2329:2329))
        (PORT d[5] (1902:1902:1902) (2227:2227:2227))
        (PORT d[6] (3010:3010:3010) (3466:3466:3466))
        (PORT d[7] (1953:1953:1953) (2254:2254:2254))
        (PORT d[8] (2313:2313:2313) (2633:2633:2633))
        (PORT d[9] (2445:2445:2445) (2806:2806:2806))
        (PORT d[10] (2673:2673:2673) (3031:3031:3031))
        (PORT d[11] (2272:2272:2272) (2619:2619:2619))
        (PORT d[12] (2290:2290:2290) (2625:2625:2625))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (3247:3247:3247) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3690:3690:3690))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (3247:3247:3247) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2233:2233:2233))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3250:3250:3250) (2895:2895:2895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (3250:3250:3250) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2450:2450:2450))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (2646:2646:2646) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2143:2143:2143))
        (PORT d[1] (2830:2830:2830) (3271:3271:3271))
        (PORT d[2] (1678:1678:1678) (1979:1979:1979))
        (PORT d[3] (1862:1862:1862) (2189:2189:2189))
        (PORT d[4] (2737:2737:2737) (3135:3135:3135))
        (PORT d[5] (2461:2461:2461) (2869:2869:2869))
        (PORT d[6] (3039:3039:3039) (3509:3509:3509))
        (PORT d[7] (2339:2339:2339) (2697:2697:2697))
        (PORT d[8] (3045:3045:3045) (3475:3475:3475))
        (PORT d[9] (2228:2228:2228) (2556:2556:2556))
        (PORT d[10] (2930:2930:2930) (3338:3338:3338))
        (PORT d[11] (2023:2023:2023) (2337:2337:2337))
        (PORT d[12] (2987:2987:2987) (3418:3418:3418))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (2643:2643:2643) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2549:2549:2549))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (2643:2643:2643) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2904:2904:2904))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (2646:2646:2646) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT d[0] (2646:2646:2646) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2444:2444:2444))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (2758:2758:2758) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (2160:2160:2160))
        (PORT d[1] (2812:2812:2812) (3249:3249:3249))
        (PORT d[2] (1509:1509:1509) (1788:1788:1788))
        (PORT d[3] (1837:1837:1837) (2157:2157:2157))
        (PORT d[4] (2764:2764:2764) (3173:3173:3173))
        (PORT d[5] (2440:2440:2440) (2841:2841:2841))
        (PORT d[6] (3043:3043:3043) (3519:3519:3519))
        (PORT d[7] (2325:2325:2325) (2676:2676:2676))
        (PORT d[8] (2870:2870:2870) (3273:3273:3273))
        (PORT d[9] (2820:2820:2820) (3234:3234:3234))
        (PORT d[10] (2928:2928:2928) (3339:3339:3339))
        (PORT d[11] (2004:2004:2004) (2315:2315:2315))
        (PORT d[12] (2986:2986:2986) (3417:3417:3417))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (2755:2755:2755) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2483:2483:2483))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (2755:2755:2755) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2909:2909:2909))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (2758:2758:2758) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (2758:2758:2758) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1864:1864:1864))
        (PORT datab (537:537:537) (616:616:616))
        (PORT datac (1948:1948:1948) (2228:2228:2228))
        (PORT datad (496:496:496) (558:558:558))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1864:1864:1864))
        (PORT datab (524:524:524) (596:596:596))
        (PORT datac (702:702:702) (810:810:810))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2497:2497:2497))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3485:3485:3485) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2643:2643:2643))
        (PORT d[1] (2205:2205:2205) (2563:2563:2563))
        (PORT d[2] (1945:1945:1945) (2290:2290:2290))
        (PORT d[3] (1830:1830:1830) (2145:2145:2145))
        (PORT d[4] (2540:2540:2540) (2918:2918:2918))
        (PORT d[5] (1869:1869:1869) (2178:2178:2178))
        (PORT d[6] (3264:3264:3264) (3761:3761:3761))
        (PORT d[7] (1897:1897:1897) (2200:2200:2200))
        (PORT d[8] (3081:3081:3081) (3488:3488:3488))
        (PORT d[9] (2754:2754:2754) (3174:3174:3174))
        (PORT d[10] (3157:3157:3157) (3577:3577:3577))
        (PORT d[11] (2280:2280:2280) (2637:2637:2637))
        (PORT d[12] (2615:2615:2615) (2995:2995:2995))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3482:3482:3482) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2826:2826:2826))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3482:3482:3482) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2581:2581:2581))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3485:3485:3485) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (3485:3485:3485) (3101:3101:3101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2505:2505:2505))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (3458:3458:3458) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2664:2664:2664))
        (PORT d[1] (2181:2181:2181) (2528:2528:2528))
        (PORT d[2] (2088:2088:2088) (2444:2444:2444))
        (PORT d[3] (1817:1817:1817) (2130:2130:2130))
        (PORT d[4] (2371:2371:2371) (2714:2714:2714))
        (PORT d[5] (1847:1847:1847) (2149:2149:2149))
        (PORT d[6] (3284:3284:3284) (3787:3787:3787))
        (PORT d[7] (1569:1569:1569) (1832:1832:1832))
        (PORT d[8] (3057:3057:3057) (3458:3458:3458))
        (PORT d[9] (2642:2642:2642) (3039:3039:3039))
        (PORT d[10] (3146:3146:3146) (3567:3567:3567))
        (PORT d[11] (2280:2280:2280) (2636:2636:2636))
        (PORT d[12] (2611:2611:2611) (2993:2993:2993))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3455:3455:3455) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3805:3805:3805))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (3455:3455:3455) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2391:2391:2391))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (3458:3458:3458) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (3458:3458:3458) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2204:2204:2204))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (3131:3131:3131) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2436:2436:2436))
        (PORT d[1] (2449:2449:2449) (2834:2834:2834))
        (PORT d[2] (1704:1704:1704) (2016:2016:2016))
        (PORT d[3] (1671:1671:1671) (1965:1965:1965))
        (PORT d[4] (2373:2373:2373) (2730:2730:2730))
        (PORT d[5] (2212:2212:2212) (2575:2575:2575))
        (PORT d[6] (3015:3015:3015) (3465:3465:3465))
        (PORT d[7] (1972:1972:1972) (2279:2279:2279))
        (PORT d[8] (2491:2491:2491) (2832:2832:2832))
        (PORT d[9] (2462:2462:2462) (2834:2834:2834))
        (PORT d[10] (2580:2580:2580) (2944:2944:2944))
        (PORT d[11] (2265:2265:2265) (2607:2607:2607))
        (PORT d[12] (2474:2474:2474) (2839:2839:2839))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (3128:3128:3128) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3363:3363:3363))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (3128:3128:3128) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2449:2449:2449))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (3131:3131:3131) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT d[0] (3131:3131:3131) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2209:2209:2209))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (3049:3049:3049) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2437:2437:2437))
        (PORT d[1] (2466:2466:2466) (2856:2856:2856))
        (PORT d[2] (2073:2073:2073) (2432:2432:2432))
        (PORT d[3] (1522:1522:1522) (1799:1799:1799))
        (PORT d[4] (2380:2380:2380) (2731:2731:2731))
        (PORT d[5] (2065:2065:2065) (2409:2409:2409))
        (PORT d[6] (3033:3033:3033) (3489:3489:3489))
        (PORT d[7] (1969:1969:1969) (2277:2277:2277))
        (PORT d[8] (2512:2512:2512) (2862:2862:2862))
        (PORT d[9] (2610:2610:2610) (2996:2996:2996))
        (PORT d[10] (2575:2575:2575) (2933:2933:2933))
        (PORT d[11] (2023:2023:2023) (2335:2335:2335))
        (PORT d[12] (2469:2469:2469) (2828:2828:2828))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (3046:3046:3046) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (3061:3061:3061))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (3046:3046:3046) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2491:2491:2491))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (3049:3049:3049) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (3049:3049:3049) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (2249:2249:2249))
        (PORT datab (681:681:681) (769:769:769))
        (PORT datac (1563:1563:1563) (1836:1836:1836))
        (PORT datad (673:673:673) (762:762:762))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1014:1014:1014))
        (PORT datab (1079:1079:1079) (1231:1231:1231))
        (PORT datac (1564:1564:1564) (1838:1838:1838))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1339:1339:1339))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1981:1981:1981) (2318:2318:2318))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2490:2490:2490))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT ena (3449:3449:3449) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2666:2666:2666))
        (PORT d[1] (1900:1900:1900) (2213:2213:2213))
        (PORT d[2] (2079:2079:2079) (2428:2428:2428))
        (PORT d[3] (1540:1540:1540) (1818:1818:1818))
        (PORT d[4] (2182:2182:2182) (2500:2500:2500))
        (PORT d[5] (1843:1843:1843) (2145:2145:2145))
        (PORT d[6] (3271:3271:3271) (3768:3768:3768))
        (PORT d[7] (1737:1737:1737) (2023:2023:2023))
        (PORT d[8] (3040:3040:3040) (3439:3439:3439))
        (PORT d[9] (2643:2643:2643) (3039:3039:3039))
        (PORT d[10] (2971:2971:2971) (3361:3361:3361))
        (PORT d[11] (2272:2272:2272) (2628:2628:2628))
        (PORT d[12] (2435:2435:2435) (2791:2791:2791))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (PORT ena (3446:3446:3446) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2648:2648:2648))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (PORT ena (3446:3446:3446) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2195:2195:2195))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT ena (3449:3449:3449) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT d[0] (3449:3449:3449) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1550:1550:1550))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3401:3401:3401) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3467:3467:3467))
        (PORT d[1] (2804:2804:2804) (3238:3238:3238))
        (PORT d[2] (2279:2279:2279) (2682:2682:2682))
        (PORT d[3] (2563:2563:2563) (2989:2989:2989))
        (PORT d[4] (2676:2676:2676) (3041:3041:3041))
        (PORT d[5] (2299:2299:2299) (2683:2683:2683))
        (PORT d[6] (2303:2303:2303) (2626:2626:2626))
        (PORT d[7] (2266:2266:2266) (2624:2624:2624))
        (PORT d[8] (2451:2451:2451) (2795:2795:2795))
        (PORT d[9] (2098:2098:2098) (2372:2372:2372))
        (PORT d[10] (1516:1516:1516) (1736:1736:1736))
        (PORT d[11] (2642:2642:2642) (3050:3050:3050))
        (PORT d[12] (2286:2286:2286) (2605:2605:2605))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3398:3398:3398) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (2099:2099:2099))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3398:3398:3398) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1990:1990:1990))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3401:3401:3401) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (3401:3401:3401) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1636:1636:1636))
        (PORT datac (1155:1155:1155) (1349:1349:1349))
        (PORT datad (726:726:726) (843:843:843))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1590:1590:1590))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (2033:2033:2033) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1883:1883:1883))
        (PORT d[1] (1398:1398:1398) (1618:1618:1618))
        (PORT d[2] (1862:1862:1862) (2188:2188:2188))
        (PORT d[3] (929:929:929) (1095:1095:1095))
        (PORT d[4] (3276:3276:3276) (3741:3741:3741))
        (PORT d[5] (3008:3008:3008) (3491:3491:3491))
        (PORT d[6] (3578:3578:3578) (4121:4121:4121))
        (PORT d[7] (1097:1097:1097) (1272:1272:1272))
        (PORT d[8] (3579:3579:3579) (4084:4084:4084))
        (PORT d[9] (2609:2609:2609) (2994:2994:2994))
        (PORT d[10] (3445:3445:3445) (3913:3913:3913))
        (PORT d[11] (2006:2006:2006) (2309:2309:2309))
        (PORT d[12] (3532:3532:3532) (4037:4037:4037))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2030:2030:2030) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3506:3506:3506))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (2030:2030:2030) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1503:1503:1503))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (2033:2033:2033) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (2033:2033:2033) (1829:1829:1829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2201:2201:2201))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (3798:3798:3798) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2875:2875:2875))
        (PORT d[1] (2357:2357:2357) (2725:2725:2725))
        (PORT d[2] (1931:1931:1931) (2281:2281:2281))
        (PORT d[3] (2213:2213:2213) (2585:2585:2585))
        (PORT d[4] (1783:1783:1783) (2029:2029:2029))
        (PORT d[5] (1909:1909:1909) (2229:2229:2229))
        (PORT d[6] (1772:1772:1772) (2013:2013:2013))
        (PORT d[7] (1907:1907:1907) (2220:2220:2220))
        (PORT d[8] (1802:1802:1802) (2056:2056:2056))
        (PORT d[9] (1818:1818:1818) (2057:2057:2057))
        (PORT d[10] (1875:1875:1875) (2146:2146:2146))
        (PORT d[11] (2276:2276:2276) (2631:2631:2631))
        (PORT d[12] (1892:1892:1892) (2147:2147:2147))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (3795:3795:3795) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3286:3286:3286))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (3795:3795:3795) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2457:2457:2457))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (3798:3798:3798) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (3798:3798:3798) (3382:3382:3382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1642:1642:1642))
        (PORT datac (855:855:855) (958:958:958))
        (PORT datad (713:713:713) (821:821:821))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1493:1493:1493) (1738:1738:1738))
        (PORT datac (1520:1520:1520) (1776:1776:1776))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (1003:1003:1003) (1136:1136:1136))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1250:1250:1250) (1475:1475:1475))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (516:516:516) (596:596:596))
        (PORT datac (1047:1047:1047) (1204:1204:1204))
        (PORT datad (512:512:512) (588:588:588))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (823:823:823) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (846:846:846))
        (PORT datab (942:942:942) (1087:1087:1087))
        (PORT datac (1014:1014:1014) (1153:1153:1153))
        (PORT datad (1132:1132:1132) (1284:1284:1284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read_nxt\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (173:173:173))
        (PORT datab (786:786:786) (925:925:925))
        (PORT datad (208:208:208) (255:255:255))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (301:301:301))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (739:739:739) (856:856:856))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (165:165:165) (223:223:223))
        (PORT datac (216:216:216) (265:265:265))
        (PORT datad (118:118:118) (148:148:148))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (726:726:726))
        (PORT datab (365:365:365) (440:440:440))
        (PORT datac (481:481:481) (570:570:570))
        (PORT datad (324:324:324) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (147:147:147))
        (PORT datac (484:484:484) (585:585:585))
        (PORT datad (474:474:474) (555:555:555))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|top_priority_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (468:468:468))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (283:283:283))
        (PORT datab (655:655:655) (773:773:773))
        (PORT datac (216:216:216) (267:267:267))
        (PORT datad (646:646:646) (758:758:758))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (426:426:426))
        (PORT datac (448:448:448) (527:527:527))
        (PORT datad (175:175:175) (209:209:209))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (429:429:429))
        (PORT datab (134:134:134) (168:168:168))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (132:132:132) (167:167:167))
        (PORT datac (219:219:219) (274:274:274))
        (PORT datad (335:335:335) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (219:219:219) (274:274:274))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (648:648:648) (761:761:761))
        (PORT datac (620:620:620) (726:726:726))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|wait_latency_counter\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (300:300:300))
        (PORT datab (498:498:498) (587:587:587))
        (PORT datac (341:341:341) (395:395:395))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|wait_latency_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (395:395:395))
        (PORT datab (191:191:191) (232:232:232))
        (PORT datac (221:221:221) (276:276:276))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (704:704:704))
        (PORT datab (506:506:506) (605:605:605))
        (PORT datac (136:136:136) (183:183:183))
        (PORT datad (594:594:594) (673:673:673))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (PORT datab (219:219:219) (280:280:280))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (276:276:276))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (700:700:700))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (595:595:595) (674:674:674))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (215:215:215) (276:276:276))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent\|m0_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (206:206:206))
        (PORT datab (163:163:163) (213:213:213))
        (PORT datac (492:492:492) (575:575:575))
        (PORT datad (357:357:357) (427:427:427))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|wait_latency_counter\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (100:100:100) (126:126:126))
        (PORT datad (330:330:330) (383:383:383))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|wait_latency_counter\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (399:399:399))
        (PORT datab (120:120:120) (151:151:151))
        (PORT datac (490:490:490) (574:574:574))
        (PORT datad (329:329:329) (383:383:383))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|wait_latency_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (590:590:590))
        (PORT datac (487:487:487) (570:570:570))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|read_latency_shift_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (346:346:346) (405:405:405))
        (PORT datac (99:99:99) (123:123:123))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (428:428:428))
        (PORT datab (188:188:188) (229:229:229))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (328:328:328) (385:385:385))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (353:353:353))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (429:429:429))
        (PORT datab (189:189:189) (230:230:230))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (329:329:329) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (426:426:426))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (115:115:115) (142:142:142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|adder\|full_adder\.cout\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (431:431:431))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (451:451:451) (530:530:530))
        (PORT datad (177:177:177) (212:212:212))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (427:427:427))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (343:343:343) (396:396:396))
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_004\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (449:449:449))
        (PORT datab (111:111:111) (144:144:144))
        (PORT datac (481:481:481) (582:582:582))
        (PORT datad (478:478:478) (560:560:560))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (215:215:215))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (491:491:491) (574:574:574))
        (PORT datad (479:479:479) (562:562:562))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (807:807:807) (917:917:917))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT sload (1273:1273:1273) (1446:1446:1446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (815:815:815) (922:922:922))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT sload (1273:1273:1273) (1446:1446:1446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (546:546:546) (622:622:622))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT sload (1273:1273:1273) (1446:1446:1446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (975:975:975) (1132:1132:1132))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (606:606:606))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT sload (1273:1273:1273) (1446:1446:1446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (638:638:638) (716:716:716))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT sload (1273:1273:1273) (1446:1446:1446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (389:389:389) (483:483:483))
        (PORT datac (475:475:475) (557:557:557))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_st\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1056:1056:1056) (1206:1206:1206))
        (PORT datac (708:708:708) (821:821:821))
        (PORT datad (1133:1133:1133) (1285:1285:1285))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_st\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (901:901:901))
        (PORT datab (581:581:581) (666:666:666))
        (PORT datad (639:639:639) (752:752:752))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (755:755:755))
        (PORT datad (201:201:201) (248:248:248))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (178:178:178))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (876:876:876))
        (PORT datab (785:785:785) (923:923:923))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (459:459:459) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (504:504:504))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (445:445:445))
        (PORT datac (215:215:215) (267:267:267))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (163:163:163) (214:214:214))
        (PORT datac (416:416:416) (473:473:473))
        (PORT datad (182:182:182) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (250:250:250))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (164:164:164) (196:196:196))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (723:723:723))
        (PORT datac (513:513:513) (612:612:612))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (661:661:661))
        (PORT datab (387:387:387) (468:468:468))
        (PORT datac (492:492:492) (593:593:593))
        (PORT datad (378:378:378) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (96:96:96) (122:122:122))
        (PORT datad (333:333:333) (392:392:392))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_retaddr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (806:806:806))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (512:512:512) (611:611:611))
        (PORT datad (503:503:503) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[31\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (271:271:271))
        (PORT datab (375:375:375) (441:441:441))
        (PORT datac (407:407:407) (502:502:502))
        (PORT datad (287:287:287) (322:322:322))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (548:548:548))
        (PORT datad (503:503:503) (596:596:596))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[32\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (557:557:557))
        (PORT datac (474:474:474) (556:556:556))
        (PORT datad (331:331:331) (385:385:385))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (594:594:594))
        (PORT datab (123:123:123) (153:153:153))
        (PORT datac (778:778:778) (902:902:902))
        (PORT datad (187:187:187) (224:224:224))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (497:497:497))
        (PORT datab (586:586:586) (708:708:708))
        (PORT datac (481:481:481) (571:571:571))
        (PORT datad (565:565:565) (681:681:681))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (596:596:596))
        (PORT datab (545:545:545) (641:641:641))
        (PORT datac (591:591:591) (673:673:673))
        (PORT datad (495:495:495) (570:570:570))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (761:761:761))
        (PORT datab (390:390:390) (475:475:475))
        (PORT datac (566:566:566) (686:686:686))
        (PORT datad (560:560:560) (675:675:675))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (747:747:747))
        (PORT datab (541:541:541) (652:652:652))
        (PORT datac (362:362:362) (436:436:436))
        (PORT datad (537:537:537) (645:645:645))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (441:441:441))
        (PORT datab (389:389:389) (460:460:460))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (352:352:352) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (461:461:461))
        (PORT datab (541:541:541) (651:651:651))
        (PORT datac (529:529:529) (619:619:619))
        (PORT datad (538:538:538) (646:646:646))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (470:470:470) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (580:580:580))
        (PORT datab (492:492:492) (576:576:576))
        (PORT datac (488:488:488) (571:571:571))
        (PORT datad (485:485:485) (561:561:561))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (488:488:488) (564:564:564))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (671:671:671))
        (PORT datab (329:329:329) (397:397:397))
        (PORT datac (362:362:362) (442:442:442))
        (PORT datad (526:526:526) (628:628:628))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (538:538:538))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datac (311:311:311) (362:362:362))
        (PORT datad (329:329:329) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (601:601:601))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (341:341:341) (396:396:396))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (732:732:732))
        (PORT datab (291:291:291) (335:335:335))
        (PORT datac (273:273:273) (317:317:317))
        (PORT datad (451:451:451) (518:518:518))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (637:637:637))
        (PORT datab (276:276:276) (324:324:324))
        (PORT datac (305:305:305) (351:351:351))
        (PORT datad (313:313:313) (362:362:362))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (414:414:414))
        (PORT datac (494:494:494) (562:562:562))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (867:867:867))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (590:590:590) (685:685:685))
        (PORT datad (188:188:188) (226:226:226))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_cmp_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (345:345:345) (407:407:407))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_cmp_result\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (597:597:597))
        (PORT datab (495:495:495) (589:589:589))
        (PORT datac (514:514:514) (614:614:614))
        (PORT datad (500:500:500) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (361:361:361) (428:428:428))
        (PORT datac (335:335:335) (390:390:390))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_uncond_cti_non_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (803:803:803))
        (PORT datac (499:499:499) (588:588:588))
        (PORT datad (510:510:510) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\.10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (471:471:471))
        (PORT datac (344:344:344) (402:402:402))
        (PORT datad (376:376:376) (458:458:458))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (280:280:280) (300:300:300))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (PORT sclr (791:791:791) (759:759:759))
        (PORT sload (920:920:920) (854:854:854))
        (PORT ena (1387:1387:1387) (1554:1554:1554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (841:841:841))
        (PORT datab (514:514:514) (605:605:605))
        (PORT datac (394:394:394) (481:481:481))
        (PORT datad (660:660:660) (763:763:763))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datac (583:583:583) (692:692:692))
        (PORT datad (631:631:631) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (730:730:730))
        (PORT datab (385:385:385) (451:451:451))
        (PORT datac (783:783:783) (901:901:901))
        (PORT datad (798:798:798) (913:913:913))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (464:464:464))
        (PORT datac (352:352:352) (423:423:423))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (451:451:451))
        (PORT datab (546:546:546) (628:628:628))
        (PORT datac (1449:1449:1449) (1672:1672:1672))
        (PORT datad (533:533:533) (608:608:608))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (PORT ena (675:675:675) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (581:581:581))
        (PORT datab (370:370:370) (428:428:428))
        (PORT datad (523:523:523) (611:611:611))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (525:525:525) (570:570:570))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (1038:1038:1038) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (529:529:529))
        (PORT datab (677:677:677) (801:801:801))
        (PORT datad (435:435:435) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (215:215:215))
        (PORT datab (820:820:820) (969:969:969))
        (PORT datad (444:444:444) (512:512:512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (679:679:679) (764:764:764))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (611:611:611) (712:712:712))
        (PORT sload (935:935:935) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (502:502:502))
        (PORT datab (694:694:694) (817:817:817))
        (PORT datac (496:496:496) (580:580:580))
        (PORT datad (962:962:962) (1122:1122:1122))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2478:2478:2478))
        (PORT datab (1519:1519:1519) (1724:1724:1724))
        (PORT datac (1021:1021:1021) (1143:1143:1143))
        (PORT datad (1753:1753:1753) (2042:2042:2042))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1089:1089:1089))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2553:2553:2553) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (4163:4163:4163))
        (PORT d[1] (1765:1765:1765) (2041:2041:2041))
        (PORT d[2] (2617:2617:2617) (3055:3055:3055))
        (PORT d[3] (2834:2834:2834) (3297:3297:3297))
        (PORT d[4] (2092:2092:2092) (2376:2376:2376))
        (PORT d[5] (1275:1275:1275) (1466:1466:1466))
        (PORT d[6] (1958:1958:1958) (2218:2218:2218))
        (PORT d[7] (2479:2479:2479) (2871:2871:2871))
        (PORT d[8] (2382:2382:2382) (2717:2717:2717))
        (PORT d[9] (1685:1685:1685) (1911:1911:1911))
        (PORT d[10] (3049:3049:3049) (3467:3467:3467))
        (PORT d[11] (3368:3368:3368) (3891:3891:3891))
        (PORT d[12] (2295:2295:2295) (2602:2602:2602))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2550:2550:2550) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2106:2106:2106))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2550:2550:2550) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1311:1311:1311))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2553:2553:2553) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (2553:2553:2553) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2034:2034:2034))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (3398:3398:3398) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3775:3775:3775))
        (PORT d[1] (1887:1887:1887) (2141:2141:2141))
        (PORT d[2] (3261:3261:3261) (3802:3802:3802))
        (PORT d[3] (1390:1390:1390) (1627:1627:1627))
        (PORT d[4] (2940:2940:2940) (3373:3373:3373))
        (PORT d[5] (2728:2728:2728) (3143:3143:3143))
        (PORT d[6] (3220:3220:3220) (3699:3699:3699))
        (PORT d[7] (2440:2440:2440) (2840:2840:2840))
        (PORT d[8] (2608:2608:2608) (2996:2996:2996))
        (PORT d[9] (2445:2445:2445) (2811:2811:2811))
        (PORT d[10] (4185:4185:4185) (4762:4762:4762))
        (PORT d[11] (2131:2131:2131) (2462:2462:2462))
        (PORT d[12] (2546:2546:2546) (2890:2890:2890))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (3395:3395:3395) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (3091:3091:3091))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (3395:3395:3395) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3224:3224:3224))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (3398:3398:3398) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (3398:3398:3398) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1026:1026:1026) (1145:1145:1145))
        (PORT datac (2066:2066:2066) (2446:2446:2446))
        (PORT datad (352:352:352) (402:402:402))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2812:2812:2812))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (4656:4656:4656) (4115:4115:4115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3910:3910:3910))
        (PORT d[1] (2623:2623:2623) (2985:2985:2985))
        (PORT d[2] (2449:2449:2449) (2862:2862:2862))
        (PORT d[3] (1217:1217:1217) (1421:1421:1421))
        (PORT d[4] (3268:3268:3268) (3701:3701:3701))
        (PORT d[5] (3051:3051:3051) (3494:3494:3494))
        (PORT d[6] (3600:3600:3600) (4130:4130:4130))
        (PORT d[7] (2002:2002:2002) (2347:2347:2347))
        (PORT d[8] (2995:2995:2995) (3449:3449:3449))
        (PORT d[9] (3585:3585:3585) (4110:4110:4110))
        (PORT d[10] (3923:3923:3923) (4466:4466:4466))
        (PORT d[11] (3355:3355:3355) (3855:3855:3855))
        (PORT d[12] (3538:3538:3538) (4023:4023:4023))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (4653:4653:4653) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3610:3610:3610))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (4653:4653:4653) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3393:3393:3393))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (4656:4656:4656) (4115:4115:4115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (4656:4656:4656) (4115:4115:4115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2635:2635:2635))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (4846:4846:4846) (4277:4277:4277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3691:3691:3691))
        (PORT d[1] (2448:2448:2448) (2785:2785:2785))
        (PORT d[2] (2093:2093:2093) (2470:2470:2470))
        (PORT d[3] (1238:1238:1238) (1440:1440:1440))
        (PORT d[4] (3086:3086:3086) (3494:3494:3494))
        (PORT d[5] (2861:2861:2861) (3273:3273:3273))
        (PORT d[6] (3418:3418:3418) (3920:3920:3920))
        (PORT d[7] (1816:1816:1816) (2137:2137:2137))
        (PORT d[8] (2824:2824:2824) (3257:3257:3257))
        (PORT d[9] (3421:3421:3421) (3917:3917:3917))
        (PORT d[10] (3748:3748:3748) (4266:4266:4266))
        (PORT d[11] (3181:3181:3181) (3654:3654:3654))
        (PORT d[12] (3364:3364:3364) (3828:3828:3828))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (4843:4843:4843) (4276:4276:4276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3279:3279:3279))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (4843:4843:4843) (4276:4276:4276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3367:3367:3367))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (4846:4846:4846) (4277:4277:4277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT d[0] (4846:4846:4846) (4277:4277:4277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2477:2477:2477))
        (PORT datab (1151:1151:1151) (1288:1288:1288))
        (PORT datac (1500:1500:1500) (1704:1704:1704))
        (PORT datad (1457:1457:1457) (1672:1672:1672))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1762:1762:1762) (2061:2061:2061))
        (PORT datac (1506:1506:1506) (1710:1710:1710))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2200:2200:2200))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (2965:2965:2965) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (4188:4188:4188))
        (PORT d[1] (1035:1035:1035) (1166:1166:1166))
        (PORT d[2] (1493:1493:1493) (1761:1761:1761))
        (PORT d[3] (1334:1334:1334) (1552:1552:1552))
        (PORT d[4] (3293:3293:3293) (3776:3776:3776))
        (PORT d[5] (3065:3065:3065) (3514:3514:3514))
        (PORT d[6] (3577:3577:3577) (4104:4104:4104))
        (PORT d[7] (959:959:959) (1125:1125:1125))
        (PORT d[8] (2826:2826:2826) (3249:3249:3249))
        (PORT d[9] (2805:2805:2805) (3222:3222:3222))
        (PORT d[10] (4705:4705:4705) (5355:5355:5355))
        (PORT d[11] (2633:2633:2633) (3025:3025:3025))
        (PORT d[12] (2574:2574:2574) (2929:2929:2929))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (2962:2962:2962) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (3272:3272:3272))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (2962:2962:2962) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (3246:3246:3246))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (2965:2965:2965) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT d[0] (2965:2965:2965) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2463:2463:2463))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (4871:4871:4871) (4297:4297:4297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3855:3855:3855))
        (PORT d[1] (2866:2866:2866) (3262:3262:3262))
        (PORT d[2] (1910:1910:1910) (2258:2258:2258))
        (PORT d[3] (1221:1221:1221) (1430:1430:1430))
        (PORT d[4] (3094:3094:3094) (3499:3499:3499))
        (PORT d[5] (2877:2877:2877) (3298:3298:3298))
        (PORT d[6] (3232:3232:3232) (3711:3711:3711))
        (PORT d[7] (1824:1824:1824) (2146:2146:2146))
        (PORT d[8] (2650:2650:2650) (3056:3056:3056))
        (PORT d[9] (3259:3259:3259) (3733:3733:3733))
        (PORT d[10] (3741:3741:3741) (4263:4263:4263))
        (PORT d[11] (3011:3011:3011) (3465:3465:3465))
        (PORT d[12] (3363:3363:3363) (3824:3824:3824))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT ena (4868:4868:4868) (4296:4296:4296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (2017:2017:2017))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT ena (4868:4868:4868) (4296:4296:4296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3201:3201:3201))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (4871:4871:4871) (4297:4297:4297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (4871:4871:4871) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2619:2619:2619))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (4867:4867:4867) (4301:4301:4301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3690:3690:3690))
        (PORT d[1] (2457:2457:2457) (2798:2798:2798))
        (PORT d[2] (2282:2282:2282) (2676:2676:2676))
        (PORT d[3] (1225:1225:1225) (1432:1432:1432))
        (PORT d[4] (3085:3085:3085) (3493:3493:3493))
        (PORT d[5] (2873:2873:2873) (3291:3291:3291))
        (PORT d[6] (3421:3421:3421) (3927:3927:3927))
        (PORT d[7] (1825:1825:1825) (2147:2147:2147))
        (PORT d[8] (2812:2812:2812) (3242:3242:3242))
        (PORT d[9] (3402:3402:3402) (3900:3900:3900))
        (PORT d[10] (3741:3741:3741) (4258:4258:4258))
        (PORT d[11] (3175:3175:3175) (3648:3648:3648))
        (PORT d[12] (3364:3364:3364) (3825:3825:3825))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (4864:4864:4864) (4300:4300:4300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2866:2866:2866))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (4864:4864:4864) (4300:4300:4300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (3199:3199:3199))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (4867:4867:4867) (4301:4301:4301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (4867:4867:4867) (4301:4301:4301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1514:1514:1514))
        (PORT datab (1527:1527:1527) (1733:1733:1733))
        (PORT datac (2064:2064:2064) (2444:2444:2444))
        (PORT datad (1332:1332:1332) (1490:1490:1490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2272:2272:2272))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (4407:4407:4407) (3893:3893:3893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (4327:4327:4327))
        (PORT d[1] (2965:2965:2965) (3369:3369:3369))
        (PORT d[2] (2472:2472:2472) (2902:2902:2902))
        (PORT d[3] (1202:1202:1202) (1408:1408:1408))
        (PORT d[4] (3455:3455:3455) (3918:3918:3918))
        (PORT d[5] (3210:3210:3210) (3674:3674:3674))
        (PORT d[6] (3775:3775:3775) (4328:4328:4328))
        (PORT d[7] (1989:1989:1989) (2316:2316:2316))
        (PORT d[8] (3198:3198:3198) (3684:3684:3684))
        (PORT d[9] (3956:3956:3956) (4537:4537:4537))
        (PORT d[10] (4273:4273:4273) (4862:4862:4862))
        (PORT d[11] (3539:3539:3539) (4063:4063:4063))
        (PORT d[12] (3881:3881:3881) (4412:4412:4412))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT ena (4404:4404:4404) (3892:3892:3892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3656:3656:3656))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT ena (4404:4404:4404) (3892:3892:3892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3764:3764:3764))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (4407:4407:4407) (3893:3893:3893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (4407:4407:4407) (3893:3893:3893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (448:448:448))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (2064:2064:2064) (2443:2443:2443))
        (PORT datad (996:996:996) (1151:1151:1151))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2050:2050:2050))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (3212:3212:3212) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3973:3973:3973))
        (PORT d[1] (1395:1395:1395) (1578:1578:1578))
        (PORT d[2] (3261:3261:3261) (3803:3803:3803))
        (PORT d[3] (980:980:980) (1154:1154:1154))
        (PORT d[4] (2941:2941:2941) (3374:3374:3374))
        (PORT d[5] (2708:2708:2708) (3112:3112:3112))
        (PORT d[6] (3399:3399:3399) (3902:3902:3902))
        (PORT d[7] (2443:2443:2443) (2845:2845:2845))
        (PORT d[8] (2772:2772:2772) (3186:3186:3186))
        (PORT d[9] (2446:2446:2446) (2812:2812:2812))
        (PORT d[10] (4192:4192:4192) (4770:4770:4770))
        (PORT d[11] (2127:2127:2127) (2452:2452:2452))
        (PORT d[12] (2560:2560:2560) (2908:2908:2908))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (3209:3209:3209) (2837:2837:2837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3564:3564:3564))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (3209:3209:3209) (2837:2837:2837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (3208:3208:3208))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (3212:3212:3212) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (3212:3212:3212) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2278:2278:2278))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (4618:4618:4618) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (4104:4104:4104))
        (PORT d[1] (2812:2812:2812) (3201:3201:3201))
        (PORT d[2] (2294:2294:2294) (2703:2703:2703))
        (PORT d[3] (1165:1165:1165) (1360:1360:1360))
        (PORT d[4] (3269:3269:3269) (3706:3706:3706))
        (PORT d[5] (3030:3030:3030) (3468:3468:3468))
        (PORT d[6] (3597:3597:3597) (4125:4125:4125))
        (PORT d[7] (2154:2154:2154) (2513:2513:2513))
        (PORT d[8] (3015:3015:3015) (3473:3473:3473))
        (PORT d[9] (3773:3773:3773) (4326:4326:4326))
        (PORT d[10] (3944:3944:3944) (4495:4495:4495))
        (PORT d[11] (3362:3362:3362) (3862:3862:3862))
        (PORT d[12] (3706:3706:3706) (4214:4214:4214))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (4615:4615:4615) (4078:4078:4078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2247:2247:2247))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (4615:4615:4615) (4078:4078:4078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3566:3566:3566))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (4618:4618:4618) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (4618:4618:4618) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2257:2257:2257))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (4446:4446:4446) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (4130:4130:4130))
        (PORT d[1] (2795:2795:2795) (3176:3176:3176))
        (PORT d[2] (1729:1729:1729) (2045:2045:2045))
        (PORT d[3] (1202:1202:1202) (1403:1403:1403))
        (PORT d[4] (3446:3446:3446) (3903:3903:3903))
        (PORT d[5] (3229:3229:3229) (3697:3697:3697))
        (PORT d[6] (3768:3768:3768) (4320:4320:4320))
        (PORT d[7] (2174:2174:2174) (2540:2540:2540))
        (PORT d[8] (3178:3178:3178) (3657:3657:3657))
        (PORT d[9] (3639:3639:3639) (4172:4172:4172))
        (PORT d[10] (4101:4101:4101) (4668:4668:4668))
        (PORT d[11] (3532:3532:3532) (4055:4055:4055))
        (PORT d[12] (3713:3713:3713) (4221:4221:4221))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (4443:4443:4443) (3924:3924:3924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (3021:3021:3021))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (4443:4443:4443) (3924:3924:3924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3793:3793:3793))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (4446:4446:4446) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (4446:4446:4446) (3925:3925:3925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1392:1392:1392))
        (PORT datab (1518:1518:1518) (1723:1723:1723))
        (PORT datac (2071:2071:2071) (2451:2451:2451))
        (PORT datad (1160:1160:1160) (1299:1299:1299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2268:2268:2268))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (4659:4659:4659) (4111:4111:4111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (4075:4075:4075))
        (PORT d[1] (2633:2633:2633) (2998:2998:2998))
        (PORT d[2] (2102:2102:2102) (2480:2480:2480))
        (PORT d[3] (1210:1210:1210) (1414:1414:1414))
        (PORT d[4] (3277:3277:3277) (3707:3707:3707))
        (PORT d[5] (3055:3055:3055) (3501:3501:3501))
        (PORT d[6] (3411:3411:3411) (3914:3914:3914))
        (PORT d[7] (2002:2002:2002) (2346:2346:2346))
        (PORT d[8] (2984:2984:2984) (3436:3436:3436))
        (PORT d[9] (3445:3445:3445) (3947:3947:3947))
        (PORT d[10] (3923:3923:3923) (4471:4471:4471))
        (PORT d[11] (3186:3186:3186) (3666:3666:3666))
        (PORT d[12] (3538:3538:3538) (4022:4022:4022))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (4656:4656:4656) (4110:4110:4110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3650:3650:3650))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (4656:4656:4656) (4110:4110:4110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3390:3390:3390))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (4659:4659:4659) (4111:4111:4111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (4659:4659:4659) (4111:4111:4111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (786:786:786))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2072:2072:2072) (2453:2453:2453))
        (PORT datad (1126:1126:1126) (1295:1295:1295))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (1770:1770:1770) (2069:2069:2069))
        (PORT datac (1751:1751:1751) (2092:2092:2092))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1749:1749:1749) (2090:2090:2090))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (612:612:612) (716:716:716))
        (PORT datad (325:325:325) (386:386:386))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (904:904:904))
        (PORT datab (514:514:514) (613:613:613))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (560:560:560))
        (PORT datab (1136:1136:1136) (1302:1302:1302))
        (PORT datac (331:331:331) (391:391:391))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1160:1160:1160))
        (PORT ena (953:953:953) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (554:554:554))
        (PORT datab (644:644:644) (762:762:762))
        (PORT datac (1317:1317:1317) (1497:1497:1497))
        (PORT datad (368:368:368) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (670:670:670))
        (PORT datab (396:396:396) (486:486:486))
        (PORT datac (539:539:539) (637:637:637))
        (PORT datad (528:528:528) (630:630:630))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (944:944:944))
        (PORT datab (298:298:298) (342:342:342))
        (PORT datad (334:334:334) (382:382:382))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (554:554:554) (629:629:629))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (603:603:603) (699:699:699))
        (PORT sload (941:941:941) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (736:736:736))
        (PORT datab (556:556:556) (667:667:667))
        (PORT datac (649:649:649) (780:780:780))
        (PORT datad (610:610:610) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (664:664:664))
        (PORT datac (131:131:131) (167:167:167))
        (PORT datad (148:148:148) (186:186:186))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (535:535:535))
        (PORT datab (381:381:381) (453:453:453))
        (PORT datac (530:530:530) (642:642:642))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (377:377:377) (421:421:421))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (268:268:268))
        (PORT datab (150:150:150) (199:199:199))
        (PORT datad (545:545:545) (645:645:645))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (476:476:476) (552:552:552))
        (PORT datac (464:464:464) (539:539:539))
        (PORT datad (520:520:520) (615:615:615))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (552:552:552))
        (PORT datab (311:311:311) (361:361:361))
        (PORT datac (465:465:465) (541:541:541))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (404:404:404) (461:461:461))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (410:410:410))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (591:591:591) (688:688:688))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (561:561:561))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (635:635:635) (742:742:742))
        (PORT datad (503:503:503) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (1628:1628:1628) (1862:1862:1862))
        (PORT datac (331:331:331) (391:391:391))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1160:1160:1160))
        (PORT ena (953:953:953) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal133\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (815:815:815) (951:951:951))
        (PORT datad (785:785:785) (904:904:904))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (651:651:651) (762:762:762))
        (PORT datac (313:313:313) (362:362:362))
        (PORT datad (365:365:365) (418:418:418))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (930:930:930))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2921:2921:2921))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (3050:3050:3050) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2416:2416:2416))
        (PORT d[1] (2473:2473:2473) (2856:2856:2856))
        (PORT d[2] (2085:2085:2085) (2448:2448:2448))
        (PORT d[3] (1814:1814:1814) (2118:2118:2118))
        (PORT d[4] (2562:2562:2562) (2951:2951:2951))
        (PORT d[5] (2084:2084:2084) (2436:2436:2436))
        (PORT d[6] (2853:2853:2853) (3284:3284:3284))
        (PORT d[7] (2131:2131:2131) (2457:2457:2457))
        (PORT d[8] (2500:2500:2500) (2843:2843:2843))
        (PORT d[9] (2634:2634:2634) (3027:3027:3027))
        (PORT d[10] (2589:2589:2589) (2954:2954:2954))
        (PORT d[11] (2189:2189:2189) (2525:2525:2525))
        (PORT d[12] (2482:2482:2482) (2848:2848:2848))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (3047:3047:3047) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2576:2576:2576))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (3047:3047:3047) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (3203:3203:3203))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (3050:3050:3050) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (3050:3050:3050) (2719:2719:2719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2848:2848:2848))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3266:3266:3266) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2411:2411:2411))
        (PORT d[1] (2283:2283:2283) (2648:2648:2648))
        (PORT d[2] (1878:1878:1878) (2209:2209:2209))
        (PORT d[3] (1663:1663:1663) (1950:1950:1950))
        (PORT d[4] (2165:2165:2165) (2478:2478:2478))
        (PORT d[5] (1882:1882:1882) (2199:2199:2199))
        (PORT d[6] (3015:3015:3015) (3468:3468:3468))
        (PORT d[7] (1801:1801:1801) (2087:2087:2087))
        (PORT d[8] (2475:2475:2475) (2812:2812:2812))
        (PORT d[9] (2458:2458:2458) (2824:2824:2824))
        (PORT d[10] (2754:2754:2754) (3138:3138:3138))
        (PORT d[11] (2259:2259:2259) (2602:2602:2602))
        (PORT d[12] (2287:2287:2287) (2618:2618:2618))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (3263:3263:3263) (2902:2902:2902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (3177:3177:3177))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (3263:3263:3263) (2902:2902:2902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3643:3643:3643))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3266:3266:3266) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (3266:3266:3266) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3396:3396:3396))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (3243:3243:3243) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2807:2807:2807))
        (PORT d[1] (2204:2204:2204) (2557:2557:2557))
        (PORT d[2] (2064:2064:2064) (2415:2415:2415))
        (PORT d[3] (1833:1833:1833) (2149:2149:2149))
        (PORT d[4] (2374:2374:2374) (2724:2724:2724))
        (PORT d[5] (1857:1857:1857) (2159:2159:2159))
        (PORT d[6] (3265:3265:3265) (3766:3766:3766))
        (PORT d[7] (1930:1930:1930) (2244:2244:2244))
        (PORT d[8] (3092:3092:3092) (3504:3504:3504))
        (PORT d[9] (2638:2638:2638) (3039:3039:3039))
        (PORT d[10] (3168:3168:3168) (3592:3592:3592))
        (PORT d[11] (2448:2448:2448) (2826:2826:2826))
        (PORT d[12] (2633:2633:2633) (3018:3018:3018))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3240:3240:3240) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3140:3140:3140))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (3240:3240:3240) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3492:3492:3492))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (3243:3243:3243) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (3243:3243:3243) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (2249:2249:2249))
        (PORT datab (839:839:839) (947:947:947))
        (PORT datac (1562:1562:1562) (1836:1836:1836))
        (PORT datad (1308:1308:1308) (1464:1464:1464))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2958:2958:2958))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (3049:3049:3049) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2417:2417:2417))
        (PORT d[1] (2617:2617:2617) (3026:3026:3026))
        (PORT d[2] (1871:1871:1871) (2203:2203:2203))
        (PORT d[3] (1486:1486:1486) (1750:1750:1750))
        (PORT d[4] (2569:2569:2569) (2958:2958:2958))
        (PORT d[5] (2393:2393:2393) (2786:2786:2786))
        (PORT d[6] (2852:2852:2852) (3283:3283:3283))
        (PORT d[7] (2147:2147:2147) (2478:2478:2478))
        (PORT d[8] (2668:2668:2668) (3041:3041:3041))
        (PORT d[9] (2394:2394:2394) (2749:2749:2749))
        (PORT d[10] (2739:2739:2739) (3122:3122:3122))
        (PORT d[11] (2172:2172:2172) (2505:2505:2505))
        (PORT d[12] (2653:2653:2653) (3043:3043:3043))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (3046:3046:3046) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3524:3524:3524))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (3046:3046:3046) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (3203:3203:3203))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (3049:3049:3049) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (3049:3049:3049) (2719:2719:2719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1863:1863:1863))
        (PORT datab (720:720:720) (825:825:825))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (515:515:515) (588:588:588))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (3165:3165:3165))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (2847:2847:2847) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (2162:2162:2162))
        (PORT d[1] (2655:2655:2655) (3064:3064:3064))
        (PORT d[2] (2063:2063:2063) (2421:2421:2421))
        (PORT d[3] (1658:1658:1658) (1950:1950:1950))
        (PORT d[4] (2750:2750:2750) (3166:3166:3166))
        (PORT d[5] (2277:2277:2277) (2660:2660:2660))
        (PORT d[6] (2854:2854:2854) (3297:3297:3297))
        (PORT d[7] (2316:2316:2316) (2667:2667:2667))
        (PORT d[8] (2667:2667:2667) (3032:3032:3032))
        (PORT d[9] (2814:2814:2814) (3226:3226:3226))
        (PORT d[10] (2759:2759:2759) (3147:3147:3147))
        (PORT d[11] (1830:1830:1830) (2115:2115:2115))
        (PORT d[12] (2826:2826:2826) (3237:3237:3237))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (2844:2844:2844) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2652:2652:2652))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (2844:2844:2844) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (3015:3015:3015))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (2847:2847:2847) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (2847:2847:2847) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (3048:3048:3048))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (3451:3451:3451) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2408:2408:2408))
        (PORT d[1] (2139:2139:2139) (2485:2485:2485))
        (PORT d[2] (1708:1708:1708) (2021:2021:2021))
        (PORT d[3] (1655:1655:1655) (1944:1944:1944))
        (PORT d[4] (2206:2206:2206) (2536:2536:2536))
        (PORT d[5] (1838:1838:1838) (2144:2144:2144))
        (PORT d[6] (3051:3051:3051) (3514:3514:3514))
        (PORT d[7] (1775:1775:1775) (2054:2054:2054))
        (PORT d[8] (2497:2497:2497) (2838:2838:2838))
        (PORT d[9] (2444:2444:2444) (2809:2809:2809))
        (PORT d[10] (2731:2731:2731) (3110:3110:3110))
        (PORT d[11] (2384:2384:2384) (2743:2743:2743))
        (PORT d[12] (2295:2295:2295) (2623:2623:2623))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (3448:3448:3448) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3556:3556:3556))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (3448:3448:3448) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3617:3617:3617))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (3451:3451:3451) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (3451:3451:3451) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3771:3771:3771))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (3067:3067:3067) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2673:2673:2673))
        (PORT d[1] (2583:2583:2583) (2991:2991:2991))
        (PORT d[2] (2094:2094:2094) (2463:2463:2463))
        (PORT d[3] (1861:1861:1861) (2187:2187:2187))
        (PORT d[4] (2711:2711:2711) (3119:3119:3119))
        (PORT d[5] (2207:2207:2207) (2560:2560:2560))
        (PORT d[6] (3069:3069:3069) (3546:3546:3546))
        (PORT d[7] (2100:2100:2100) (2437:2437:2437))
        (PORT d[8] (3274:3274:3274) (3715:3715:3715))
        (PORT d[9] (2647:2647:2647) (3049:3049:3049))
        (PORT d[10] (3336:3336:3336) (3780:3780:3780))
        (PORT d[11] (2805:2805:2805) (3232:3232:3232))
        (PORT d[12] (2814:2814:2814) (3224:3224:3224))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (3064:3064:3064) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2332:2332:2332))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (3064:3064:3064) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (3261:3261:3261))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (3067:3067:3067) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (3067:3067:3067) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3563:3563:3563))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2462:2462:2462) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2144:2144:2144))
        (PORT d[1] (3012:3012:3012) (3479:3479:3479))
        (PORT d[2] (1503:1503:1503) (1780:1780:1780))
        (PORT d[3] (2056:2056:2056) (2412:2412:2412))
        (PORT d[4] (2917:2917:2917) (3337:3337:3337))
        (PORT d[5] (2645:2645:2645) (3079:3079:3079))
        (PORT d[6] (3220:3220:3220) (3717:3717:3717))
        (PORT d[7] (2684:2684:2684) (3089:3089:3089))
        (PORT d[8] (3217:3217:3217) (3670:3670:3670))
        (PORT d[9] (2249:2249:2249) (2585:2585:2585))
        (PORT d[10] (3107:3107:3107) (3537:3537:3537))
        (PORT d[11] (2229:2229:2229) (2581:2581:2581))
        (PORT d[12] (3190:3190:3190) (3655:3655:3655))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (2459:2459:2459) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2465:2465:2465))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (2459:2459:2459) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (3003:3003:3003))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2462:2462:2462) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (2462:2462:2462) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1863:1863:1863))
        (PORT datab (838:838:838) (971:971:971))
        (PORT datac (1947:1947:1947) (2226:2226:2226))
        (PORT datad (656:656:656) (741:741:741))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (573:573:573))
        (PORT datab (1028:1028:1028) (1173:1173:1173))
        (PORT datac (1565:1565:1565) (1839:1839:1839))
        (PORT datad (284:284:284) (328:328:328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1338:1338:1338))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1981:1981:1981) (2319:2319:2319))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (2253:2253:2253))
        (PORT datab (2064:2064:2064) (2406:2406:2406))
        (PORT datac (1565:1565:1565) (1839:1839:1839))
        (PORT datad (1224:1224:1224) (1387:1387:1387))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3332:3332:3332))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2847:2847:2847) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2161:2161:2161))
        (PORT d[1] (2799:2799:2799) (3234:3234:3234))
        (PORT d[2] (2053:2053:2053) (2406:2406:2406))
        (PORT d[3] (1670:1670:1670) (1967:1967:1967))
        (PORT d[4] (2757:2757:2757) (3172:3172:3172))
        (PORT d[5] (2440:2440:2440) (2846:2846:2846))
        (PORT d[6] (3016:3016:3016) (3483:3483:3483))
        (PORT d[7] (2331:2331:2331) (2688:2688:2688))
        (PORT d[8] (2883:2883:2883) (3291:3291:3291))
        (PORT d[9] (2807:2807:2807) (3214:3214:3214))
        (PORT d[10] (2914:2914:2914) (3319:3319:3319))
        (PORT d[11] (2197:2197:2197) (2532:2532:2532))
        (PORT d[12] (2827:2827:2827) (3238:3238:3238))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (2844:2844:2844) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2411:2411:2411))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (2844:2844:2844) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (3020:3020:3020))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2847:2847:2847) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (2847:2847:2847) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2583:2583:2583))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (1169:1169:1169) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (3072:3072:3072))
        (PORT d[1] (2419:2419:2419) (2806:2806:2806))
        (PORT d[2] (1852:1852:1852) (2182:2182:2182))
        (PORT d[3] (1894:1894:1894) (2230:2230:2230))
        (PORT d[4] (2105:2105:2105) (2390:2390:2390))
        (PORT d[5] (1860:1860:1860) (2168:2168:2168))
        (PORT d[6] (2094:2094:2094) (2382:2382:2382))
        (PORT d[7] (1697:1697:1697) (1971:1971:1971))
        (PORT d[8] (1984:1984:1984) (2265:2265:2265))
        (PORT d[9] (2683:2683:2683) (3092:3092:3092))
        (PORT d[10] (2036:2036:2036) (2323:2323:2323))
        (PORT d[11] (2447:2447:2447) (2821:2821:2821))
        (PORT d[12] (2083:2083:2083) (2363:2363:2363))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (1166:1166:1166) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2705:2705:2705))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (1166:1166:1166) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3374:3374:3374))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (1169:1169:1169) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (1169:1169:1169) (1107:1107:1107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (438:438:438))
        (PORT datac (1564:1564:1564) (1838:1838:1838))
        (PORT datad (1179:1179:1179) (1377:1377:1377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3717:3717:3717))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (2448:2448:2448) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2148:2148:2148))
        (PORT d[1] (3019:3019:3019) (3479:3479:3479))
        (PORT d[2] (1670:1670:1670) (1971:1971:1971))
        (PORT d[3] (2043:2043:2043) (2392:2392:2392))
        (PORT d[4] (3125:3125:3125) (3595:3595:3595))
        (PORT d[5] (2646:2646:2646) (3080:3080:3080))
        (PORT d[6] (3224:3224:3224) (3724:3724:3724))
        (PORT d[7] (2680:2680:2680) (3082:3082:3082))
        (PORT d[8] (3220:3220:3220) (3674:3674:3674))
        (PORT d[9] (2407:2407:2407) (2765:2765:2765))
        (PORT d[10] (3101:3101:3101) (3530:3530:3530))
        (PORT d[11] (1655:1655:1655) (1908:1908:1908))
        (PORT d[12] (3184:3184:3184) (3643:3643:3643))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (2445:2445:2445) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3563:3563:3563))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (2445:2445:2445) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3173:3173:3173))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (2448:2448:2448) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (2448:2448:2448) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2956:2956:2956))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (2849:2849:2849) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2185:2185:2185))
        (PORT d[1] (2648:2648:2648) (3063:3063:3063))
        (PORT d[2] (2045:2045:2045) (2398:2398:2398))
        (PORT d[3] (1671:1671:1671) (1969:1969:1969))
        (PORT d[4] (2557:2557:2557) (2934:2934:2934))
        (PORT d[5] (2277:2277:2277) (2659:2659:2659))
        (PORT d[6] (2847:2847:2847) (3282:3282:3282))
        (PORT d[7] (2155:2155:2155) (2487:2487:2487))
        (PORT d[8] (2861:2861:2861) (3266:3266:3266))
        (PORT d[9] (2789:2789:2789) (3196:3196:3196))
        (PORT d[10] (2758:2758:2758) (3146:3146:3146))
        (PORT d[11] (2196:2196:2196) (2531:2531:2531))
        (PORT d[12] (2660:2660:2660) (3051:3051:3051))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (2846:2846:2846) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3516:3516:3516))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (2846:2846:2846) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (3016:3016:3016))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (2849:2849:2849) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (2849:2849:2849) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1865:1865:1865))
        (PORT datac (676:676:676) (766:766:766))
        (PORT datad (507:507:507) (575:575:575))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (2253:2253:2253))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1977:1977:1977) (2314:2314:2314))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1336:1336:1336))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (890:890:890))
        (PORT datab (907:907:907) (1052:1052:1052))
        (PORT datad (1006:1006:1006) (1145:1145:1145))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (558:558:558))
        (PORT datac (646:646:646) (760:760:760))
        (PORT datad (304:304:304) (364:364:364))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1659:1659:1659))
        (PORT datab (601:601:601) (692:692:692))
        (PORT datac (688:688:688) (788:788:788))
        (PORT datad (631:631:631) (718:718:718))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (664:664:664) (788:788:788))
        (PORT datad (647:647:647) (756:756:756))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (685:685:685))
        (PORT datab (231:231:231) (292:292:292))
        (PORT datac (529:529:529) (632:632:632))
        (PORT datad (515:515:515) (591:591:591))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rdctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (738:738:738))
        (PORT datad (574:574:574) (687:687:687))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (489:489:489) (574:574:574))
        (PORT datad (459:459:459) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (172:172:172))
        (PORT datab (204:204:204) (261:261:261))
        (PORT datac (1047:1047:1047) (1204:1204:1204))
        (PORT datad (440:440:440) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (612:612:612))
        (PORT datab (646:646:646) (735:735:735))
        (PORT datac (584:584:584) (667:667:667))
        (PORT datad (332:332:332) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (817:817:817) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (464:464:464))
        (PORT datab (815:815:815) (959:959:959))
        (PORT datac (197:197:197) (247:247:247))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (567:567:567))
        (PORT datac (639:639:639) (741:741:741))
        (PORT datad (537:537:537) (619:619:619))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1091:1091:1091))
        (PORT datad (203:203:203) (251:251:251))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~205\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1970:1970:1970))
        (PORT datab (2029:2029:2029) (2378:2378:2378))
        (PORT datac (1278:1278:1278) (1510:1510:1510))
        (PORT datad (1502:1502:1502) (1740:1740:1740))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2411:2411:2411))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2721:2721:2721) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2581:2581:2581))
        (PORT d[1] (2722:2722:2722) (3165:3165:3165))
        (PORT d[2] (2067:2067:2067) (2438:2438:2438))
        (PORT d[3] (1349:1349:1349) (1582:1582:1582))
        (PORT d[4] (3064:3064:3064) (3524:3524:3524))
        (PORT d[5] (2500:2500:2500) (2896:2896:2896))
        (PORT d[6] (2539:2539:2539) (2913:2913:2913))
        (PORT d[7] (1777:1777:1777) (2081:2081:2081))
        (PORT d[8] (2133:2133:2133) (2456:2456:2456))
        (PORT d[9] (2670:2670:2670) (3078:3078:3078))
        (PORT d[10] (2501:2501:2501) (2898:2898:2898))
        (PORT d[11] (2244:2244:2244) (2596:2596:2596))
        (PORT d[12] (2501:2501:2501) (2877:2877:2877))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2718:2718:2718) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2800:2800:2800))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2718:2718:2718) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3528:3528:3528))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2721:2721:2721) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (2721:2721:2721) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3162:3162:3162))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (3720:3720:3720) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3610:3610:3610))
        (PORT d[1] (2155:2155:2155) (2506:2506:2506))
        (PORT d[2] (1951:1951:1951) (2296:2296:2296))
        (PORT d[3] (2476:2476:2476) (2893:2893:2893))
        (PORT d[4] (3251:3251:3251) (3735:3735:3735))
        (PORT d[5] (2507:2507:2507) (2886:2886:2886))
        (PORT d[6] (3133:3133:3133) (3606:3606:3606))
        (PORT d[7] (2300:2300:2300) (2665:2665:2665))
        (PORT d[8] (2883:2883:2883) (3317:3317:3317))
        (PORT d[9] (3232:3232:3232) (3742:3742:3742))
        (PORT d[10] (2597:2597:2597) (2995:2995:2995))
        (PORT d[11] (2895:2895:2895) (3359:3359:3359))
        (PORT d[12] (3116:3116:3116) (3571:3571:3571))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (3717:3717:3717) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (3224:3224:3224))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (3717:3717:3717) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3960:3960:3960))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (3720:3720:3720) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (3720:3720:3720) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~207\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (801:801:801))
        (PORT datac (1084:1084:1084) (1199:1199:1199))
        (PORT datad (1500:1500:1500) (1737:1737:1737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2975:2975:2975))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (3328:3328:3328) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (3407:3407:3407))
        (PORT d[1] (1968:1968:1968) (2294:2294:2294))
        (PORT d[2] (1763:1763:1763) (2076:2076:2076))
        (PORT d[3] (2292:2292:2292) (2683:2683:2683))
        (PORT d[4] (3077:3077:3077) (3540:3540:3540))
        (PORT d[5] (2333:2333:2333) (2687:2687:2687))
        (PORT d[6] (2950:2950:2950) (3395:3395:3395))
        (PORT d[7] (2124:2124:2124) (2464:2464:2464))
        (PORT d[8] (2710:2710:2710) (3120:3120:3120))
        (PORT d[9] (3053:3053:3053) (3534:3534:3534))
        (PORT d[10] (2426:2426:2426) (2803:2803:2803))
        (PORT d[11] (2717:2717:2717) (3158:3158:3158))
        (PORT d[12] (2932:2932:2932) (3364:3364:3364))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (3325:3325:3325) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2541:2541:2541))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (3325:3325:3325) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3764:3764:3764))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (3328:3328:3328) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (3328:3328:3328) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2790:2790:2790))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2926:2926:2926) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2822:2822:2822))
        (PORT d[1] (1792:1792:1792) (2084:2084:2084))
        (PORT d[2] (1916:1916:1916) (2257:2257:2257))
        (PORT d[3] (1907:1907:1907) (2234:2234:2234))
        (PORT d[4] (3458:3458:3458) (3981:3981:3981))
        (PORT d[5] (1976:1976:1976) (2278:2278:2278))
        (PORT d[6] (2908:2908:2908) (3338:3338:3338))
        (PORT d[7] (1793:1793:1793) (2093:2093:2093))
        (PORT d[8] (2175:2175:2175) (2501:2501:2501))
        (PORT d[9] (3181:3181:3181) (3673:3673:3673))
        (PORT d[10] (2230:2230:2230) (2578:2578:2578))
        (PORT d[11] (2178:2178:2178) (2531:2531:2531))
        (PORT d[12] (2559:2559:2559) (2931:2931:2931))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (2923:2923:2923) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3536:3536:3536))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (2923:2923:2923) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3802:3802:3802))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2926:2926:2926) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (2926:2926:2926) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~206\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (887:887:887))
        (PORT datab (1525:1525:1525) (1771:1771:1771))
        (PORT datad (1408:1408:1408) (1565:1565:1565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~208\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (2032:2032:2032) (2381:2381:2381))
        (PORT datac (1281:1281:1281) (1514:1514:1514))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2798:2798:2798))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (3118:3118:3118) (2768:2768:2768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2812:2812:2812))
        (PORT d[1] (1988:1988:1988) (2311:2311:2311))
        (PORT d[2] (2322:2322:2322) (2722:2722:2722))
        (PORT d[3] (2085:2085:2085) (2444:2444:2444))
        (PORT d[4] (3456:3456:3456) (3976:3976:3976))
        (PORT d[5] (1990:1990:1990) (2299:2299:2299))
        (PORT d[6] (2726:2726:2726) (3120:3120:3120))
        (PORT d[7] (1794:1794:1794) (2094:2094:2094))
        (PORT d[8] (2523:2523:2523) (2905:2905:2905))
        (PORT d[9] (2876:2876:2876) (3317:3317:3317))
        (PORT d[10] (2237:2237:2237) (2585:2585:2585))
        (PORT d[11] (2349:2349:2349) (2727:2727:2727))
        (PORT d[12] (2577:2577:2577) (2954:2954:2954))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (3115:3115:3115) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2789:2789:2789))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (3115:3115:3115) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3787:3787:3787))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (3118:3118:3118) (2768:2768:2768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT d[0] (3118:3118:3118) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2380:2380:2380))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2512:2512:2512) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2546:2546:2546))
        (PORT d[1] (2576:2576:2576) (2994:2994:2994))
        (PORT d[2] (2253:2253:2253) (2639:2639:2639))
        (PORT d[3] (1701:1701:1701) (1990:1990:1990))
        (PORT d[4] (3218:3218:3218) (3702:3702:3702))
        (PORT d[5] (2519:2519:2519) (2920:2920:2920))
        (PORT d[6] (2330:2330:2330) (2663:2663:2663))
        (PORT d[7] (1587:1587:1587) (1867:1867:1867))
        (PORT d[8] (1948:1948:1948) (2241:2241:2241))
        (PORT d[9] (2690:2690:2690) (3099:3099:3099))
        (PORT d[10] (2327:2327:2327) (2699:2699:2699))
        (PORT d[11] (2001:2001:2001) (2304:2304:2304))
        (PORT d[12] (2326:2326:2326) (2682:2682:2682))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (2509:2509:2509) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4386:4386:4386))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (2509:2509:2509) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3708:3708:3708))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2512:2512:2512) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2512:2512:2512) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2620:2620:2620))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2917:2917:2917) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2653:2653:2653))
        (PORT d[1] (1797:1797:1797) (2097:2097:2097))
        (PORT d[2] (2133:2133:2133) (2502:2502:2502))
        (PORT d[3] (1883:1883:1883) (2206:2206:2206))
        (PORT d[4] (3264:3264:3264) (3753:3753:3753))
        (PORT d[5] (1798:1798:1798) (2068:2068:2068))
        (PORT d[6] (2543:2543:2543) (2910:2910:2910))
        (PORT d[7] (1767:1767:1767) (2060:2060:2060))
        (PORT d[8] (2333:2333:2333) (2687:2687:2687))
        (PORT d[9] (2896:2896:2896) (3339:3339:3339))
        (PORT d[10] (2064:2064:2064) (2389:2389:2389))
        (PORT d[11] (2170:2170:2170) (2522:2522:2522))
        (PORT d[12] (2477:2477:2477) (2828:2828:2828))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (2914:2914:2914) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2779:2779:2779))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (2914:2914:2914) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3991:3991:3991))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (2917:2917:2917) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2917:2917:2917) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2396:2396:2396))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2676:2676:2676) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2413:2413:2413))
        (PORT d[1] (2575:2575:2575) (2993:2993:2993))
        (PORT d[2] (2264:2264:2264) (2652:2652:2652))
        (PORT d[3] (1701:1701:1701) (1991:1991:1991))
        (PORT d[4] (3061:3061:3061) (3525:3525:3525))
        (PORT d[5] (2322:2322:2322) (2691:2691:2691))
        (PORT d[6] (2343:2343:2343) (2681:2681:2681))
        (PORT d[7] (2296:2296:2296) (2656:2656:2656))
        (PORT d[8] (2075:2075:2075) (2371:2371:2371))
        (PORT d[9] (2703:2703:2703) (3119:3119:3119))
        (PORT d[10] (2314:2314:2314) (2679:2679:2679))
        (PORT d[11] (2073:2073:2073) (2399:2399:2399))
        (PORT d[12] (2313:2313:2313) (2661:2661:2661))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2673:2673:2673) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (4074:4074:4074))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2673:2673:2673) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3718:3718:3718))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2676:2676:2676) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (2676:2676:2676) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~200\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1527:1527:1527))
        (PORT datab (1206:1206:1206) (1393:1393:1393))
        (PORT datac (845:845:845) (952:952:952))
        (PORT datad (1499:1499:1499) (1737:1737:1737))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~201\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1348:1348:1348))
        (PORT datab (1524:1524:1524) (1770:1770:1770))
        (PORT datac (707:707:707) (813:813:813))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2618:2618:2618))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (3138:3138:3138) (2779:2779:2779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2569:2569:2569))
        (PORT d[1] (3118:3118:3118) (3621:3621:3621))
        (PORT d[2] (2430:2430:2430) (2853:2853:2853))
        (PORT d[3] (1684:1684:1684) (1969:1969:1969))
        (PORT d[4] (3432:3432:3432) (3946:3946:3946))
        (PORT d[5] (2094:2094:2094) (2421:2421:2421))
        (PORT d[6] (2887:2887:2887) (3305:3305:3305))
        (PORT d[7] (2131:2131:2131) (2480:2480:2480))
        (PORT d[8] (2471:2471:2471) (2835:2835:2835))
        (PORT d[9] (3028:3028:3028) (3489:3489:3489))
        (PORT d[10] (2867:2867:2867) (3316:3316:3316))
        (PORT d[11] (1844:1844:1844) (2125:2125:2125))
        (PORT d[12] (2862:2862:2862) (3290:3290:3290))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (3135:3135:3135) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (4317:4317:4317))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (3135:3135:3135) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3702:3702:3702))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (3138:3138:3138) (2779:2779:2779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (3138:3138:3138) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2785:2785:2785))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (3126:3126:3126) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (3038:3038:3038))
        (PORT d[1] (2149:2149:2149) (2489:2489:2489))
        (PORT d[2] (2333:2333:2333) (2737:2737:2737))
        (PORT d[3] (2089:2089:2089) (2447:2447:2447))
        (PORT d[4] (3468:3468:3468) (3993:3993:3993))
        (PORT d[5] (2160:2160:2160) (2489:2489:2489))
        (PORT d[6] (2750:2750:2750) (3153:3153:3153))
        (PORT d[7] (1947:1947:1947) (2263:2263:2263))
        (PORT d[8] (2531:2531:2531) (2915:2915:2915))
        (PORT d[9] (2838:2838:2838) (3283:3283:3283))
        (PORT d[10] (2250:2250:2250) (2603:2603:2603))
        (PORT d[11] (2524:2524:2524) (2932:2932:2932))
        (PORT d[12] (2581:2581:2581) (2961:2961:2961))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (3123:3123:3123) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2881:2881:2881))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (3123:3123:3123) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3757:3757:3757))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (3126:3126:3126) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (3126:3126:3126) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2762:2762:2762))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (2925:2925:2925) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2824:2824:2824))
        (PORT d[1] (1981:1981:1981) (2303:2303:2303))
        (PORT d[2] (2144:2144:2144) (2516:2516:2516))
        (PORT d[3] (1898:1898:1898) (2230:2230:2230))
        (PORT d[4] (3276:3276:3276) (3769:3769:3769))
        (PORT d[5] (1804:1804:1804) (2080:2080:2080))
        (PORT d[6] (2568:2568:2568) (2946:2946:2946))
        (PORT d[7] (1771:1771:1771) (2064:2064:2064))
        (PORT d[8] (2187:2187:2187) (2518:2518:2518))
        (PORT d[9] (2895:2895:2895) (3338:3338:3338))
        (PORT d[10] (2077:2077:2077) (2410:2410:2410))
        (PORT d[11] (2164:2164:2164) (2511:2511:2511))
        (PORT d[12] (2386:2386:2386) (2737:2737:2737))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (2922:2922:2922) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2753:2753:2753))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (2922:2922:2922) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3784:3784:3784))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (2925:2925:2925) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (2925:2925:2925) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (3175:3175:3175))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (3538:3538:3538) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3591:3591:3591))
        (PORT d[1] (2003:2003:2003) (2337:2337:2337))
        (PORT d[2] (2100:2100:2100) (2457:2457:2457))
        (PORT d[3] (2479:2479:2479) (2900:2900:2900))
        (PORT d[4] (3261:3261:3261) (3748:3748:3748))
        (PORT d[5] (2337:2337:2337) (2697:2697:2697))
        (PORT d[6] (3114:3114:3114) (3576:3576:3576))
        (PORT d[7] (2145:2145:2145) (2496:2496:2496))
        (PORT d[8] (2883:2883:2883) (3317:3317:3317))
        (PORT d[9] (3236:3236:3236) (3744:3744:3744))
        (PORT d[10] (2584:2584:2584) (2975:2975:2975))
        (PORT d[11] (2715:2715:2715) (3146:3146:3146))
        (PORT d[12] (3103:3103:3103) (3557:3557:3557))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (3535:3535:3535) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2257:2257:2257))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (3535:3535:3535) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3968:3968:3968))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (3538:3538:3538) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (3538:3538:3538) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~202\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1590:1590:1590))
        (PORT datab (1520:1520:1520) (1766:1766:1766))
        (PORT datac (1273:1273:1273) (1505:1505:1505))
        (PORT datad (775:775:775) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~203\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (437:437:437))
        (PORT datab (1521:1521:1521) (1767:1767:1767))
        (PORT datac (1087:1087:1087) (1230:1230:1230))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~204\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (2027:2027:2027) (2375:2375:2375))
        (PORT datac (1094:1094:1094) (1300:1300:1300))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~209\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1323:1323:1323))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (761:761:761))
        (PORT datab (802:802:802) (937:937:937))
        (PORT datad (763:763:763) (891:891:891))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (295:295:295))
        (PORT datab (491:491:491) (584:584:584))
        (PORT datac (352:352:352) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (702:702:702))
        (PORT datab (1744:1744:1744) (1950:1950:1950))
        (PORT datac (160:160:160) (192:192:192))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (PORT ena (1101:1101:1101) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (856:856:856))
        (PORT datab (359:359:359) (424:424:424))
        (PORT datac (283:283:283) (321:321:321))
        (PORT datad (478:478:478) (567:567:567))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (836:836:836))
        (PORT datac (628:628:628) (731:731:731))
        (PORT datad (180:180:180) (208:208:208))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (609:609:609))
        (PORT datac (884:884:884) (1014:1014:1014))
        (PORT datad (773:773:773) (889:889:889))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (166:166:166))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (659:659:659) (782:782:782))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (516:516:516))
        (PORT datab (368:368:368) (437:437:437))
        (PORT datac (470:470:470) (552:552:552))
        (PORT datad (460:460:460) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (659:659:659))
        (PORT datab (477:477:477) (564:564:564))
        (PORT datac (493:493:493) (594:594:594))
        (PORT datad (378:378:378) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (412:412:412))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (473:473:473))
        (PORT datad (372:372:372) (455:455:455))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (342:342:342) (376:376:376))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (PORT sclr (791:791:791) (759:759:759))
        (PORT sload (920:920:920) (854:854:854))
        (PORT ena (1387:1387:1387) (1554:1554:1554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1150:1150:1150))
        (PORT datab (694:694:694) (817:817:817))
        (PORT datac (388:388:388) (471:471:471))
        (PORT datad (517:517:517) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1724:1724:1724))
        (PORT datab (2130:2130:2130) (2502:2502:2502))
        (PORT datac (923:923:923) (1061:1061:1061))
        (PORT datad (1514:1514:1514) (1755:1755:1755))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2443:2443:2443))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (3331:3331:3331) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2785:2785:2785))
        (PORT d[1] (3116:3116:3116) (3619:3619:3619))
        (PORT d[2] (2438:2438:2438) (2862:2862:2862))
        (PORT d[3] (1857:1857:1857) (2163:2163:2163))
        (PORT d[4] (3622:3622:3622) (4162:4162:4162))
        (PORT d[5] (2260:2260:2260) (2607:2607:2607))
        (PORT d[6] (3079:3079:3079) (3528:3528:3528))
        (PORT d[7] (2315:2315:2315) (2690:2690:2690))
        (PORT d[8] (2462:2462:2462) (2826:2826:2826))
        (PORT d[9] (3194:3194:3194) (3673:3673:3673))
        (PORT d[10] (3023:3023:3023) (3487:3487:3487))
        (PORT d[11] (1876:1876:1876) (2164:2164:2164))
        (PORT d[12] (3036:3036:3036) (3489:3489:3489))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (3328:3328:3328) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2603:2603:2603))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (3328:3328:3328) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1752:1752:1752))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (3331:3331:3331) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (3331:3331:3331) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2774:2774:2774))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2499:2499:2499) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2791:2791:2791))
        (PORT d[1] (1811:1811:1811) (2113:2113:2113))
        (PORT d[2] (1945:1945:1945) (2288:2288:2288))
        (PORT d[3] (1722:1722:1722) (2021:2021:2021))
        (PORT d[4] (3082:3082:3082) (3544:3544:3544))
        (PORT d[5] (1686:1686:1686) (1949:1949:1949))
        (PORT d[6] (2468:2468:2468) (2824:2824:2824))
        (PORT d[7] (1735:1735:1735) (2013:2013:2013))
        (PORT d[8] (2150:2150:2150) (2472:2472:2472))
        (PORT d[9] (3067:3067:3067) (3530:3530:3530))
        (PORT d[10] (1895:1895:1895) (2195:2195:2195))
        (PORT d[11] (2126:2126:2126) (2466:2466:2466))
        (PORT d[12] (2313:2313:2313) (2652:2652:2652))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2496:2496:2496) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (4499:4499:4499))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (2496:2496:2496) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1617:1617:1617))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (2499:2499:2499) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (2499:2499:2499) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3410:3410:3410))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (2731:2731:2731) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2782:2782:2782))
        (PORT d[1] (2756:2756:2756) (3204:3204:3204))
        (PORT d[2] (2081:2081:2081) (2454:2454:2454))
        (PORT d[3] (1494:1494:1494) (1754:1754:1754))
        (PORT d[4] (3270:3270:3270) (3766:3766:3766))
        (PORT d[5] (2698:2698:2698) (3125:3125:3125))
        (PORT d[6] (2695:2695:2695) (3089:3089:3089))
        (PORT d[7] (1775:1775:1775) (2077:2077:2077))
        (PORT d[8] (2139:2139:2139) (2460:2460:2460))
        (PORT d[9] (2677:2677:2677) (3087:3087:3087))
        (PORT d[10] (2509:2509:2509) (2905:2905:2905))
        (PORT d[11] (2505:2505:2505) (2883:2883:2883))
        (PORT d[12] (2506:2506:2506) (2890:2890:2890))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (2728:2728:2728) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2904:2904:2904))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (2728:2728:2728) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1547:1547:1547))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (2731:2731:2731) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (2731:2731:2731) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1559:1559:1559))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3745:3745:3745) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3516:3516:3516))
        (PORT d[1] (3635:3635:3635) (4186:4186:4186))
        (PORT d[2] (1501:1501:1501) (1768:1768:1768))
        (PORT d[3] (1113:1113:1113) (1314:1314:1314))
        (PORT d[4] (3399:3399:3399) (3884:3884:3884))
        (PORT d[5] (3280:3280:3280) (3801:3801:3801))
        (PORT d[6] (2971:2971:2971) (3379:3379:3379))
        (PORT d[7] (2501:2501:2501) (2918:2918:2918))
        (PORT d[8] (1660:1660:1660) (1897:1897:1897))
        (PORT d[9] (2774:2774:2774) (3196:3196:3196))
        (PORT d[10] (3570:3570:3570) (4131:4131:4131))
        (PORT d[11] (2778:2778:2778) (3202:3202:3202))
        (PORT d[12] (2762:2762:2762) (3127:3127:3127))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3742:3742:3742) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1165:1165:1165))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3742:3742:3742) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (1044:1044:1044))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3745:3745:3745) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (3745:3745:3745) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1721:1721:1721))
        (PORT datab (691:691:691) (797:797:797))
        (PORT datac (824:824:824) (931:931:931))
        (PORT datad (1510:1510:1510) (1750:1750:1750))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (570:570:570))
        (PORT datab (1615:1615:1615) (1796:1796:1796))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1516:1516:1516) (1757:1757:1757))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1741:1741:1741))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (3547:3547:3547) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3323:3323:3323))
        (PORT d[1] (3080:3080:3080) (3560:3560:3560))
        (PORT d[2] (3062:3062:3062) (3578:3578:3578))
        (PORT d[3] (1945:1945:1945) (2265:2265:2265))
        (PORT d[4] (3221:3221:3221) (3683:3683:3683))
        (PORT d[5] (3094:3094:3094) (3588:3588:3588))
        (PORT d[6] (2793:2793:2793) (3177:3177:3177))
        (PORT d[7] (2332:2332:2332) (2725:2725:2725))
        (PORT d[8] (1461:1461:1461) (1666:1666:1666))
        (PORT d[9] (3321:3321:3321) (3811:3811:3811))
        (PORT d[10] (3369:3369:3369) (3901:3901:3901))
        (PORT d[11] (2613:2613:2613) (3020:3020:3020))
        (PORT d[12] (2597:2597:2597) (2943:2943:2943))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (3544:3544:3544) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3814:3814:3814))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (3544:3544:3544) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (1049:1049:1049))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (3547:3547:3547) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT d[0] (3547:3547:3547) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3621:3621:3621))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (2944:2944:2944) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2841:2841:2841))
        (PORT d[1] (2386:2386:2386) (2784:2784:2784))
        (PORT d[2] (2493:2493:2493) (2921:2921:2921))
        (PORT d[3] (1742:1742:1742) (2044:2044:2044))
        (PORT d[4] (2445:2445:2445) (2780:2780:2780))
        (PORT d[5] (2395:2395:2395) (2795:2795:2795))
        (PORT d[6] (1748:1748:1748) (1974:1974:1974))
        (PORT d[7] (1626:1626:1626) (1903:1903:1903))
        (PORT d[8] (1738:1738:1738) (1969:1969:1969))
        (PORT d[9] (2771:2771:2771) (3184:3184:3184))
        (PORT d[10] (2529:2529:2529) (2943:2943:2943))
        (PORT d[11] (2911:2911:2911) (3391:3391:3391))
        (PORT d[12] (2070:2070:2070) (2346:2346:2346))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (2941:2941:2941) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2371:2371:2371))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (2941:2941:2941) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2109:2109:2109))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (2944:2944:2944) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT d[0] (2944:2944:2944) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2688:2688:2688))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3727:3727:3727) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3638:3638:3638))
        (PORT d[1] (2179:2179:2179) (2536:2536:2536))
        (PORT d[2] (2140:2140:2140) (2518:2518:2518))
        (PORT d[3] (2486:2486:2486) (2907:2907:2907))
        (PORT d[4] (3242:3242:3242) (3727:3727:3727))
        (PORT d[5] (2515:2515:2515) (2894:2894:2894))
        (PORT d[6] (3288:3288:3288) (3777:3777:3777))
        (PORT d[7] (2320:2320:2320) (2690:2690:2690))
        (PORT d[8] (2870:2870:2870) (3304:3304:3304))
        (PORT d[9] (3409:3409:3409) (3942:3942:3942))
        (PORT d[10] (1689:1689:1689) (1953:1953:1953))
        (PORT d[11] (2718:2718:2718) (3153:3153:3153))
        (PORT d[12] (3136:3136:3136) (3599:3599:3599))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (3724:3724:3724) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2583:2583:2583))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (3724:3724:3724) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1761:1761:1761))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (3727:3727:3727) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (3727:3727:3727) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3456:3456:3456))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (2774:2774:2774) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (3072:3072:3072))
        (PORT d[1] (2379:2379:2379) (2776:2776:2776))
        (PORT d[2] (2342:2342:2342) (2754:2754:2754))
        (PORT d[3] (1688:1688:1688) (1991:1991:1991))
        (PORT d[4] (2269:2269:2269) (2578:2578:2578))
        (PORT d[5] (2389:2389:2389) (2782:2782:2782))
        (PORT d[6] (1773:1773:1773) (2006:2006:2006))
        (PORT d[7] (1647:1647:1647) (1929:1929:1929))
        (PORT d[8] (2262:2262:2262) (2591:2591:2591))
        (PORT d[9] (2808:2808:2808) (3224:3224:3224))
        (PORT d[10] (2376:2376:2376) (2773:2773:2773))
        (PORT d[11] (2742:2742:2742) (3200:3200:3200))
        (PORT d[12] (1884:1884:1884) (2131:2131:2131))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (2771:2771:2771) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3266:3266:3266))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (2771:2771:2771) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1943:1943:1943))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (2774:2774:2774) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2774:2774:2774) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1722:1722:1722))
        (PORT datab (926:926:926) (1069:1069:1069))
        (PORT datac (1168:1168:1168) (1335:1335:1335))
        (PORT datad (1511:1511:1511) (1752:1752:1752))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (749:749:749))
        (PORT datab (1209:1209:1209) (1390:1390:1390))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1517:1517:1517) (1759:1759:1759))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1283:1283:1283))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (2113:2113:2113) (2483:2483:2483))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (3038:3038:3038))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (2264:2264:2264) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2979:2979:2979))
        (PORT d[1] (2385:2385:2385) (2774:2774:2774))
        (PORT d[2] (2085:2085:2085) (2453:2453:2453))
        (PORT d[3] (1525:1525:1525) (1790:1790:1790))
        (PORT d[4] (3246:3246:3246) (3727:3727:3727))
        (PORT d[5] (1951:1951:1951) (2267:2267:2267))
        (PORT d[6] (2258:2258:2258) (2580:2580:2580))
        (PORT d[7] (2289:2289:2289) (2653:2653:2653))
        (PORT d[8] (1946:1946:1946) (2237:2237:2237))
        (PORT d[9] (2870:2870:2870) (3306:3306:3306))
        (PORT d[10] (2139:2139:2139) (2482:2482:2482))
        (PORT d[11] (2052:2052:2052) (2375:2375:2375))
        (PORT d[12] (2126:2126:2126) (2440:2440:2440))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (2261:2261:2261) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3818:3818:3818))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (2261:2261:2261) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1565:1565:1565))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (2264:2264:2264) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (2264:2264:2264) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2901:2901:2901))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (4265:4265:4265) (3782:3782:3782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (4011:4011:4011))
        (PORT d[1] (1771:1771:1771) (2062:2062:2062))
        (PORT d[2] (2329:2329:2329) (2731:2731:2731))
        (PORT d[3] (2996:2996:2996) (3487:3487:3487))
        (PORT d[4] (3605:3605:3605) (4141:4141:4141))
        (PORT d[5] (2705:2705:2705) (3115:3115:3115))
        (PORT d[6] (3475:3475:3475) (3993:3993:3993))
        (PORT d[7] (2508:2508:2508) (2908:2908:2908))
        (PORT d[8] (3248:3248:3248) (3738:3738:3738))
        (PORT d[9] (3604:3604:3604) (4173:4173:4173))
        (PORT d[10] (2025:2025:2025) (2336:2336:2336))
        (PORT d[11] (3066:3066:3066) (3544:3544:3544))
        (PORT d[12] (3315:3315:3315) (3800:3800:3800))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (4262:4262:4262) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3108:3108:3108))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (4262:4262:4262) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2159:2159:2159))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (4265:4265:4265) (3782:3782:3782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (4265:4265:4265) (3782:3782:3782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1174:1174:1174))
        (PORT datab (1329:1329:1329) (1496:1496:1496))
        (PORT datad (1515:1515:1515) (1756:1756:1756))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2286:2286:2286))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3338:3338:3338) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2117:2117:2117))
        (PORT d[1] (3308:3308:3308) (3837:3837:3837))
        (PORT d[2] (2627:2627:2627) (3076:3076:3076))
        (PORT d[3] (1864:1864:1864) (2170:2170:2170))
        (PORT d[4] (3786:3786:3786) (4350:4350:4350))
        (PORT d[5] (2424:2424:2424) (2794:2794:2794))
        (PORT d[6] (3418:3418:3418) (3920:3920:3920))
        (PORT d[7] (2486:2486:2486) (2883:2883:2883))
        (PORT d[8] (2645:2645:2645) (3038:3038:3038))
        (PORT d[9] (3025:3025:3025) (3474:3474:3474))
        (PORT d[10] (3042:3042:3042) (3507:3507:3507))
        (PORT d[11] (1844:1844:1844) (2129:2129:2129))
        (PORT d[12] (3057:3057:3057) (3517:3517:3517))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (3335:3335:3335) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (3157:3157:3157))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (3335:3335:3335) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1966:1966:1966))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3338:3338:3338) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (3338:3338:3338) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2437:2437:2437))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (3332:3332:3332) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2127:2127:2127))
        (PORT d[1] (3309:3309:3309) (3838:3838:3838))
        (PORT d[2] (2627:2627:2627) (3075:3075:3075))
        (PORT d[3] (1129:1129:1129) (1320:1320:1320))
        (PORT d[4] (3944:3944:3944) (4528:4528:4528))
        (PORT d[5] (2451:2451:2451) (2829:2829:2829))
        (PORT d[6] (3277:3277:3277) (3759:3759:3759))
        (PORT d[7] (2486:2486:2486) (2884:2884:2884))
        (PORT d[8] (2627:2627:2627) (3010:3010:3010))
        (PORT d[9] (3202:3202:3202) (3675:3675:3675))
        (PORT d[10] (3055:3055:3055) (3527:3527:3527))
        (PORT d[11] (1868:1868:1868) (2158:2158:2158))
        (PORT d[12] (3046:3046:3046) (3507:3507:3507))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (3329:3329:3329) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1928:1928:1928))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (3329:3329:3329) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (1037:1037:1037))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (3332:3332:3332) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT d[0] (3332:3332:3332) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (613:613:613))
        (PORT datab (1534:1534:1534) (1784:1784:1784))
        (PORT datac (1440:1440:1440) (1699:1699:1699))
        (PORT datad (493:493:493) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1724:1724:1724))
        (PORT datab (2130:2130:2130) (2502:2502:2502))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (256:256:256) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1076:1076:1076) (1260:1260:1260))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (593:593:593))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (732:732:732))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (296:296:296) (350:350:350))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (695:695:695) (774:774:774))
        (PORT sload (1397:1397:1397) (1262:1262:1262))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (702:702:702) (797:797:797))
        (PORT clrn (1353:1353:1353) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (724:724:724))
        (PORT datab (1709:1709:1709) (1907:1907:1907))
        (PORT datac (741:741:741) (840:840:840))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (608:608:608))
        (PORT datab (660:660:660) (768:768:768))
        (PORT datad (481:481:481) (570:570:570))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (467:467:467) (520:520:520))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (275:275:275))
        (PORT datab (162:162:162) (213:213:213))
        (PORT datad (537:537:537) (637:637:637))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT ena (497:497:497) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (393:393:393))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (438:438:438) (501:501:501))
        (PORT datad (144:144:144) (181:181:181))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (451:451:451))
        (PORT datab (333:333:333) (389:389:389))
        (PORT datac (348:348:348) (416:416:416))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (511:511:511) (580:580:580))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (566:566:566))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (481:481:481) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (401:401:401))
        (PORT datab (435:435:435) (500:500:500))
        (PORT datac (186:186:186) (222:222:222))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (501:501:501) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (684:684:684))
        (PORT datab (231:231:231) (293:293:293))
        (PORT datac (530:530:530) (633:633:633))
        (PORT datad (515:515:515) (591:591:591))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_wrctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (229:229:229))
        (PORT datab (166:166:166) (224:224:224))
        (PORT datac (130:130:130) (177:177:177))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1030:1030:1030))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT asdata (1311:1311:1311) (1505:1505:1505))
        (PORT clrn (1349:1349:1349) (1384:1384:1384))
        (PORT ena (866:866:866) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (709:709:709))
        (PORT datab (724:724:724) (857:857:857))
        (PORT datad (604:604:604) (704:704:704))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (233:233:233))
        (PORT datab (166:166:166) (223:223:223))
        (PORT datad (150:150:150) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (297:297:297))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (131:131:131) (180:180:180))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (404:404:404))
        (PORT datab (474:474:474) (590:590:590))
        (PORT datac (305:305:305) (361:361:361))
        (PORT datad (507:507:507) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (636:636:636))
        (PORT datab (208:208:208) (266:266:266))
        (PORT datac (627:627:627) (738:738:738))
        (PORT datad (197:197:197) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (621:621:621))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (328:328:328) (393:393:393))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (485:485:485) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (729:729:729) (865:865:865))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1349:1349:1349) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (697:697:697))
        (PORT datab (512:512:512) (593:593:593))
        (PORT datac (500:500:500) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (657:657:657))
        (PORT datab (397:397:397) (490:490:490))
        (PORT datac (506:506:506) (601:601:601))
        (PORT datad (855:855:855) (1007:1007:1007))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (423:423:423))
        (PORT datac (1104:1104:1104) (1278:1278:1278))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (251:251:251))
        (PORT datac (655:655:655) (766:766:766))
        (PORT datad (353:353:353) (403:403:403))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (518:518:518))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (629:629:629) (687:687:687))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT sload (1230:1230:1230) (1381:1381:1381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1008:1008:1008))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2381:2381:2381))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (3527:3527:3527) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (3422:3422:3422))
        (PORT d[1] (1993:1993:1993) (2327:2327:2327))
        (PORT d[2] (1918:1918:1918) (2255:2255:2255))
        (PORT d[3] (2303:2303:2303) (2697:2697:2697))
        (PORT d[4] (3067:3067:3067) (3527:3527:3527))
        (PORT d[5] (2340:2340:2340) (2695:2695:2695))
        (PORT d[6] (3106:3106:3106) (3568:3568:3568))
        (PORT d[7] (2143:2143:2143) (2490:2490:2490))
        (PORT d[8] (2703:2703:2703) (3113:3113:3113))
        (PORT d[9] (3228:3228:3228) (3736:3736:3736))
        (PORT d[10] (2421:2421:2421) (2799:2799:2799))
        (PORT d[11] (2547:2547:2547) (2961:2961:2961))
        (PORT d[12] (2953:2953:2953) (3392:3392:3392))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (3524:3524:3524) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2526:2526:2526))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (3524:3524:3524) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3587:3587:3587))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (3527:3527:3527) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT d[0] (3527:3527:3527) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1720:1720:1720))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2273:2273:2273) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2862:2862:2862))
        (PORT d[1] (2191:2191:2191) (2467:2467:2467))
        (PORT d[2] (2668:2668:2668) (3128:3128:3128))
        (PORT d[3] (1632:1632:1632) (1908:1908:1908))
        (PORT d[4] (3188:3188:3188) (3650:3650:3650))
        (PORT d[5] (2846:2846:2846) (3274:3274:3274))
        (PORT d[6] (2203:2203:2203) (2482:2482:2482))
        (PORT d[7] (1362:1362:1362) (1606:1606:1606))
        (PORT d[8] (3403:3403:3403) (3940:3940:3940))
        (PORT d[9] (2909:2909:2909) (3364:3364:3364))
        (PORT d[10] (2888:2888:2888) (3393:3393:3393))
        (PORT d[11] (2547:2547:2547) (2965:2965:2965))
        (PORT d[12] (3211:3211:3211) (3677:3677:3677))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (2270:2270:2270) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2146:2146:2146))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (2270:2270:2270) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2786:2786:2786))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2273:2273:2273) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2273:2273:2273) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~286\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1761:1761:1761) (1920:1920:1920))
        (PORT datac (1406:1406:1406) (1636:1636:1636))
        (PORT datad (984:984:984) (1137:1137:1137))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1887:1887:1887))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2755:2755:2755) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (3369:3369:3369))
        (PORT d[1] (2600:2600:2600) (2943:2943:2943))
        (PORT d[2] (1909:1909:1909) (2250:2250:2250))
        (PORT d[3] (1574:1574:1574) (1838:1838:1838))
        (PORT d[4] (2833:2833:2833) (3241:3241:3241))
        (PORT d[5] (2891:2891:2891) (3328:3328:3328))
        (PORT d[6] (3087:3087:3087) (3469:3469:3469))
        (PORT d[7] (1441:1441:1441) (1700:1700:1700))
        (PORT d[8] (3435:3435:3435) (3973:3973:3973))
        (PORT d[9] (3238:3238:3238) (3737:3737:3737))
        (PORT d[10] (3404:3404:3404) (3973:3973:3973))
        (PORT d[11] (2540:2540:2540) (2954:2954:2954))
        (PORT d[12] (3711:3711:3711) (4253:4253:4253))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2752:2752:2752) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (3019:3019:3019))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2752:2752:2752) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (3039:3039:3039))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2755:2755:2755) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (2755:2755:2755) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1652:1652:1652))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (2873:2873:2873) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2931:2931:2931))
        (PORT d[1] (2762:2762:2762) (3210:3210:3210))
        (PORT d[2] (3105:3105:3105) (3639:3639:3639))
        (PORT d[3] (2408:2408:2408) (2826:2826:2826))
        (PORT d[4] (2657:2657:2657) (3050:3050:3050))
        (PORT d[5] (1860:1860:1860) (2115:2115:2115))
        (PORT d[6] (1819:1819:1819) (2064:2064:2064))
        (PORT d[7] (2374:2374:2374) (2777:2777:2777))
        (PORT d[8] (2152:2152:2152) (2447:2447:2447))
        (PORT d[9] (3444:3444:3444) (3937:3937:3937))
        (PORT d[10] (2580:2580:2580) (3007:3007:3007))
        (PORT d[11] (3439:3439:3439) (3996:3996:3996))
        (PORT d[12] (2106:2106:2106) (2390:2390:2390))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (2870:2870:2870) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3180:3180:3180))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (2870:2870:2870) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2040:2040:2040))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (2873:2873:2873) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (2873:2873:2873) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~287\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1205:1205:1205))
        (PORT datab (676:676:676) (774:774:774))
        (PORT datac (1407:1407:1407) (1636:1636:1636))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1647:1647:1647))
        (PORT datab (2107:2107:2107) (2459:2459:2459))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2413:2413:2413))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2708:2708:2708) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2757:2757:2757))
        (PORT d[1] (1816:1816:1816) (2123:2123:2123))
        (PORT d[2] (2112:2112:2112) (2478:2478:2478))
        (PORT d[3] (1561:1561:1561) (1840:1840:1840))
        (PORT d[4] (3404:3404:3404) (3904:3904:3904))
        (PORT d[5] (1947:1947:1947) (2243:2243:2243))
        (PORT d[6] (2519:2519:2519) (2882:2882:2882))
        (PORT d[7] (1756:1756:1756) (2042:2042:2042))
        (PORT d[8] (2169:2169:2169) (2504:2504:2504))
        (PORT d[9] (3067:3067:3067) (3529:3529:3529))
        (PORT d[10] (2041:2041:2041) (2362:2362:2362))
        (PORT d[11] (2190:2190:2190) (2533:2533:2533))
        (PORT d[12] (2464:2464:2464) (2814:2814:2814))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (2705:2705:2705) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2586:2586:2586))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (2705:2705:2705) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2773:2773:2773))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (2708:2708:2708) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (2708:2708:2708) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2064:2064:2064))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3127:3127:3127) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (3016:3016:3016))
        (PORT d[1] (1793:1793:1793) (2091:2091:2091))
        (PORT d[2] (2507:2507:2507) (2931:2931:2931))
        (PORT d[3] (2098:2098:2098) (2457:2457:2457))
        (PORT d[4] (2898:2898:2898) (3336:3336:3336))
        (PORT d[5] (2167:2167:2167) (2497:2497:2497))
        (PORT d[6] (2751:2751:2751) (3160:3160:3160))
        (PORT d[7] (1967:1967:1967) (2289:2289:2289))
        (PORT d[8] (2532:2532:2532) (2916:2916:2916))
        (PORT d[9] (3041:3041:3041) (3524:3524:3524))
        (PORT d[10] (2251:2251:2251) (2609:2609:2609))
        (PORT d[11] (2371:2371:2371) (2758:2758:2758))
        (PORT d[12] (2760:2760:2760) (3170:3170:3170))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3124:3124:3124) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (4487:4487:4487))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (3124:3124:3124) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (3308:3308:3308))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (3127:3127:3127) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (3127:3127:3127) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2102:2102:2102))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2759:2759:2759) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (3089:3089:3089))
        (PORT d[1] (2766:2766:2766) (3214:3214:3214))
        (PORT d[2] (2512:2512:2512) (2950:2950:2950))
        (PORT d[3] (1613:1613:1613) (1908:1908:1908))
        (PORT d[4] (2981:2981:2981) (3387:3387:3387))
        (PORT d[5] (2402:2402:2402) (2801:2801:2801))
        (PORT d[6] (1772:1772:1772) (2004:2004:2004))
        (PORT d[7] (1633:1633:1633) (1910:1910:1910))
        (PORT d[8] (2262:2262:2262) (2592:2592:2592))
        (PORT d[9] (2620:2620:2620) (3009:3009:3009))
        (PORT d[10] (2364:2364:2364) (2754:2754:2754))
        (PORT d[11] (2739:2739:2739) (3194:3194:3194))
        (PORT d[12] (2057:2057:2057) (2329:2329:2329))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2756:2756:2756) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4520:4520:4520))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2756:2756:2756) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1938:1938:1938))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2759:2759:2759) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT d[0] (2759:2759:2759) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2189:2189:2189))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2547:2547:2547) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3811:3811:3811))
        (PORT d[1] (2949:2949:2949) (3336:3336:3336))
        (PORT d[2] (1744:1744:1744) (2056:2056:2056))
        (PORT d[3] (1579:1579:1579) (1842:1842:1842))
        (PORT d[4] (3371:3371:3371) (3860:3860:3860))
        (PORT d[5] (2683:2683:2683) (3089:3089:3089))
        (PORT d[6] (3275:3275:3275) (3681:3681:3681))
        (PORT d[7] (1441:1441:1441) (1702:1702:1702))
        (PORT d[8] (3639:3639:3639) (4208:4208:4208))
        (PORT d[9] (3268:3268:3268) (3773:3773:3773))
        (PORT d[10] (3588:3588:3588) (4182:4182:4182))
        (PORT d[11] (2903:2903:2903) (3375:3375:3375))
        (PORT d[12] (4080:4080:4080) (4677:4677:4677))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2544:2544:2544) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2210:2210:2210))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2544:2544:2544) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2975:2975:2975))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2547:2547:2547) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (2547:2547:2547) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~280\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1651:1651:1651))
        (PORT datab (1101:1101:1101) (1241:1241:1241))
        (PORT datac (1407:1407:1407) (1636:1636:1636))
        (PORT datad (1483:1483:1483) (1655:1655:1655))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~281\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1775:1775:1775))
        (PORT datab (1772:1772:1772) (1979:1979:1979))
        (PORT datac (1407:1407:1407) (1636:1636:1636))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1463:1463:1463))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2062:2062:2062) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3504:3504:3504))
        (PORT d[1] (3303:3303:3303) (3830:3830:3830))
        (PORT d[2] (1704:1704:1704) (1970:1970:1970))
        (PORT d[3] (2930:2930:2930) (3421:3421:3421))
        (PORT d[4] (3037:3037:3037) (3486:3486:3486))
        (PORT d[5] (1086:1086:1086) (1248:1248:1248))
        (PORT d[6] (2192:2192:2192) (2493:2493:2493))
        (PORT d[7] (1270:1270:1270) (1508:1508:1508))
        (PORT d[8] (1120:1120:1120) (1268:1268:1268))
        (PORT d[9] (4160:4160:4160) (4752:4752:4752))
        (PORT d[10] (3115:3115:3115) (3621:3621:3621))
        (PORT d[11] (3785:3785:3785) (4381:4381:4381))
        (PORT d[12] (2646:2646:2646) (3003:3003:3003))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2059:2059:2059) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3999:3999:3999))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2059:2059:2059) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2402:2402:2402))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2062:2062:2062) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT d[0] (2062:2062:2062) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1983:1983:1983))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2780:2780:2780) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3412:3412:3412))
        (PORT d[1] (2779:2779:2779) (3144:3144:3144))
        (PORT d[2] (1741:1741:1741) (2052:2052:2052))
        (PORT d[3] (1711:1711:1711) (1974:1974:1974))
        (PORT d[4] (3192:3192:3192) (3653:3653:3653))
        (PORT d[5] (2729:2729:2729) (3152:3152:3152))
        (PORT d[6] (3083:3083:3083) (3459:3459:3459))
        (PORT d[7] (1428:1428:1428) (1683:1683:1683))
        (PORT d[8] (3458:3458:3458) (3999:3999:3999))
        (PORT d[9] (3259:3259:3259) (3762:3762:3762))
        (PORT d[10] (3411:3411:3411) (3981:3981:3981))
        (PORT d[11] (2545:2545:2545) (2962:2962:2962))
        (PORT d[12] (3704:3704:3704) (4237:4237:4237))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2777:2777:2777) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2103:2103:2103))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2777:2777:2777) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2826:2826:2826))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2780:2780:2780) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (2780:2780:2780) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1843:1843:1843))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2494:2494:2494) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (3306:3306:3306))
        (PORT d[1] (3115:3115:3115) (3619:3619:3619))
        (PORT d[2] (3480:3480:3480) (4073:4073:4073))
        (PORT d[3] (2782:2782:2782) (3262:3262:3262))
        (PORT d[4] (2864:2864:2864) (3295:3295:3295))
        (PORT d[5] (1257:1257:1257) (1441:1441:1441))
        (PORT d[6] (2017:2017:2017) (2295:2295:2295))
        (PORT d[7] (2532:2532:2532) (2950:2950:2950))
        (PORT d[8] (2511:2511:2511) (2855:2855:2855))
        (PORT d[9] (3983:3983:3983) (4555:4555:4555))
        (PORT d[10] (2937:2937:2937) (3419:3419:3419))
        (PORT d[11] (3608:3608:3608) (4182:4182:4182))
        (PORT d[12] (2481:2481:2481) (2821:2821:2821))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (2491:2491:2491) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1329:1329:1329))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (2491:2491:2491) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2154:2154:2154))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (2494:2494:2494) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (2494:2494:2494) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~282\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1648:1648:1648))
        (PORT datab (1421:1421:1421) (1609:1609:1609))
        (PORT datac (1407:1407:1407) (1636:1636:1636))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1622:1622:1622))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2287:2287:2287) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (3167:3167:3167))
        (PORT d[1] (2788:2788:2788) (3246:3246:3246))
        (PORT d[2] (3464:3464:3464) (4052:4052:4052))
        (PORT d[3] (2577:2577:2577) (3024:3024:3024))
        (PORT d[4] (2707:2707:2707) (3109:3109:3109))
        (PORT d[5] (1425:1425:1425) (1631:1631:1631))
        (PORT d[6] (2004:2004:2004) (2272:2272:2272))
        (PORT d[7] (2525:2525:2525) (2943:2943:2943))
        (PORT d[8] (2330:2330:2330) (2645:2645:2645))
        (PORT d[9] (3803:3803:3803) (4346:4346:4346))
        (PORT d[10] (2943:2943:2943) (3429:3429:3429))
        (PORT d[11] (3601:3601:3601) (4178:4178:4178))
        (PORT d[12] (2487:2487:2487) (2832:2832:2832))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2284:2284:2284) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2659:2659:2659))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2284:2284:2284) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2170:2170:2170))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2287:2287:2287) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2287:2287:2287) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~283\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (531:531:531))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1408:1408:1408) (1638:1638:1638))
        (PORT datad (371:371:371) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~284\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1421:1421:1421))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (2091:2091:2091) (2436:2436:2436))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~285\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1648:1648:1648))
        (PORT datab (2108:2108:2108) (2459:2459:2459))
        (PORT datac (1407:1407:1407) (1637:1637:1637))
        (PORT datad (773:773:773) (876:876:876))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (1176:1176:1176) (1394:1394:1394))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (462:462:462))
        (PORT datac (356:356:356) (427:427:427))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (1039:1039:1039))
        (PORT datab (544:544:544) (627:627:627))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (531:531:531) (606:606:606))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (PORT ena (675:675:675) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (624:624:624))
        (PORT datab (164:164:164) (218:218:218))
        (PORT datad (526:526:526) (606:606:606))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (655:655:655) (717:717:717))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT sload (826:826:826) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (640:640:640))
        (PORT datab (679:679:679) (803:803:803))
        (PORT datad (435:435:435) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (342:342:342) (369:369:369))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (PORT sclr (791:791:791) (759:759:759))
        (PORT sload (920:920:920) (854:854:854))
        (PORT ena (1387:1387:1387) (1554:1554:1554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (889:889:889))
        (PORT datab (518:518:518) (609:609:609))
        (PORT datac (387:387:387) (468:468:468))
        (PORT datad (959:959:959) (1119:1119:1119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1738:1738:1738))
        (PORT datab (1509:1509:1509) (1752:1752:1752))
        (PORT datac (1279:1279:1279) (1475:1475:1475))
        (PORT datad (1722:1722:1722) (2021:2021:2021))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1303:1303:1303))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (2464:2464:2464) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (3120:3120:3120))
        (PORT d[1] (2401:2401:2401) (2800:2800:2800))
        (PORT d[2] (2719:2719:2719) (3195:3195:3195))
        (PORT d[3] (2168:2168:2168) (2538:2538:2538))
        (PORT d[4] (2982:2982:2982) (3417:3417:3417))
        (PORT d[5] (2511:2511:2511) (2917:2917:2917))
        (PORT d[6] (2017:2017:2017) (2293:2293:2293))
        (PORT d[7] (1982:1982:1982) (2321:2321:2321))
        (PORT d[8] (2282:2282:2282) (2587:2587:2587))
        (PORT d[9] (3064:3064:3064) (3496:3496:3496))
        (PORT d[10] (2364:2364:2364) (2763:2763:2763))
        (PORT d[11] (2894:2894:2894) (3371:3371:3371))
        (PORT d[12] (3340:3340:3340) (3828:3828:3828))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (2461:2461:2461) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4513:4513:4513))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (2461:2461:2461) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (3263:3263:3263))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (2464:2464:2464) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT d[0] (2464:2464:2464) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1472:1472:1472))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT ena (2465:2465:2465) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (3284:3284:3284))
        (PORT d[1] (2260:2260:2260) (2639:2639:2639))
        (PORT d[2] (2718:2718:2718) (3194:3194:3194))
        (PORT d[3] (2011:2011:2011) (2366:2366:2366))
        (PORT d[4] (2979:2979:2979) (3409:3409:3409))
        (PORT d[5] (2038:2038:2038) (2316:2316:2316))
        (PORT d[6] (2016:2016:2016) (2292:2292:2292))
        (PORT d[7] (1995:1995:1995) (2335:2335:2335))
        (PORT d[8] (2271:2271:2271) (2569:2569:2569))
        (PORT d[9] (3239:3239:3239) (3700:3700:3700))
        (PORT d[10] (2387:2387:2387) (2786:2786:2786))
        (PORT d[11] (3070:3070:3070) (3574:3574:3574))
        (PORT d[12] (3508:3508:3508) (4016:4016:4016))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
        (PORT ena (2462:2462:2462) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1988:1988:1988))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
        (PORT ena (2462:2462:2462) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (3287:3287:3287))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT ena (2465:2465:2465) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT d[0] (2465:2465:2465) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1645:1645:1645))
        (PORT datab (1033:1033:1033) (1193:1193:1193))
        (PORT datac (1408:1408:1408) (1637:1637:1637))
        (PORT datad (961:961:961) (1090:1090:1090))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1437:1437:1437))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (2455:2455:2455) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (3109:3109:3109))
        (PORT d[1] (2402:2402:2402) (2798:2798:2798))
        (PORT d[2] (2700:2700:2700) (3171:3171:3171))
        (PORT d[3] (2171:2171:2171) (2534:2534:2534))
        (PORT d[4] (3090:3090:3090) (3530:3530:3530))
        (PORT d[5] (2502:2502:2502) (2903:2903:2903))
        (PORT d[6] (2173:2173:2173) (2467:2467:2467))
        (PORT d[7] (1972:1972:1972) (2307:2307:2307))
        (PORT d[8] (2278:2278:2278) (2579:2579:2579))
        (PORT d[9] (3047:3047:3047) (3473:3473:3473))
        (PORT d[10] (2360:2360:2360) (2745:2745:2745))
        (PORT d[11] (2893:2893:2893) (3370:3370:3370))
        (PORT d[12] (3339:3339:3339) (3827:3827:3827))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (2452:2452:2452) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2085:2085:2085))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (2452:2452:2452) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (3296:3296:3296))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (2455:2455:2455) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT d[0] (2455:2455:2455) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1272:1272:1272))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (2279:2279:2279) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (3112:3112:3112))
        (PORT d[1] (2945:2945:2945) (3420:3420:3420))
        (PORT d[2] (3435:3435:3435) (4013:4013:4013))
        (PORT d[3] (2587:2587:2587) (3033:3033:3033))
        (PORT d[4] (2706:2706:2706) (3108:3108:3108))
        (PORT d[5] (1413:1413:1413) (1617:1617:1617))
        (PORT d[6] (1998:1998:1998) (2265:2265:2265))
        (PORT d[7] (2539:2539:2539) (2963:2963:2963))
        (PORT d[8] (2329:2329:2329) (2645:2645:2645))
        (PORT d[9] (3796:3796:3796) (4338:4338:4338))
        (PORT d[10] (2953:2953:2953) (3445:3445:3445))
        (PORT d[11] (3426:3426:3426) (3979:3979:3979))
        (PORT d[12] (2279:2279:2279) (2589:2589:2589))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2276:2276:2276) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4683:4683:4683))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2276:2276:2276) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1978:1978:1978))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (2279:2279:2279) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (2279:2279:2279) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (890:890:890) (1012:1012:1012))
        (PORT datac (1407:1407:1407) (1637:1637:1637))
        (PORT datad (360:360:360) (413:413:413))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1853:1853:1853))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2973:2973:2973) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1504:1504:1504))
        (PORT d[1] (3183:3183:3183) (3674:3674:3674))
        (PORT d[2] (2649:2649:2649) (3103:3103:3103))
        (PORT d[3] (1102:1102:1102) (1298:1298:1298))
        (PORT d[4] (1294:1294:1294) (1473:1473:1473))
        (PORT d[5] (2653:2653:2653) (3079:3079:3079))
        (PORT d[6] (2479:2479:2479) (2820:2820:2820))
        (PORT d[7] (2610:2610:2610) (3006:3006:3006))
        (PORT d[8] (2802:2802:2802) (3187:3187:3187))
        (PORT d[9] (2182:2182:2182) (2503:2503:2503))
        (PORT d[10] (1160:1160:1160) (1327:1327:1327))
        (PORT d[11] (3006:3006:3006) (3468:3468:3468))
        (PORT d[12] (2660:2660:2660) (3034:3034:3034))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (2970:2970:2970) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1685:1685:1685))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (2970:2970:2970) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2337:2337:2337))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2973:2973:2973) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (2973:2973:2973) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1976:1976:1976))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (2857:2857:2857) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (3117:3117:3117))
        (PORT d[1] (2755:2755:2755) (3190:3190:3190))
        (PORT d[2] (2453:2453:2453) (2875:2875:2875))
        (PORT d[3] (2225:2225:2225) (2604:2604:2604))
        (PORT d[4] (3056:3056:3056) (3506:3506:3506))
        (PORT d[5] (2389:2389:2389) (2770:2770:2770))
        (PORT d[6] (3253:3253:3253) (3754:3754:3754))
        (PORT d[7] (2451:2451:2451) (2843:2843:2843))
        (PORT d[8] (3629:3629:3629) (4121:4121:4121))
        (PORT d[9] (3004:3004:3004) (3453:3453:3453))
        (PORT d[10] (3694:3694:3694) (4194:4194:4194))
        (PORT d[11] (2995:2995:2995) (3445:3445:3445))
        (PORT d[12] (3195:3195:3195) (3669:3669:3669))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2854:2854:2854) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3186:3186:3186))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2854:2854:2854) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2921:2921:2921))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (2857:2857:2857) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2857:2857:2857) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1704:1704:1704))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT ena (2321:2321:2321) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2868:2868:2868))
        (PORT d[1] (2426:2426:2426) (2834:2834:2834))
        (PORT d[2] (2113:2113:2113) (2489:2489:2489))
        (PORT d[3] (1951:1951:1951) (2293:2293:2293))
        (PORT d[4] (2601:2601:2601) (2951:2951:2951))
        (PORT d[5] (2182:2182:2182) (2547:2547:2547))
        (PORT d[6] (2125:2125:2125) (2404:2404:2404))
        (PORT d[7] (1979:1979:1979) (2308:2308:2308))
        (PORT d[8] (2251:2251:2251) (2583:2583:2583))
        (PORT d[9] (2706:2706:2706) (3092:3092:3092))
        (PORT d[10] (2371:2371:2371) (2765:2765:2765))
        (PORT d[11] (2552:2552:2552) (2984:2984:2984))
        (PORT d[12] (2265:2265:2265) (2582:2582:2582))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT ena (2318:2318:2318) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (3254:3254:3254))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT ena (2318:2318:2318) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2469:2469:2469))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT ena (2321:2321:2321) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT d[0] (2321:2321:2321) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1847:1847:1847))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (3171:3171:3171) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3682:3682:3682))
        (PORT d[1] (3160:3160:3160) (3645:3645:3645))
        (PORT d[2] (2648:2648:2648) (3102:3102:3102))
        (PORT d[3] (2749:2749:2749) (3198:3198:3198))
        (PORT d[4] (1302:1302:1302) (1490:1490:1490))
        (PORT d[5] (2645:2645:2645) (3071:3071:3071))
        (PORT d[6] (2492:2492:2492) (2839:2839:2839))
        (PORT d[7] (2434:2434:2434) (2808:2808:2808))
        (PORT d[8] (2815:2815:2815) (3205:3205:3205))
        (PORT d[9] (2302:2302:2302) (2601:2601:2601))
        (PORT d[10] (1315:1315:1315) (1498:1498:1498))
        (PORT d[11] (2817:2817:2817) (3250:3250:3250))
        (PORT d[12] (2672:2672:2672) (3053:3053:3053))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (3168:3168:3168) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2760:2760:2760))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (3168:3168:3168) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2136:2136:2136))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (3171:3171:3171) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (3171:3171:3171) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2585:2585:2585) (2911:2911:2911))
        (PORT datab (1739:1739:1739) (2046:2046:2046))
        (PORT datac (1469:1469:1469) (1706:1706:1706))
        (PORT datad (490:490:490) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (590:590:590))
        (PORT datab (1739:1739:1739) (2046:2046:2046))
        (PORT datac (1427:1427:1427) (1578:1578:1578))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2294:2294:2294))
        (PORT datab (1501:1501:1501) (1742:1742:1742))
        (PORT datac (1371:1371:1371) (1638:1638:1638))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (2013:2013:2013))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3170:3170:3170) (2831:2831:2831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3677:3677:3677))
        (PORT d[1] (3008:3008:3008) (3476:3476:3476))
        (PORT d[2] (2652:2652:2652) (3109:3109:3109))
        (PORT d[3] (2748:2748:2748) (3197:3197:3197))
        (PORT d[4] (1298:1298:1298) (1482:1482:1482))
        (PORT d[5] (2632:2632:2632) (3056:3056:3056))
        (PORT d[6] (2472:2472:2472) (2813:2813:2813))
        (PORT d[7] (2428:2428:2428) (2802:2802:2802))
        (PORT d[8] (2795:2795:2795) (3179:3179:3179))
        (PORT d[9] (2314:2314:2314) (2620:2620:2620))
        (PORT d[10] (1336:1336:1336) (1525:1525:1525))
        (PORT d[11] (3001:3001:3001) (3450:3450:3450))
        (PORT d[12] (2641:2641:2641) (3010:3010:3010))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (3167:3167:3167) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2878:2878:2878))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (3167:3167:3167) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2125:2125:2125))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (3170:3170:3170) (2831:2831:2831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (3170:3170:3170) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1822:1822:1822))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (2867:2867:2867) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2880:2880:2880))
        (PORT d[1] (2757:2757:2757) (3191:3191:3191))
        (PORT d[2] (2265:2265:2265) (2659:2659:2659))
        (PORT d[3] (2040:2040:2040) (2394:2394:2394))
        (PORT d[4] (2900:2900:2900) (3335:3335:3335))
        (PORT d[5] (2369:2369:2369) (2743:2743:2743))
        (PORT d[6] (3095:3095:3095) (3573:3573:3573))
        (PORT d[7] (2281:2281:2281) (2647:2647:2647))
        (PORT d[8] (3459:3459:3459) (3928:3928:3928))
        (PORT d[9] (2816:2816:2816) (3240:3240:3240))
        (PORT d[10] (3516:3516:3516) (3986:3986:3986))
        (PORT d[11] (3100:3100:3100) (3564:3564:3564))
        (PORT d[12] (3010:3010:3010) (3453:3453:3453))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT ena (2864:2864:2864) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3434:3434:3434))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT ena (2864:2864:2864) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2612:2612:2612))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (2867:2867:2867) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (2867:2867:2867) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1736:1736:1736))
        (PORT datab (1741:1741:1741) (2049:2049:2049))
        (PORT datac (331:331:331) (372:372:372))
        (PORT datad (943:943:943) (1093:1093:1093))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1781:1781:1781))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (2646:2646:2646) (2365:2365:2365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2166:2166:2166))
        (PORT d[1] (2981:2981:2981) (3441:3441:3441))
        (PORT d[2] (1520:1520:1520) (1802:1802:1802))
        (PORT d[3] (1861:1861:1861) (2186:2186:2186))
        (PORT d[4] (2944:2944:2944) (3387:3387:3387))
        (PORT d[5] (2761:2761:2761) (3206:3206:3206))
        (PORT d[6] (3193:3193:3193) (3685:3685:3685))
        (PORT d[7] (2507:2507:2507) (2886:2886:2886))
        (PORT d[8] (3052:3052:3052) (3481:3481:3481))
        (PORT d[9] (2229:2229:2229) (2560:2560:2560))
        (PORT d[10] (3083:3083:3083) (3509:3509:3509))
        (PORT d[11] (2197:2197:2197) (2538:2538:2538))
        (PORT d[12] (2996:2996:2996) (3431:3431:3431))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (2643:2643:2643) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3717:3717:3717))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (2643:2643:2643) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2162:2162:2162))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (2646:2646:2646) (2365:2365:2365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT d[0] (2646:2646:2646) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1650:1650:1650))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (3194:3194:3194) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3666:3666:3666))
        (PORT d[1] (2996:2996:2996) (3459:3459:3459))
        (PORT d[2] (2454:2454:2454) (2881:2881:2881))
        (PORT d[3] (2741:2741:2741) (3190:3190:3190))
        (PORT d[4] (1309:1309:1309) (1496:1496:1496))
        (PORT d[5] (2484:2484:2484) (2891:2891:2891))
        (PORT d[6] (2473:2473:2473) (2818:2818:2818))
        (PORT d[7] (2440:2440:2440) (2820:2820:2820))
        (PORT d[8] (2622:2622:2622) (2987:2987:2987))
        (PORT d[9] (2002:2002:2002) (2291:2291:2291))
        (PORT d[10] (1341:1341:1341) (1537:1537:1537))
        (PORT d[11] (2815:2815:2815) (3247:3247:3247))
        (PORT d[12] (2463:2463:2463) (2808:2808:2808))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (PORT ena (3191:3191:3191) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (3045:3045:3045))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (PORT ena (3191:3191:3191) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1943:1943:1943))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (3194:3194:3194) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (3194:3194:3194) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1737:1737:1737))
        (PORT datab (1741:1741:1741) (2049:2049:2049))
        (PORT datac (808:808:808) (923:923:923))
        (PORT datad (496:496:496) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1507:1507:1507) (1750:1750:1750))
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1372:1372:1372) (1639:1639:1639))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (324:324:324))
        (PORT datab (264:264:264) (330:330:330))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (873:873:873))
        (PORT datab (537:537:537) (621:621:621))
        (PORT datac (968:968:968) (1125:1125:1125))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (PORT ena (673:673:673) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (680:680:680) (741:741:741))
        (PORT clrn (1146:1146:1146) (1152:1152:1152))
        (PORT sload (980:980:980) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (850:850:850) (979:979:979))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1702:1702:1702))
        (PORT datab (1603:1603:1603) (1891:1891:1891))
        (PORT datac (2090:2090:2090) (2440:2440:2440))
        (PORT datad (946:946:946) (1082:1082:1082))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2595:2595:2595))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT ena (2411:2411:2411) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3614:3614:3614))
        (PORT d[1] (2746:2746:2746) (3105:3105:3105))
        (PORT d[2] (2304:2304:2304) (2707:2707:2707))
        (PORT d[3] (1814:1814:1814) (2116:2116:2116))
        (PORT d[4] (2992:2992:2992) (3425:3425:3425))
        (PORT d[5] (2467:2467:2467) (2836:2836:2836))
        (PORT d[6] (2711:2711:2711) (3058:3058:3058))
        (PORT d[7] (1662:1662:1662) (1935:1935:1935))
        (PORT d[8] (3209:3209:3209) (3713:3713:3713))
        (PORT d[9] (3044:3044:3044) (3509:3509:3509))
        (PORT d[10] (2719:2719:2719) (3167:3167:3167))
        (PORT d[11] (2539:2539:2539) (2954:2954:2954))
        (PORT d[12] (3417:3417:3417) (3898:3898:3898))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT ena (2408:2408:2408) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3268:3268:3268))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT ena (2408:2408:2408) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2843:2843:2843))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT ena (2411:2411:2411) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT d[0] (2411:2411:2411) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3184:3184:3184))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (2647:2647:2647) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2556:2556:2556))
        (PORT d[1] (2197:2197:2197) (2554:2554:2554))
        (PORT d[2] (1920:1920:1920) (2256:2256:2256))
        (PORT d[3] (1521:1521:1521) (1782:1782:1782))
        (PORT d[4] (2878:2878:2878) (3309:3309:3309))
        (PORT d[5] (1960:1960:1960) (2277:2277:2277))
        (PORT d[6] (2505:2505:2505) (2860:2860:2860))
        (PORT d[7] (1938:1938:1938) (2259:2259:2259))
        (PORT d[8] (2131:2131:2131) (2448:2448:2448))
        (PORT d[9] (3205:3205:3205) (3682:3682:3682))
        (PORT d[10] (2112:2112:2112) (2446:2446:2446))
        (PORT d[11] (2072:2072:2072) (2393:2393:2393))
        (PORT d[12] (2321:2321:2321) (2653:2653:2653))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (2644:2644:2644) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2818:2818:2818))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (2644:2644:2644) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (3204:3204:3204))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (2647:2647:2647) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2647:2647:2647) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1797:1797:1797))
        (PORT datac (1406:1406:1406) (1635:1635:1635))
        (PORT datad (1551:1551:1551) (1790:1790:1790))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2078:2078:2078))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2319:2319:2319) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (3290:3290:3290))
        (PORT d[1] (2498:2498:2498) (2814:2814:2814))
        (PORT d[2] (2669:2669:2669) (3125:3125:3125))
        (PORT d[3] (1638:1638:1638) (1931:1931:1931))
        (PORT d[4] (3210:3210:3210) (3678:3678:3678))
        (PORT d[5] (2855:2855:2855) (3285:3285:3285))
        (PORT d[6] (3244:3244:3244) (3657:3657:3657))
        (PORT d[7] (1376:1376:1376) (1622:1622:1622))
        (PORT d[8] (3548:3548:3548) (4100:4100:4100))
        (PORT d[9] (2914:2914:2914) (3366:3366:3366))
        (PORT d[10] (2897:2897:2897) (3402:3402:3402))
        (PORT d[11] (2350:2350:2350) (2735:2735:2735))
        (PORT d[12] (3384:3384:3384) (3873:3873:3873))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (2316:2316:2316) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2290:2290:2290))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (2316:2316:2316) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2788:2788:2788))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2319:2319:2319) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (2319:2319:2319) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1559:1559:1559))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (2501:2501:2501) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (3303:3303:3303))
        (PORT d[1] (3129:3129:3129) (3631:3631:3631))
        (PORT d[2] (1352:1352:1352) (1568:1568:1568))
        (PORT d[3] (2771:2771:2771) (3248:3248:3248))
        (PORT d[4] (2890:2890:2890) (3322:3322:3322))
        (PORT d[5] (1246:1246:1246) (1430:1430:1430))
        (PORT d[6] (2172:2172:2172) (2463:2463:2463))
        (PORT d[7] (2716:2716:2716) (3160:3160:3160))
        (PORT d[8] (2504:2504:2504) (2844:2844:2844))
        (PORT d[9] (3990:3990:3990) (4563:4563:4563))
        (PORT d[10] (3122:3122:3122) (3633:3633:3633))
        (PORT d[11] (3609:3609:3609) (4183:4183:4183))
        (PORT d[12] (2455:2455:2455) (2787:2787:2787))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (2498:2498:2498) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2559:2559:2559))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (2498:2498:2498) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2355:2355:2355))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (2501:2501:2501) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (2501:2501:2501) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1653:1653:1653))
        (PORT datab (1020:1020:1020) (1157:1157:1157))
        (PORT datac (1406:1406:1406) (1635:1635:1635))
        (PORT datad (347:347:347) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1645:1645:1645))
        (PORT datab (2106:2106:2106) (2458:2458:2458))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1577:1577:1577))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2480:2480:2480) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3335:3335:3335))
        (PORT d[1] (2952:2952:2952) (3434:3434:3434))
        (PORT d[2] (1216:1216:1216) (1414:1414:1414))
        (PORT d[3] (2753:2753:2753) (3225:3225:3225))
        (PORT d[4] (1602:1602:1602) (1810:1810:1810))
        (PORT d[5] (2062:2062:2062) (2348:2348:2348))
        (PORT d[6] (2018:2018:2018) (2291:2291:2291))
        (PORT d[7] (2535:2535:2535) (2955:2955:2955))
        (PORT d[8] (2335:2335:2335) (2655:2655:2655))
        (PORT d[9] (3817:3817:3817) (4366:4366:4366))
        (PORT d[10] (2947:2947:2947) (3434:3434:3434))
        (PORT d[11] (3601:3601:3601) (4174:4174:4174))
        (PORT d[12] (2481:2481:2481) (2821:2821:2821))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2477:2477:2477) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3802:3802:3802))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2477:2477:2477) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1414:1414:1414))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2480:2480:2480) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (2480:2480:2480) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3728:3728:3728))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (2660:2660:2660) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (3134:3134:3134))
        (PORT d[1] (2558:2558:2558) (2972:2972:2972))
        (PORT d[2] (2237:2237:2237) (2617:2617:2617))
        (PORT d[3] (1683:1683:1683) (1968:1968:1968))
        (PORT d[4] (2870:2870:2870) (3300:3300:3300))
        (PORT d[5] (2326:2326:2326) (2698:2698:2698))
        (PORT d[6] (2335:2335:2335) (2673:2673:2673))
        (PORT d[7] (2285:2285:2285) (2642:2642:2642))
        (PORT d[8] (2072:2072:2072) (2370:2370:2370))
        (PORT d[9] (2851:2851:2851) (3284:3284:3284))
        (PORT d[10] (2320:2320:2320) (2691:2691:2691))
        (PORT d[11] (1915:1915:1915) (2220:2220:2220))
        (PORT d[12] (2304:2304:2304) (2650:2650:2650))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (2657:2657:2657) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2455:2455:2455))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (2657:2657:2657) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (3181:3181:3181))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (2660:2660:2660) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (2660:2660:2660) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2421:2421:2421))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT ena (2446:2446:2446) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (3286:3286:3286))
        (PORT d[1] (2409:2409:2409) (2806:2806:2806))
        (PORT d[2] (2516:2516:2516) (2961:2961:2961))
        (PORT d[3] (2179:2179:2179) (2550:2550:2550))
        (PORT d[4] (2950:2950:2950) (3375:3375:3375))
        (PORT d[5] (2206:2206:2206) (2574:2574:2574))
        (PORT d[6] (2190:2190:2190) (2485:2485:2485))
        (PORT d[7] (1991:1991:1991) (2330:2330:2330))
        (PORT d[8] (2113:2113:2113) (2393:2393:2393))
        (PORT d[9] (2875:2875:2875) (3280:3280:3280))
        (PORT d[10] (2657:2657:2657) (3087:3087:3087))
        (PORT d[11] (2887:2887:2887) (3361:3361:3361))
        (PORT d[12] (3449:3449:3449) (3949:3949:3949))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (2443:2443:2443) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3294:3294:3294))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (2443:2443:2443) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (3232:3232:3232))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT ena (2446:2446:2446) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT d[0] (2446:2446:2446) (2171:2171:2171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2780:2780:2780))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (2524:2524:2524) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (3048:3048:3048))
        (PORT d[1] (2426:2426:2426) (2825:2825:2825))
        (PORT d[2] (2085:2085:2085) (2461:2461:2461))
        (PORT d[3] (1935:1935:1935) (2272:2272:2272))
        (PORT d[4] (2767:2767:2767) (3140:3140:3140))
        (PORT d[5] (2209:2209:2209) (2581:2581:2581))
        (PORT d[6] (2129:2129:2129) (2411:2411:2411))
        (PORT d[7] (1959:1959:1959) (2285:2285:2285))
        (PORT d[8] (2255:2255:2255) (2585:2585:2585))
        (PORT d[9] (2645:2645:2645) (3043:3043:3043))
        (PORT d[10] (2342:2342:2342) (2727:2727:2727))
        (PORT d[11] (2553:2553:2553) (2981:2981:2981))
        (PORT d[12] (2436:2436:2436) (2780:2780:2780))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2521:2521:2521) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2992:2992:2992))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2521:2521:2521) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2619:2619:2619))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (2524:2524:2524) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (2524:2524:2524) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (936:936:936))
        (PORT datab (1602:1602:1602) (1889:1889:1889))
        (PORT datac (1416:1416:1416) (1678:1678:1678))
        (PORT datad (1239:1239:1239) (1395:1395:1395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (377:377:377))
        (PORT datab (1594:1594:1594) (1880:1880:1880))
        (PORT datac (928:928:928) (1082:1082:1082))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2358:2358:2358))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2959:2959:2959) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2679:2679:2679))
        (PORT d[1] (2946:2946:2946) (3416:3416:3416))
        (PORT d[2] (2693:2693:2693) (3159:3159:3159))
        (PORT d[3] (1662:1662:1662) (1951:1951:1951))
        (PORT d[4] (2637:2637:2637) (3003:3003:3003))
        (PORT d[5] (2577:2577:2577) (3000:3000:3000))
        (PORT d[6] (2219:2219:2219) (2515:2515:2515))
        (PORT d[7] (1785:1785:1785) (2095:2095:2095))
        (PORT d[8] (2428:2428:2428) (2776:2776:2776))
        (PORT d[9] (2795:2795:2795) (3213:3213:3213))
        (PORT d[10] (2550:2550:2550) (2966:2966:2966))
        (PORT d[11] (2917:2917:2917) (3394:3394:3394))
        (PORT d[12] (2250:2250:2250) (2551:2551:2551))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (2956:2956:2956) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4868:4868:4868))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (2956:2956:2956) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2132:2132:2132))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2959:2959:2959) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (2959:2959:2959) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2309:2309:2309))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT ena (2438:2438:2438) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (3112:3112:3112))
        (PORT d[1] (2409:2409:2409) (2805:2805:2805))
        (PORT d[2] (2696:2696:2696) (3168:3168:3168))
        (PORT d[3] (2186:2186:2186) (2551:2551:2551))
        (PORT d[4] (2824:2824:2824) (3233:3233:3233))
        (PORT d[5] (2482:2482:2482) (2884:2884:2884))
        (PORT d[6] (2340:2340:2340) (2657:2657:2657))
        (PORT d[7] (1985:1985:1985) (2323:2323:2323))
        (PORT d[8] (2271:2271:2271) (2575:2575:2575))
        (PORT d[9] (3035:3035:3035) (3461:3461:3461))
        (PORT d[10] (2381:2381:2381) (2773:2773:2773))
        (PORT d[11] (2886:2886:2886) (3362:3362:3362))
        (PORT d[12] (3345:3345:3345) (3838:3838:3838))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (2435:2435:2435) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2088:2088:2088))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (2435:2435:2435) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3117:3117:3117))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT ena (2438:2438:2438) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d[0] (2438:2438:2438) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3335:3335:3335))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2833:2833:2833) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2756:2756:2756))
        (PORT d[1] (2185:2185:2185) (2540:2540:2540))
        (PORT d[2] (1929:1929:1929) (2271:2271:2271))
        (PORT d[3] (1683:1683:1683) (1966:1966:1966))
        (PORT d[4] (2873:2873:2873) (3291:3291:3291))
        (PORT d[5] (2149:2149:2149) (2498:2498:2498))
        (PORT d[6] (2334:2334:2334) (2667:2667:2667))
        (PORT d[7] (2109:2109:2109) (2449:2449:2449))
        (PORT d[8] (1972:1972:1972) (2269:2269:2269))
        (PORT d[9] (3054:3054:3054) (3517:3517:3517))
        (PORT d[10] (2102:2102:2102) (2434:2434:2434))
        (PORT d[11] (2078:2078:2078) (2405:2405:2405))
        (PORT d[12] (2193:2193:2193) (2514:2514:2514))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2830:2830:2830) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (4070:4070:4070))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (2830:2830:2830) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3167:3167:3167))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2833:2833:2833) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (2833:2833:2833) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3347:3347:3347))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (2478:2478:2478) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2752:2752:2752))
        (PORT d[1] (2366:2366:2366) (2750:2750:2750))
        (PORT d[2] (2200:2200:2200) (2565:2565:2565))
        (PORT d[3] (1690:1690:1690) (1974:1974:1974))
        (PORT d[4] (3225:3225:3225) (3700:3700:3700))
        (PORT d[5] (2321:2321:2321) (2697:2697:2697))
        (PORT d[6] (2314:2314:2314) (2644:2644:2644))
        (PORT d[7] (2115:2115:2115) (2453:2453:2453))
        (PORT d[8] (1963:1963:1963) (2260:2260:2260))
        (PORT d[9] (3027:3027:3027) (3482:3482:3482))
        (PORT d[10] (2131:2131:2131) (2472:2472:2472))
        (PORT d[11] (2068:2068:2068) (2380:2380:2380))
        (PORT d[12] (2158:2158:2158) (2469:2469:2469))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2475:2475:2475) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2736:2736:2736))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (2475:2475:2475) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (3148:3148:3148))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (2478:2478:2478) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2478:2478:2478) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1699:1699:1699))
        (PORT datab (1599:1599:1599) (1886:1886:1886))
        (PORT datac (1609:1609:1609) (1851:1851:1851))
        (PORT datad (1036:1036:1036) (1194:1194:1194))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1039:1039:1039))
        (PORT datab (1606:1606:1606) (1894:1894:1894))
        (PORT datac (924:924:924) (1044:1044:1044))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (2104:2104:2104) (2460:2460:2460))
        (PORT datac (1077:1077:1077) (1293:1293:1293))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (433:433:433) (505:505:505))
        (PORT datac (1074:1074:1074) (1290:1290:1290))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (519:519:519))
        (PORT datac (381:381:381) (460:460:460))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (977:977:977))
        (PORT datab (529:529:529) (611:611:611))
        (PORT datac (502:502:502) (576:576:576))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (823:823:823) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (794:794:794) (875:875:875))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1161:1161:1161))
        (PORT datad (135:135:135) (173:173:173))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (445:445:445))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (594:594:594))
        (PORT datab (385:385:385) (450:450:450))
        (PORT datad (496:496:496) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (170:170:170))
        (PORT datad (497:497:497) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (551:551:551))
        (PORT datad (360:360:360) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (275:275:275))
        (PORT datab (361:361:361) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (705:705:705) (764:764:764))
        (PORT sload (837:837:837) (785:785:785))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_req\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (772:772:772) (904:904:904))
        (PORT datad (293:293:293) (352:352:352))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (252:252:252))
        (PORT datab (625:625:625) (734:734:734))
        (PORT datad (485:485:485) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (413:413:413))
        (PORT datab (814:814:814) (929:929:929))
        (PORT datac (506:506:506) (579:579:579))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (168:168:168))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (99:99:99) (126:126:126))
        (PORT datad (495:495:495) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (PORT ena (699:699:699) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (644:644:644))
        (PORT datab (533:533:533) (611:611:611))
        (PORT datac (647:647:647) (765:765:765))
        (PORT datad (371:371:371) (436:436:436))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (746:746:746))
        (PORT datab (426:426:426) (491:491:491))
        (PORT datad (656:656:656) (774:774:774))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (280:280:280) (300:300:300))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (PORT sclr (791:791:791) (759:759:759))
        (PORT sload (920:920:920) (854:854:854))
        (PORT ena (1387:1387:1387) (1554:1554:1554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (814:814:814))
        (PORT datad (207:207:207) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (373:373:373))
        (PORT datab (317:317:317) (386:386:386))
        (PORT datac (840:840:840) (973:973:973))
        (PORT datad (531:531:531) (628:628:628))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (764:764:764))
        (PORT datab (233:233:233) (291:291:291))
        (PORT datac (514:514:514) (603:603:603))
        (PORT datad (636:636:636) (747:747:747))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (393:393:393))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (611:611:611))
        (PORT datac (497:497:497) (580:580:580))
        (PORT datad (518:518:518) (602:602:602))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (502:502:502))
        (PORT datac (553:553:553) (660:660:660))
        (PORT datad (578:578:578) (663:663:663))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (502:502:502))
        (PORT datac (557:557:557) (664:664:664))
        (PORT datad (358:358:358) (429:429:429))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (600:600:600))
        (PORT datab (652:652:652) (770:770:770))
        (PORT datac (615:615:615) (726:726:726))
        (PORT datad (648:648:648) (761:761:761))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (259:259:259))
        (PORT datab (222:222:222) (268:268:268))
        (PORT datac (200:200:200) (240:240:240))
        (PORT datad (290:290:290) (334:334:334))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3399w\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (489:489:489))
        (PORT datab (363:363:363) (431:431:431))
        (PORT datac (349:349:349) (406:406:406))
        (PORT datad (288:288:288) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3465w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (426:426:426))
        (PORT datab (339:339:339) (400:400:400))
        (PORT datac (619:619:619) (725:725:725))
        (PORT datad (123:123:123) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3186:3186:3186))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT ena (3319:3319:3319) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (3015:3015:3015))
        (PORT d[1] (2154:2154:2154) (2495:2495:2495))
        (PORT d[2] (2514:2514:2514) (2939:2939:2939))
        (PORT d[3] (2109:2109:2109) (2472:2472:2472))
        (PORT d[4] (3638:3638:3638) (4185:4185:4185))
        (PORT d[5] (2181:2181:2181) (2517:2517:2517))
        (PORT d[6] (2918:2918:2918) (3351:3351:3351))
        (PORT d[7] (1967:1967:1967) (2290:2290:2290))
        (PORT d[8] (2713:2713:2713) (3126:3126:3126))
        (PORT d[9] (3033:3033:3033) (3509:3509:3509))
        (PORT d[10] (2406:2406:2406) (2777:2777:2777))
        (PORT d[11] (2543:2543:2543) (2956:2956:2956))
        (PORT d[12] (2755:2755:2755) (3159:3159:3159))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (3316:3316:3316) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4644:4644:4644))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (3316:3316:3316) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1601:1601:1601))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT ena (3319:3319:3319) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (3319:3319:3319) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3738:3738:3738))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3728:3728:3728) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3645:3645:3645))
        (PORT d[1] (2176:2176:2176) (2531:2531:2531))
        (PORT d[2] (2137:2137:2137) (2511:2511:2511))
        (PORT d[3] (2451:2451:2451) (2856:2856:2856))
        (PORT d[4] (3430:3430:3430) (3942:3942:3942))
        (PORT d[5] (2528:2528:2528) (2914:2914:2914))
        (PORT d[6] (3295:3295:3295) (3785:3785:3785))
        (PORT d[7] (2320:2320:2320) (2691:2691:2691))
        (PORT d[8] (3061:3061:3061) (3524:3524:3524))
        (PORT d[9] (3419:3419:3419) (3955:3955:3955))
        (PORT d[10] (1835:1835:1835) (2121:2121:2121))
        (PORT d[11] (2896:2896:2896) (3357:3357:3357))
        (PORT d[12] (3134:3134:3134) (3594:3594:3594))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (3725:3725:3725) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3546:3546:3546))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (3725:3725:3725) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1974:1974:1974))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (3728:3728:3728) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (3728:3728:3728) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3958:3958:3958))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (4249:4249:4249) (3768:3768:3768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3859:3859:3859))
        (PORT d[1] (1759:1759:1759) (2049:2049:2049))
        (PORT d[2] (2333:2333:2333) (2738:2738:2738))
        (PORT d[3] (2670:2670:2670) (3117:3117:3117))
        (PORT d[4] (3417:3417:3417) (3926:3926:3926))
        (PORT d[5] (2691:2691:2691) (3095:3095:3095))
        (PORT d[6] (3468:3468:3468) (3985:3985:3985))
        (PORT d[7] (2486:2486:2486) (2878:2878:2878))
        (PORT d[8] (3221:3221:3221) (3702:3702:3702))
        (PORT d[9] (3746:3746:3746) (4337:4337:4337))
        (PORT d[10] (1872:1872:1872) (2169:2169:2169))
        (PORT d[11] (1893:1893:1893) (2190:2190:2190))
        (PORT d[12] (3304:3304:3304) (3786:3786:3786))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4246:4246:4246) (3767:3767:3767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (3181:3181:3181))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (4246:4246:4246) (3767:3767:3767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2174:2174:2174))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (4249:4249:4249) (3768:3768:3768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (4249:4249:4249) (3768:3768:3768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1722:1722:1722))
        (PORT datab (1099:1099:1099) (1221:1221:1221))
        (PORT datac (1141:1141:1141) (1272:1272:1272))
        (PORT datad (1513:1513:1513) (1753:1753:1753))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3897:3897:3897))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (4040:4040:4040) (3587:3587:3587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3851:3851:3851))
        (PORT d[1] (1601:1601:1601) (1870:1870:1870))
        (PORT d[2] (2324:2324:2324) (2719:2719:2719))
        (PORT d[3] (2659:2659:2659) (3103:3103:3103))
        (PORT d[4] (3426:3426:3426) (3934:3934:3934))
        (PORT d[5] (2684:2684:2684) (3087:3087:3087))
        (PORT d[6] (3313:3313:3313) (3814:3814:3814))
        (PORT d[7] (2482:2482:2482) (2875:2875:2875))
        (PORT d[8] (3056:3056:3056) (3514:3514:3514))
        (PORT d[9] (3417:3417:3417) (3956:3956:3956))
        (PORT d[10] (1858:1858:1858) (2148:2148:2148))
        (PORT d[11] (3070:3070:3070) (3559:3559:3559))
        (PORT d[12] (3296:3296:3296) (3778:3778:3778))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (4037:4037:4037) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2841:2841:2841))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (4037:4037:4037) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2157:2157:2157))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (4040:4040:4040) (3587:3587:3587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (4040:4040:4040) (3587:3587:3587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1506:1506:1506))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (898:898:898) (1034:1034:1034))
        (PORT datad (1517:1517:1517) (1758:1758:1758))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (4157:4157:4157))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT ena (4726:4726:4726) (4178:4178:4178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (4099:4099:4099))
        (PORT d[1] (2290:2290:2290) (2661:2661:2661))
        (PORT d[2] (1825:1825:1825) (2127:2127:2127))
        (PORT d[3] (3046:3046:3046) (3547:3547:3547))
        (PORT d[4] (3761:3761:3761) (4315:4315:4315))
        (PORT d[5] (3042:3042:3042) (3495:3495:3495))
        (PORT d[6] (3863:3863:3863) (4444:4444:4444))
        (PORT d[7] (2865:2865:2865) (3313:3313:3313))
        (PORT d[8] (3610:3610:3610) (4149:4149:4149))
        (PORT d[9] (3955:3955:3955) (4565:4565:4565))
        (PORT d[10] (1621:1621:1621) (1867:1867:1867))
        (PORT d[11] (2118:2118:2118) (2445:2445:2445))
        (PORT d[12] (3681:3681:3681) (4220:4220:4220))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (4723:4723:4723) (4177:4177:4177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1976:1976:1976))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (4723:4723:4723) (4177:4177:4177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1777:1777:1777))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT ena (4726:4726:4726) (4178:4178:4178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (4726:4726:4726) (4178:4178:4178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2770:2770:2770))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2932:2932:2932) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2559:2559:2559))
        (PORT d[1] (2943:2943:2943) (3421:3421:3421))
        (PORT d[2] (2269:2269:2269) (2666:2666:2666))
        (PORT d[3] (1340:1340:1340) (1578:1578:1578))
        (PORT d[4] (3452:3452:3452) (3971:3971:3971))
        (PORT d[5] (2085:2085:2085) (2412:2412:2412))
        (PORT d[6] (2879:2879:2879) (3296:3296:3296))
        (PORT d[7] (2136:2136:2136) (2491:2491:2491))
        (PORT d[8] (2304:2304:2304) (2648:2648:2648))
        (PORT d[9] (3033:3033:3033) (3499:3499:3499))
        (PORT d[10] (2690:2690:2690) (3112:3112:3112))
        (PORT d[11] (2680:2680:2680) (3077:3077:3077))
        (PORT d[12] (2686:2686:2686) (3096:3096:3096))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2929:2929:2929) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2428:2428:2428))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (2929:2929:2929) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1552:1552:1552))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (2932:2932:2932) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (2932:2932:2932) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2787:2787:2787))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT ena (2932:2932:2932) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2773:2773:2773))
        (PORT d[1] (2755:2755:2755) (3205:3205:3205))
        (PORT d[2] (2081:2081:2081) (2452:2452:2452))
        (PORT d[3] (1507:1507:1507) (1770:1770:1770))
        (PORT d[4] (3270:3270:3270) (3765:3765:3765))
        (PORT d[5] (2686:2686:2686) (3106:3106:3106))
        (PORT d[6] (2706:2706:2706) (3099:3099:3099))
        (PORT d[7] (1943:1943:1943) (2269:2269:2269))
        (PORT d[8] (2120:2120:2120) (2437:2437:2437))
        (PORT d[9] (2851:2851:2851) (3291:3291:3291))
        (PORT d[10] (2509:2509:2509) (2907:2907:2907))
        (PORT d[11] (2519:2519:2519) (2903:2903:2903))
        (PORT d[12] (2676:2676:2676) (3078:3078:3078))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT ena (2929:2929:2929) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2230:2230:2230))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT ena (2929:2929:2929) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1340:1340:1340))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT ena (2932:2932:2932) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (2932:2932:2932) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (629:629:629))
        (PORT datab (700:700:700) (794:794:794))
        (PORT datac (1439:1439:1439) (1698:1698:1698))
        (PORT datad (1512:1512:1512) (1752:1752:1752))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2405:2405:2405))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (3132:3132:3132) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2793:2793:2793))
        (PORT d[1] (3126:3126:3126) (3630:3630:3630))
        (PORT d[2] (2448:2448:2448) (2874:2874:2874))
        (PORT d[3] (1845:1845:1845) (2149:2149:2149))
        (PORT d[4] (3622:3622:3622) (4164:4164:4164))
        (PORT d[5] (2265:2265:2265) (2617:2617:2617))
        (PORT d[6] (3091:3091:3091) (3546:3546:3546))
        (PORT d[7] (2314:2314:2314) (2689:2689:2689))
        (PORT d[8] (2469:2469:2469) (2835:2835:2835))
        (PORT d[9] (3020:3020:3020) (3472:3472:3472))
        (PORT d[10] (2876:2876:2876) (3325:3325:3325))
        (PORT d[11] (1862:1862:1862) (2144:2144:2144))
        (PORT d[12] (2867:2867:2867) (3303:3303:3303))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (3129:3129:3129) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (4332:4332:4332))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (3129:3129:3129) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1767:1767:1767))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (3132:3132:3132) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (3132:3132:3132) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1495:1495:1495))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (333:333:333) (374:374:374))
        (PORT datad (1516:1516:1516) (1757:1757:1757))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1283:1283:1283))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (2113:2113:2113) (2484:2484:2484))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1731:1731:1731))
        (PORT datab (1890:1890:1890) (2205:2205:2205))
        (PORT datac (524:524:524) (599:599:599))
        (PORT datad (1116:1116:1116) (1308:1308:1308))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2415:2415:2415))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (3138:3138:3138) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2745:2745:2745))
        (PORT d[1] (3125:3125:3125) (3627:3627:3627))
        (PORT d[2] (2448:2448:2448) (2875:2875:2875))
        (PORT d[3] (1685:1685:1685) (1972:1972:1972))
        (PORT d[4] (3604:3604:3604) (4140:4140:4140))
        (PORT d[5] (3046:3046:3046) (3514:3514:3514))
        (PORT d[6] (3083:3083:3083) (3537:3537:3537))
        (PORT d[7] (2319:2319:2319) (2699:2699:2699))
        (PORT d[8] (2469:2469:2469) (2835:2835:2835))
        (PORT d[9] (2851:2851:2851) (3279:3279:3279))
        (PORT d[10] (2862:2862:2862) (3305:3305:3305))
        (PORT d[11] (1856:1856:1856) (2137:2137:2137))
        (PORT d[12] (2876:2876:2876) (3310:3310:3310))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (3135:3135:3135) (2779:2779:2779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2082:2082:2082))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (3135:3135:3135) (2779:2779:2779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1758:1758:1758))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (3138:3138:3138) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (3138:3138:3138) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2796:2796:2796))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (2939:2939:2939) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2774:2774:2774))
        (PORT d[1] (2925:2925:2925) (3399:3399:3399))
        (PORT d[2] (2251:2251:2251) (2645:2645:2645))
        (PORT d[3] (1515:1515:1515) (1780:1780:1780))
        (PORT d[4] (3250:3250:3250) (3738:3738:3738))
        (PORT d[5] (1920:1920:1920) (2222:2222:2222))
        (PORT d[6] (2703:2703:2703) (3099:3099:3099))
        (PORT d[7] (1950:1950:1950) (2277:2277:2277))
        (PORT d[8] (2315:2315:2315) (2657:2657:2657))
        (PORT d[9] (2844:2844:2844) (3280:3280:3280))
        (PORT d[10] (2681:2681:2681) (3103:3103:3103))
        (PORT d[11] (2664:2664:2664) (3059:3059:3059))
        (PORT d[12] (2683:2683:2683) (3085:3085:3085))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (2936:2936:2936) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3221:3221:3221))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (2936:2936:2936) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1547:1547:1547))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (2939:2939:2939) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (2939:2939:2939) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1735:1735:1735))
        (PORT datab (1133:1133:1133) (1332:1332:1332))
        (PORT datac (853:853:853) (947:947:947))
        (PORT datad (841:841:841) (940:940:940))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3513:3513:3513))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (3537:3537:3537) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3447:3447:3447))
        (PORT d[1] (1991:1991:1991) (2321:2321:2321))
        (PORT d[2] (1953:1953:1953) (2301:2301:2301))
        (PORT d[3] (2282:2282:2282) (2669:2669:2669))
        (PORT d[4] (3256:3256:3256) (3743:3743:3743))
        (PORT d[5] (2354:2354:2354) (2715:2715:2715))
        (PORT d[6] (3113:3113:3113) (3575:3575:3575))
        (PORT d[7] (2144:2144:2144) (2490:2490:2490))
        (PORT d[8] (2889:2889:2889) (3328:3328:3328))
        (PORT d[9] (3238:3238:3238) (3749:3749:3749))
        (PORT d[10] (2577:2577:2577) (2969:2969:2969))
        (PORT d[11] (2721:2721:2721) (3157:3157:3157))
        (PORT d[12] (2951:2951:2951) (3387:3387:3387))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (3534:3534:3534) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2419:2419:2419))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (3534:3534:3534) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1775:1775:1775))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (3537:3537:3537) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (3537:3537:3537) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2673:2673:2673))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (3540:3540:3540) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3303:3303:3303))
        (PORT d[1] (2914:2914:2914) (3377:3377:3377))
        (PORT d[2] (3036:3036:3036) (3546:3546:3546))
        (PORT d[3] (1655:1655:1655) (1942:1942:1942))
        (PORT d[4] (2456:2456:2456) (2805:2805:2805))
        (PORT d[5] (2921:2921:2921) (3390:3390:3390))
        (PORT d[6] (2600:2600:2600) (2956:2956:2956))
        (PORT d[7] (2166:2166:2166) (2534:2534:2534))
        (PORT d[8] (1452:1452:1452) (1656:1656:1656))
        (PORT d[9] (3266:3266:3266) (3744:3744:3744))
        (PORT d[10] (3219:3219:3219) (3735:3735:3735))
        (PORT d[11] (2614:2614:2614) (3017:3017:3017))
        (PORT d[12] (2609:2609:2609) (2958:2958:2958))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (3537:3537:3537) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2693:2693:2693))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (3537:3537:3537) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1585:1585:1585))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (3540:3540:3540) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (3540:3540:3540) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1731:1731:1731))
        (PORT datab (1136:1136:1136) (1335:1335:1335))
        (PORT datac (885:885:885) (1024:1024:1024))
        (PORT datad (441:441:441) (498:498:498))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1874:1874:1874) (2185:2185:2185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (747:747:747))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1018:1018:1018) (1203:1203:1203))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (1077:1077:1077) (1259:1259:1259))
        (PORT datac (465:465:465) (536:536:536))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (635:635:635) (738:738:738))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1622:1622:1622))
        (PORT datab (792:792:792) (925:925:925))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (475:475:475) (555:555:555))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (PORT ena (1101:1101:1101) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1160:1160:1160))
        (PORT datab (815:815:815) (951:951:951))
        (PORT datac (491:491:491) (581:581:581))
        (PORT datad (784:784:784) (904:904:904))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1241:1241:1241))
        (PORT datab (203:203:203) (247:247:247))
        (PORT datad (747:747:747) (859:859:859))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (145:145:145))
        (PORT datab (673:673:673) (787:787:787))
        (PORT datac (591:591:591) (686:686:686))
        (PORT datad (169:169:169) (200:200:200))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (670:670:670))
        (PORT datab (542:542:542) (653:653:653))
        (PORT datac (462:462:462) (548:548:548))
        (PORT datad (302:302:302) (364:364:364))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (424:424:424))
        (PORT datab (629:629:629) (729:729:729))
        (PORT datad (807:807:807) (947:947:947))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (633:633:633) (704:704:704))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (611:611:611) (712:712:712))
        (PORT sload (935:935:935) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src3_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (410:410:410))
        (PORT datab (486:486:486) (566:566:566))
        (PORT datac (351:351:351) (431:431:431))
        (PORT datad (466:466:466) (540:540:540))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (665:665:665))
        (PORT datab (364:364:364) (446:446:446))
        (PORT datac (114:114:114) (149:149:149))
        (PORT datad (490:490:490) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (442:442:442) (504:504:504))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (114:114:114) (147:147:147))
        (PORT datac (107:107:107) (130:130:130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (110:110:110) (143:143:143))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (337:337:337) (365:365:365))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT ena (426:426:426) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (648:648:648))
        (PORT datad (335:335:335) (402:402:402))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT asdata (268:268:268) (287:287:287))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT ena (547:547:547) (525:525:525))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datad (631:631:631) (726:726:726))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (508:508:508) (565:565:565))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (715:715:715) (670:670:670))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (491:491:491))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (426:426:426))
        (PORT datab (697:697:697) (812:812:812))
        (PORT datac (392:392:392) (478:478:478))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (736:736:736))
        (PORT datab (176:176:176) (237:237:237))
        (PORT datad (335:335:335) (388:388:388))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT ena (469:469:469) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (711:711:711))
        (PORT datab (178:178:178) (217:217:217))
        (PORT datad (447:447:447) (505:505:505))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (509:509:509) (600:600:600))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (599:599:599) (658:658:658))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (PORT ena (715:715:715) (670:670:670))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (574:574:574))
        (PORT datab (527:527:527) (628:628:628))
        (PORT datac (622:622:622) (729:729:729))
        (PORT datad (163:163:163) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (166:166:166) (220:220:220))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (269:269:269) (290:290:290))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (PORT ena (451:451:451) (431:431:431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (445:445:445) (502:502:502))
        (PORT datad (299:299:299) (360:360:360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (539:539:539))
        (PORT datab (450:450:450) (514:514:514))
        (PORT datac (321:321:321) (384:384:384))
        (PORT datad (466:466:466) (528:528:528))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (372:372:372) (421:421:421))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_new_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (796:796:796) (904:904:904))
        (PORT clrn (1357:1357:1357) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (412:412:412) (469:469:469))
        (PORT datad (179:179:179) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_stall\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datad (642:642:642) (756:756:756))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (606:606:606))
        (PORT datab (400:400:400) (484:484:484))
        (PORT datac (601:601:601) (691:691:691))
        (PORT datad (159:159:159) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (419:419:419))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (347:347:347) (404:404:404))
        (PORT datad (285:285:285) (327:327:327))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1734:1734:1734))
        (PORT datab (1893:1893:1893) (2208:2208:2208))
        (PORT datac (668:668:668) (761:761:761))
        (PORT datad (1113:1113:1113) (1305:1305:1305))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2422:2422:2422))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2703:2703:2703) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2575:2575:2575))
        (PORT d[1] (2572:2572:2572) (2993:2993:2993))
        (PORT d[2] (1917:1917:1917) (2261:2261:2261))
        (PORT d[3] (1346:1346:1346) (1588:1588:1588))
        (PORT d[4] (3074:3074:3074) (3537:3537:3537))
        (PORT d[5] (2506:2506:2506) (2903:2903:2903))
        (PORT d[6] (2531:2531:2531) (2903:2903:2903))
        (PORT d[7] (1753:1753:1753) (2052:2052:2052))
        (PORT d[8] (1949:1949:1949) (2242:2242:2242))
        (PORT d[9] (2695:2695:2695) (3110:3110:3110))
        (PORT d[10] (2333:2333:2333) (2710:2710:2710))
        (PORT d[11] (2244:2244:2244) (2595:2595:2595))
        (PORT d[12] (2494:2494:2494) (2869:2869:2869))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (2700:2700:2700) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (3281:3281:3281))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (2700:2700:2700) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2473:2473:2473))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2703:2703:2703) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2703:2703:2703) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1957:1957:1957))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (3553:3553:3553) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3300:3300:3300))
        (PORT d[1] (3473:3473:3473) (4008:4008:4008))
        (PORT d[2] (1500:1500:1500) (1761:1761:1761))
        (PORT d[3] (1966:1966:1966) (2290:2290:2290))
        (PORT d[4] (3200:3200:3200) (3651:3651:3651))
        (PORT d[5] (3089:3089:3089) (3577:3577:3577))
        (PORT d[6] (2793:2793:2793) (3178:3178:3178))
        (PORT d[7] (2339:2339:2339) (2731:2731:2731))
        (PORT d[8] (1624:1624:1624) (1853:1853:1853))
        (PORT d[9] (3424:3424:3424) (3918:3918:3918))
        (PORT d[10] (3396:3396:3396) (3937:3937:3937))
        (PORT d[11] (2779:2779:2779) (3203:3203:3203))
        (PORT d[12] (2765:2765:2765) (3131:3131:3131))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3550:3550:3550) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2567:2567:2567))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3550:3550:3550) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2627:2627:2627))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (3553:3553:3553) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT d[0] (3553:3553:3553) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1140:1140:1140))
        (PORT datac (1438:1438:1438) (1673:1673:1673))
        (PORT datad (347:347:347) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (2020:2020:2020))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (2822:2822:2822) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2743:2743:2743))
        (PORT d[1] (2207:2207:2207) (2564:2564:2564))
        (PORT d[2] (2189:2189:2189) (2560:2560:2560))
        (PORT d[3] (1671:1671:1671) (1953:1953:1953))
        (PORT d[4] (3038:3038:3038) (3490:3490:3490))
        (PORT d[5] (2155:2155:2155) (2504:2504:2504))
        (PORT d[6] (2348:2348:2348) (2687:2687:2687))
        (PORT d[7] (2106:2106:2106) (2448:2448:2448))
        (PORT d[8] (2117:2117:2117) (2431:2431:2431))
        (PORT d[9] (3047:3047:3047) (3504:3504:3504))
        (PORT d[10] (2115:2115:2115) (2452:2452:2452))
        (PORT d[11] (2072:2072:2072) (2392:2392:2392))
        (PORT d[12] (2181:2181:2181) (2495:2495:2495))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2819:2819:2819) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (3143:3143:3143))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (2819:2819:2819) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2262:2262:2262))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (2822:2822:2822) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT d[0] (2822:2822:2822) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2042:2042:2042))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (2565:2565:2565) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2866:2866:2866))
        (PORT d[1] (2590:2590:2590) (3016:3016:3016))
        (PORT d[2] (2147:2147:2147) (2530:2530:2530))
        (PORT d[3] (1779:1779:1779) (2103:2103:2103))
        (PORT d[4] (2799:2799:2799) (3178:3178:3178))
        (PORT d[5] (2208:2208:2208) (2574:2574:2574))
        (PORT d[6] (1975:1975:1975) (2241:2241:2241))
        (PORT d[7] (2136:2136:2136) (2494:2494:2494))
        (PORT d[8] (2088:2088:2088) (2396:2396:2396))
        (PORT d[9] (2778:2778:2778) (3187:3187:3187))
        (PORT d[10] (2305:2305:2305) (2681:2681:2681))
        (PORT d[11] (2562:2562:2562) (2992:2992:2992))
        (PORT d[12] (2456:2456:2456) (2802:2802:2802))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (2562:2562:2562) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3660:3660:3660))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (2562:2562:2562) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2381:2381:2381))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (2565:2565:2565) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (2565:2565:2565) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1735:1735:1735))
        (PORT datab (1133:1133:1133) (1332:1332:1332))
        (PORT datac (1529:1529:1529) (1738:1738:1738))
        (PORT datad (815:815:815) (938:938:938))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1133:1133:1133) (1331:1331:1331))
        (PORT datac (1877:1877:1877) (2188:2188:2188))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1769:1769:1769))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3355:3355:3355) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3106:3106:3106))
        (PORT d[1] (3298:3298:3298) (3811:3811:3811))
        (PORT d[2] (3059:3059:3059) (3581:3581:3581))
        (PORT d[3] (1644:1644:1644) (1931:1931:1931))
        (PORT d[4] (3031:3031:3031) (3463:3463:3463))
        (PORT d[5] (2907:2907:2907) (3370:3370:3370))
        (PORT d[6] (2623:2623:2623) (2987:2987:2987))
        (PORT d[7] (2165:2165:2165) (2533:2533:2533))
        (PORT d[8] (1428:1428:1428) (1626:1626:1626))
        (PORT d[9] (3147:3147:3147) (3611:3611:3611))
        (PORT d[10] (3218:3218:3218) (3734:3734:3734))
        (PORT d[11] (2595:2595:2595) (2991:2991:2991))
        (PORT d[12] (2590:2590:2590) (2933:2933:2933))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (3352:3352:3352) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1751:1751:1751))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (3352:3352:3352) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2399:2399:2399))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3355:3355:3355) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (3355:3355:3355) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2062:2062:2062))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (2749:2749:2749) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3248:3248:3248))
        (PORT d[1] (2597:2597:2597) (3024:3024:3024))
        (PORT d[2] (2329:2329:2329) (2739:2739:2739))
        (PORT d[3] (1764:1764:1764) (2086:2086:2086))
        (PORT d[4] (2398:2398:2398) (2721:2721:2721))
        (PORT d[5] (2382:2382:2382) (2775:2775:2775))
        (PORT d[6] (1955:1955:1955) (2218:2218:2218))
        (PORT d[7] (2133:2133:2133) (2484:2484:2484))
        (PORT d[8] (2267:2267:2267) (2602:2602:2602))
        (PORT d[9] (2808:2808:2808) (3223:3223:3223))
        (PORT d[10] (2500:2500:2500) (2909:2909:2909))
        (PORT d[11] (2732:2732:2732) (3186:3186:3186))
        (PORT d[12] (2118:2118:2118) (2421:2421:2421))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (2746:2746:2746) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4664:4664:4664))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (2746:2746:2746) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2223:2223:2223))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT ena (2749:2749:2749) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (2749:2749:2749) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1999:1999:1999))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (2839:2839:2839) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2751:2751:2751))
        (PORT d[1] (2027:2027:2027) (2364:2364:2364))
        (PORT d[2] (2223:2223:2223) (2602:2602:2602))
        (PORT d[3] (1690:1690:1690) (1973:1973:1973))
        (PORT d[4] (3223:3223:3223) (3691:3691:3691))
        (PORT d[5] (2157:2157:2157) (2507:2507:2507))
        (PORT d[6] (2469:2469:2469) (2819:2819:2819))
        (PORT d[7] (2114:2114:2114) (2452:2452:2452))
        (PORT d[8] (1957:1957:1957) (2248:2248:2248))
        (PORT d[9] (3030:3030:3030) (3486:3486:3486))
        (PORT d[10] (2116:2116:2116) (2455:2455:2455))
        (PORT d[11] (2053:2053:2053) (2373:2373:2373))
        (PORT d[12] (2172:2172:2172) (2485:2485:2485))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT ena (2836:2836:2836) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2892:2892:2892))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT ena (2836:2836:2836) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2231:2231:2231))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (2839:2839:2839) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT d[0] (2839:2839:2839) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2055:2055:2055))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (2549:2549:2549) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (3225:3225:3225))
        (PORT d[1] (2226:2226:2226) (2591:2591:2591))
        (PORT d[2] (2307:2307:2307) (2711:2711:2711))
        (PORT d[3] (1848:1848:1848) (2170:2170:2170))
        (PORT d[4] (2799:2799:2799) (3179:3179:3179))
        (PORT d[5] (2222:2222:2222) (2595:2595:2595))
        (PORT d[6] (1955:1955:1955) (2214:2214:2214))
        (PORT d[7] (2136:2136:2136) (2490:2490:2490))
        (PORT d[8] (2085:2085:2085) (2391:2391:2391))
        (PORT d[9] (2801:2801:2801) (3215:3215:3215))
        (PORT d[10] (2342:2342:2342) (2730:2730:2730))
        (PORT d[11] (2733:2733:2733) (3191:3191:3191))
        (PORT d[12] (2454:2454:2454) (2797:2797:2797))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (PORT ena (2546:2546:2546) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (4335:4335:4335))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (PORT ena (2546:2546:2546) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2212:2212:2212))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (2549:2549:2549) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (2549:2549:2549) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1734:1734:1734))
        (PORT datab (1134:1134:1134) (1332:1332:1332))
        (PORT datac (947:947:947) (1107:1107:1107))
        (PORT datad (945:945:945) (1069:1069:1069))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1736:1736:1736))
        (PORT datab (301:301:301) (347:347:347))
        (PORT datac (966:966:966) (1098:1098:1098))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1780:1780:1780))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (3131:3131:3131) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2573:2573:2573))
        (PORT d[1] (2934:2934:2934) (3412:3412:3412))
        (PORT d[2] (2262:2262:2262) (2661:2661:2661))
        (PORT d[3] (1684:1684:1684) (1968:1968:1968))
        (PORT d[4] (3452:3452:3452) (3970:3970:3970))
        (PORT d[5] (2080:2080:2080) (2401:2401:2401))
        (PORT d[6] (2899:2899:2899) (3324:3324:3324))
        (PORT d[7] (2130:2130:2130) (2479:2479:2479))
        (PORT d[8] (2291:2291:2291) (2632:2632:2632))
        (PORT d[9] (3027:3027:3027) (3488:3488:3488))
        (PORT d[10] (2841:2841:2841) (3280:3280:3280))
        (PORT d[11] (1702:1702:1702) (1963:1963:1963))
        (PORT d[12] (2855:2855:2855) (3282:3282:3282))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (3128:3128:3128) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (4335:4335:4335))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (3128:3128:3128) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2419:2419:2419))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (3131:3131:3131) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (3131:3131:3131) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1881:1881:1881))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2540:2540:2540) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (3061:3061:3061))
        (PORT d[1] (2410:2410:2410) (2814:2814:2814))
        (PORT d[2] (2299:2299:2299) (2704:2704:2704))
        (PORT d[3] (1936:1936:1936) (2275:2275:2275))
        (PORT d[4] (2781:2781:2781) (3156:3156:3156))
        (PORT d[5] (2213:2213:2213) (2584:2584:2584))
        (PORT d[6] (1963:1963:1963) (2223:2223:2223))
        (PORT d[7] (2099:2099:2099) (2443:2443:2443))
        (PORT d[8] (2264:2264:2264) (2606:2606:2606))
        (PORT d[9] (2703:2703:2703) (3094:3094:3094))
        (PORT d[10] (2343:2343:2343) (2734:2734:2734))
        (PORT d[11] (2875:2875:2875) (3348:3348:3348))
        (PORT d[12] (2446:2446:2446) (2789:2789:2789))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (2537:2537:2537) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2996:2996:2996))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (2537:2537:2537) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2229:2229:2229))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2540:2540:2540) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT d[0] (2540:2540:2540) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2202:2202:2202))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (2653:2653:2653) (2367:2367:2367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2971:2971:2971))
        (PORT d[1] (2387:2387:2387) (2778:2778:2778))
        (PORT d[2] (2237:2237:2237) (2619:2619:2619))
        (PORT d[3] (1680:1680:1680) (1967:1967:1967))
        (PORT d[4] (3404:3404:3404) (3905:3905:3905))
        (PORT d[5] (2328:2328:2328) (2702:2702:2702))
        (PORT d[6] (2419:2419:2419) (2760:2760:2760))
        (PORT d[7] (2291:2291:2291) (2654:2654:2654))
        (PORT d[8] (1924:1924:1924) (2209:2209:2209))
        (PORT d[9] (2876:2876:2876) (3318:3318:3318))
        (PORT d[10] (2153:2153:2153) (2503:2503:2503))
        (PORT d[11] (2078:2078:2078) (2409:2409:2409))
        (PORT d[12] (2279:2279:2279) (2619:2619:2619))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (2650:2650:2650) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2988:2988:2988))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (2650:2650:2650) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2248:2248:2248))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (2653:2653:2653) (2367:2367:2367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (2653:2653:2653) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1733:1733:1733))
        (PORT datab (1134:1134:1134) (1333:1333:1333))
        (PORT datac (1074:1074:1074) (1227:1227:1227))
        (PORT datad (1173:1173:1173) (1312:1312:1312))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1628:1628:1628))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3349:3349:3349) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (3108:3108:3108))
        (PORT d[1] (2907:2907:2907) (3369:3369:3369))
        (PORT d[2] (2890:2890:2890) (3386:3386:3386))
        (PORT d[3] (1502:1502:1502) (1774:1774:1774))
        (PORT d[4] (3031:3031:3031) (3464:3464:3464))
        (PORT d[5] (2913:2913:2913) (3381:3381:3381))
        (PORT d[6] (2622:2622:2622) (2986:2986:2986))
        (PORT d[7] (2159:2159:2159) (2527:2527:2527))
        (PORT d[8] (1275:1275:1275) (1450:1450:1450))
        (PORT d[9] (3154:3154:3154) (3624:3624:3624))
        (PORT d[10] (3206:3206:3206) (3718:3718:3718))
        (PORT d[11] (2438:2438:2438) (2820:2820:2820))
        (PORT d[12] (2422:2422:2422) (2746:2746:2746))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (3346:3346:3346) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1733:1733:1733))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (3346:3346:3346) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2404:2404:2404))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3349:3349:3349) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (3349:3349:3349) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (800:800:800))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1438:1438:1438) (1673:1673:1673))
        (PORT datad (360:360:360) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1891:1891:1891) (2207:2207:2207))
        (PORT datac (1017:1017:1017) (1202:1202:1202))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1016:1016:1016) (1202:1202:1202))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (249:249:249))
        (PORT datab (714:714:714) (827:827:827))
        (PORT datac (370:370:370) (450:450:450))
        (PORT datad (489:489:489) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (557:557:557))
        (PORT datab (1493:1493:1493) (1693:1693:1693))
        (PORT datac (331:331:331) (391:391:391))
        (PORT datad (269:269:269) (309:309:309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1160:1160:1160))
        (PORT ena (953:953:953) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (608:608:608))
        (PORT datac (532:532:532) (618:618:618))
        (PORT datad (472:472:472) (547:547:547))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (566:566:566))
        (PORT datac (581:581:581) (694:694:694))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (733:733:733) (848:848:848))
        (PORT datac (539:539:539) (654:654:654))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (731:731:731))
        (PORT datab (712:712:712) (852:852:852))
        (PORT datac (1306:1306:1306) (1483:1483:1483))
        (PORT datad (356:356:356) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (753:753:753) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (469:469:469))
        (PORT datab (684:684:684) (811:811:811))
        (PORT datac (508:508:508) (614:614:614))
        (PORT datad (392:392:392) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (846:846:846))
        (PORT datab (508:508:508) (607:607:607))
        (PORT datac (419:419:419) (516:516:516))
        (PORT datad (357:357:357) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (361:361:361))
        (PORT datab (507:507:507) (606:606:606))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (540:540:540) (620:620:620))
        (PORT sload (598:598:598) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (488:488:488))
        (PORT datab (518:518:518) (617:617:617))
        (PORT datac (295:295:295) (353:353:353))
        (PORT datad (797:797:797) (924:924:924))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (715:715:715) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (457:457:457))
        (PORT datac (415:415:415) (511:511:511))
        (PORT datad (466:466:466) (549:549:549))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (653:653:653))
        (PORT datab (390:390:390) (477:477:477))
        (PORT datac (428:428:428) (484:484:484))
        (PORT datad (345:345:345) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (560:560:560))
        (PORT datab (681:681:681) (808:808:808))
        (PORT datac (507:507:507) (612:612:612))
        (PORT datad (394:394:394) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (679:679:679) (808:808:808))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (273:273:273))
        (PORT datab (564:564:564) (644:644:644))
        (PORT datac (288:288:288) (330:330:330))
        (PORT datad (345:345:345) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (810:810:810) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1475:1475:1475))
        (PORT datab (516:516:516) (614:614:614))
        (PORT datac (297:297:297) (355:355:355))
        (PORT datad (449:449:449) (505:505:505))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (709:709:709))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (489:489:489))
        (PORT datab (355:355:355) (432:432:432))
        (PORT datac (502:502:502) (593:593:593))
        (PORT datad (797:797:797) (924:924:924))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (715:715:715) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (PORT datac (644:644:644) (745:745:745))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (403:403:403))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (549:549:549) (623:623:623))
        (PORT datad (344:344:344) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (716:716:716))
        (PORT datab (684:684:684) (811:811:811))
        (PORT datac (508:508:508) (613:613:613))
        (PORT datad (392:392:392) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (578:578:578) (697:697:697))
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (651:651:651))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (315:315:315) (363:363:363))
        (PORT datad (348:348:348) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT asdata (305:305:305) (345:345:345))
        (PORT ena (810:810:810) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (603:603:603))
        (PORT datac (351:351:351) (428:428:428))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (625:625:625))
        (PORT datac (859:859:859) (976:976:976))
        (PORT datad (335:335:335) (399:399:399))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (681:681:681))
        (PORT datab (936:936:936) (1088:1088:1088))
        (PORT datac (378:378:378) (450:450:450))
        (PORT datad (296:296:296) (336:336:336))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (695:695:695) (790:790:790))
        (PORT clrn (1152:1152:1152) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (592:592:592))
        (PORT datab (889:889:889) (1017:1017:1017))
        (PORT datad (374:374:374) (451:451:451))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (443:443:443))
        (PORT datac (372:372:372) (445:445:445))
        (PORT datad (375:375:375) (457:457:457))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (362:362:362) (426:426:426))
        (PORT datad (1077:1077:1077) (1247:1247:1247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1161:1161:1161))
        (PORT ena (973:973:973) (1064:1064:1064))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (114:114:114) (146:146:146))
        (PORT datac (939:939:939) (1067:1067:1067))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (814:814:814))
        (PORT datab (811:811:811) (948:948:948))
        (PORT datac (110:110:110) (137:137:137))
        (PORT datad (419:419:419) (474:474:474))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (943:943:943))
        (PORT datab (173:173:173) (211:211:211))
        (PORT datad (323:323:323) (367:367:367))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (634:634:634) (713:713:713))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (603:603:603) (699:699:699))
        (PORT sload (941:941:941) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (425:425:425))
        (PORT datab (860:860:860) (1020:1020:1020))
        (PORT datac (489:489:489) (587:587:587))
        (PORT datad (325:325:325) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (945:945:945))
        (PORT datab (804:804:804) (934:934:934))
        (PORT datac (912:912:912) (1044:1044:1044))
        (PORT datad (628:628:628) (727:727:727))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (701:701:701))
        (PORT datac (859:859:859) (976:976:976))
        (PORT datad (173:173:173) (203:203:203))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (246:246:246))
        (PORT datab (416:416:416) (507:507:507))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (720:720:720))
        (PORT datab (465:465:465) (554:554:554))
        (PORT datac (657:657:657) (772:772:772))
        (PORT datad (598:598:598) (721:721:721))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (719:719:719))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (721:721:721))
        (PORT datab (672:672:672) (793:793:793))
        (PORT datac (215:215:215) (268:268:268))
        (PORT datad (598:598:598) (722:722:722))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (466:466:466) (556:556:556))
        (PORT datac (161:161:161) (190:190:190))
        (PORT datad (641:641:641) (745:745:745))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (567:567:567))
        (PORT datab (416:416:416) (507:507:507))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_ocireg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (484:484:484))
        (PORT datac (293:293:293) (347:347:347))
        (PORT datad (622:622:622) (718:718:718))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (350:350:350))
        (PORT datab (525:525:525) (624:624:624))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (387:387:387))
        (PORT datab (560:560:560) (640:640:640))
        (PORT datac (355:355:355) (422:422:422))
        (PORT datad (371:371:371) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT asdata (383:383:383) (438:438:438))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (300:300:300))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (431:431:431))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (135:135:135) (178:178:178))
        (PORT datad (458:458:458) (523:523:523))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (846:846:846))
        (PORT datab (703:703:703) (835:835:835))
        (PORT datac (365:365:365) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (357:357:357))
        (PORT datab (328:328:328) (398:398:398))
        (PORT datac (1272:1272:1272) (1439:1439:1439))
        (PORT datad (582:582:582) (677:677:677))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (960:960:960) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (718:718:718))
        (PORT datac (351:351:351) (427:427:427))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (508:508:508))
        (PORT datab (402:402:402) (480:480:480))
        (PORT datac (506:506:506) (589:589:589))
        (PORT datad (426:426:426) (496:496:496))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (507:507:507))
        (PORT datab (379:379:379) (461:461:461))
        (PORT datac (523:523:523) (618:618:618))
        (PORT datad (402:402:402) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (842:842:842) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (365:365:365) (443:443:443))
        (PORT datad (795:795:795) (924:924:924))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (494:494:494))
        (PORT datab (435:435:435) (500:500:500))
        (PORT datac (508:508:508) (591:591:591))
        (PORT datad (378:378:378) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (350:350:350))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (458:458:458))
        (PORT datab (518:518:518) (602:602:602))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (835:835:835))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (295:295:295))
        (PORT datab (472:472:472) (549:549:549))
        (PORT datad (344:344:344) (401:401:401))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (749:749:749))
        (PORT datab (840:840:840) (983:983:983))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (350:350:350) (415:415:415))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datac (134:134:134) (179:179:179))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (592:592:592))
        (PORT datab (810:810:810) (945:945:945))
        (PORT datac (451:451:451) (519:519:519))
        (PORT datad (632:632:632) (732:732:732))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (684:684:684) (778:778:778))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (518:518:518))
        (PORT datac (381:381:381) (460:460:460))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (529:529:529) (611:611:611))
        (PORT datac (503:503:503) (578:578:578))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (823:823:823) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (451:451:451))
        (PORT datab (780:780:780) (907:907:907))
        (PORT datad (333:333:333) (381:381:381))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (699:699:699))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (965:965:965))
        (PORT datab (451:451:451) (523:523:523))
        (PORT datad (330:330:330) (388:388:388))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (482:482:482) (527:527:527))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (952:952:952) (901:901:901))
        (PORT sload (899:899:899) (837:837:837))
        (PORT ena (1648:1648:1648) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (280:280:280))
        (PORT datab (231:231:231) (293:293:293))
        (PORT datac (312:312:312) (382:382:382))
        (PORT datad (220:220:220) (274:274:274))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (317:317:317) (385:385:385))
        (PORT datac (270:270:270) (305:305:305))
        (PORT datad (531:531:531) (628:628:628))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (453:453:453))
        (PORT datab (416:416:416) (503:503:503))
        (PORT datac (551:551:551) (657:657:657))
        (PORT datad (579:579:579) (664:664:664))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (532:532:532))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (199:199:199) (239:239:239))
        (PORT datad (302:302:302) (352:352:352))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (740:740:740))
        (PORT datab (757:757:757) (889:889:889))
        (PORT datac (486:486:486) (575:575:575))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (419:419:419))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (586:586:586) (673:673:673))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (617:617:617))
        (PORT datac (284:284:284) (325:325:325))
        (PORT datad (356:356:356) (404:404:404))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datab (523:523:523) (605:605:605))
        (PORT datac (283:283:283) (324:324:324))
        (PORT datad (621:621:621) (729:729:729))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (671:671:671) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (554:554:554))
        (PORT datab (336:336:336) (402:402:402))
        (PORT datac (472:472:472) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datac (483:483:483) (584:584:584))
        (PORT datad (475:475:475) (557:557:557))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (411:411:411))
        (PORT datac (346:346:346) (425:425:425))
        (PORT datad (462:462:462) (535:535:535))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_valid\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (480:480:480) (562:562:562))
        (PORT datac (445:445:445) (535:535:535))
        (PORT datad (761:761:761) (889:889:889))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (426:426:426))
        (PORT datab (366:366:366) (441:441:441))
        (PORT datac (1273:1273:1273) (1472:1472:1472))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (773:773:773))
        (PORT datac (616:616:616) (727:727:727))
        (PORT datad (647:647:647) (760:760:760))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (417:417:417))
        (PORT datab (322:322:322) (383:383:383))
        (PORT datac (445:445:445) (508:508:508))
        (PORT datad (587:587:587) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (480:480:480) (569:569:569))
        (PORT datad (98:98:98) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (201:201:201))
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (177:177:177) (238:238:238))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (155:155:155))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (484:484:484) (574:574:574))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (234:234:234))
        (PORT datac (483:483:483) (572:572:572))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (640:640:640))
        (PORT datac (133:133:133) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (329:329:329))
        (PORT datab (262:262:262) (326:326:326))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (882:882:882))
        (PORT datab (530:530:530) (614:614:614))
        (PORT datac (664:664:664) (755:755:755))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (PORT ena (673:673:673) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (663:663:663))
        (PORT datab (478:478:478) (564:564:564))
        (PORT datac (490:490:490) (591:591:591))
        (PORT datad (378:378:378) (450:450:450))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (414:414:414))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (326:326:326) (383:383:383))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (420:420:420))
        (PORT datab (556:556:556) (660:660:660))
        (PORT datac (356:356:356) (422:422:422))
        (PORT datad (464:464:464) (535:535:535))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[10\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (629:629:629))
        (PORT datab (392:392:392) (462:462:462))
        (PORT datac (496:496:496) (591:591:591))
        (PORT datad (478:478:478) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (386:386:386) (464:464:464))
        (PORT datac (518:518:518) (614:614:614))
        (PORT datad (538:538:538) (644:644:644))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (961:961:961))
        (PORT datab (491:491:491) (574:574:574))
        (PORT datac (673:673:673) (796:796:796))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (340:340:340) (398:398:398))
        (PORT datac (665:665:665) (788:788:788))
        (PORT datad (322:322:322) (370:370:370))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (726:726:726))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (603:603:603) (699:699:699))
        (PORT sload (941:941:941) (1071:1071:1071))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (430:430:430))
        (PORT datab (340:340:340) (413:413:413))
        (PORT datac (302:302:302) (364:364:364))
        (PORT datad (323:323:323) (386:386:386))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (954:954:954))
        (PORT datab (1082:1082:1082) (1273:1273:1273))
        (PORT datac (815:815:815) (989:989:989))
        (PORT datad (362:362:362) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT asdata (800:800:800) (906:906:906))
        (PORT clrn (1152:1152:1152) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (592:592:592))
        (PORT datab (889:889:889) (1016:1016:1016))
        (PORT datad (374:374:374) (451:451:451))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (444:444:444))
        (PORT datac (372:372:372) (446:446:446))
        (PORT datad (357:357:357) (431:431:431))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (353:353:353))
        (PORT datab (578:578:578) (659:659:659))
        (PORT datac (362:362:362) (426:426:426))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1161:1161:1161))
        (PORT ena (973:973:973) (1064:1064:1064))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (418:418:418))
        (PORT datab (534:534:534) (627:627:627))
        (PORT datac (366:366:366) (442:442:442))
        (PORT datad (462:462:462) (532:532:532))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (281:281:281))
        (PORT datab (236:236:236) (285:285:285))
        (PORT datac (540:540:540) (633:633:633))
        (PORT datad (520:520:520) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (613:613:613))
        (PORT datac (496:496:496) (566:566:566))
        (PORT datad (638:638:638) (747:747:747))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (547:547:547))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (524:524:524) (605:605:605))
        (PORT datad (493:493:493) (569:569:569))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (PORT ena (1387:1387:1387) (1554:1554:1554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (392:392:392))
        (PORT datab (416:416:416) (504:504:504))
        (PORT datac (558:558:558) (665:665:665))
        (PORT datad (359:359:359) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (148:148:148))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1158:1158:1158))
        (PORT ena (426:426:426) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (666:666:666))
        (PORT datab (367:367:367) (449:449:449))
        (PORT datac (116:116:116) (150:150:150))
        (PORT datad (839:839:839) (970:970:970))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (317:317:317))
        (PORT datac (684:684:684) (798:798:798))
        (PORT datad (605:605:605) (719:719:719))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (602:602:602))
        (PORT datab (401:401:401) (484:484:484))
        (PORT datac (255:255:255) (322:322:322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (463:463:463) (560:560:560))
        (PORT datac (454:454:454) (530:530:530))
        (PORT datad (449:449:449) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|src_channel\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datab (499:499:499) (589:589:589))
        (PORT datac (482:482:482) (583:583:583))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|src_channel\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (445:445:445))
        (PORT datab (463:463:463) (540:540:540))
        (PORT datac (454:454:454) (530:530:530))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (739:739:739))
        (PORT datac (484:484:484) (574:574:574))
        (PORT datad (159:159:159) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (596:596:596))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (345:345:345) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (405:405:405))
        (PORT datac (660:660:660) (777:777:777))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datad (150:150:150) (192:192:192))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1357:1357:1357) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|av_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (425:425:425))
        (PORT datab (230:230:230) (288:288:288))
        (PORT datac (353:353:353) (428:428:428))
        (PORT datad (210:210:210) (254:254:254))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (577:577:577))
        (PORT datab (461:461:461) (538:538:538))
        (PORT datac (454:454:454) (529:529:529))
        (PORT datad (350:350:350) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (328:328:328))
        (PORT datab (525:525:525) (610:610:610))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT asdata (338:338:338) (365:365:365))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (671:671:671) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (893:893:893))
        (PORT datad (611:611:611) (706:706:706))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (PORT ena (1116:1116:1116) (1033:1033:1033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (415:415:415))
        (PORT datab (613:613:613) (716:716:716))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (657:657:657))
        (PORT datab (468:468:468) (539:539:539))
        (PORT datad (481:481:481) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1229:1229:1229))
        (PORT datab (1708:1708:1708) (1907:1907:1907))
        (PORT datac (490:490:490) (579:579:579))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1353:1353:1353) (1384:1384:1384))
        (PORT ena (1064:1064:1064) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1213:1213:1213))
        (PORT datac (712:712:712) (825:825:825))
        (PORT datad (1130:1130:1130) (1282:1282:1282))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1035:1035:1035))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (291:291:291) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1213:1213:1213))
        (PORT datad (470:470:470) (551:551:551))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (1132:1132:1132) (1284:1284:1284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (822:822:822))
        (PORT datab (384:384:384) (469:469:469))
        (PORT datad (647:647:647) (734:734:734))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (702:702:702) (790:790:790))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (965:965:965))
        (PORT datab (359:359:359) (424:424:424))
        (PORT datad (318:318:318) (366:366:366))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (593:593:593) (647:647:647))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (952:952:952) (901:901:901))
        (PORT sload (899:899:899) (837:837:837))
        (PORT ena (1648:1648:1648) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (453:453:453))
        (PORT datab (515:515:515) (612:612:612))
        (PORT datac (820:820:820) (947:947:947))
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1982:1982:1982) (1740:1740:1740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~245\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1810:1810:1810))
        (PORT datab (1489:1489:1489) (1733:1733:1733))
        (PORT datac (1374:1374:1374) (1612:1612:1612))
        (PORT datad (628:628:628) (710:710:710))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1404:1404:1404))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2757:2757:2757) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1547:1547:1547))
        (PORT d[1] (1765:1765:1765) (2028:2028:2028))
        (PORT d[2] (2979:2979:2979) (3475:3475:3475))
        (PORT d[3] (1233:1233:1233) (1448:1448:1448))
        (PORT d[4] (1295:1295:1295) (1486:1486:1486))
        (PORT d[5] (2991:2991:2991) (3461:3461:3461))
        (PORT d[6] (808:808:808) (934:934:934))
        (PORT d[7] (1690:1690:1690) (1960:1960:1960))
        (PORT d[8] (1327:1327:1327) (1522:1522:1522))
        (PORT d[9] (2520:2520:2520) (2881:2881:2881))
        (PORT d[10] (985:985:985) (1127:1127:1127))
        (PORT d[11] (3336:3336:3336) (3833:3833:3833))
        (PORT d[12] (1215:1215:1215) (1390:1390:1390))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (2754:2754:2754) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3235:3235:3235))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (2754:2754:2754) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1681:1681:1681))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2757:2757:2757) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (2757:2757:2757) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1377:1377:1377))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2988:2988:2988) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1530:1530:1530))
        (PORT d[1] (3180:3180:3180) (3668:3668:3668))
        (PORT d[2] (2623:2623:2623) (3071:3071:3071))
        (PORT d[3] (1240:1240:1240) (1449:1449:1449))
        (PORT d[4] (1112:1112:1112) (1274:1274:1274))
        (PORT d[5] (2666:2666:2666) (3100:3100:3100))
        (PORT d[6] (2478:2478:2478) (2823:2823:2823))
        (PORT d[7] (2625:2625:2625) (3026:3026:3026))
        (PORT d[8] (1136:1136:1136) (1302:1302:1302))
        (PORT d[9] (2170:2170:2170) (2484:2484:2484))
        (PORT d[10] (1166:1166:1166) (1338:1338:1338))
        (PORT d[11] (2989:2989:2989) (3442:3442:3442))
        (PORT d[12] (2823:2823:2823) (3221:3221:3221))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2985:2985:2985) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3187:3187:3187))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2985:2985:2985) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1701:1701:1701))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (2988:2988:2988) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (2988:2988:2988) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~246\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1638:1638:1638))
        (PORT datac (358:358:358) (415:415:415))
        (PORT datad (461:461:461) (525:525:525))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1356:1356:1356))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (2781:2781:2781) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1548:1548:1548))
        (PORT d[1] (1610:1610:1610) (1847:1847:1847))
        (PORT d[2] (2805:2805:2805) (3278:3278:3278))
        (PORT d[3] (1243:1243:1243) (1461:1461:1461))
        (PORT d[4] (1590:1590:1590) (1824:1824:1824))
        (PORT d[5] (1298:1298:1298) (1471:1471:1471))
        (PORT d[6] (2644:2644:2644) (3008:3008:3008))
        (PORT d[7] (1531:1531:1531) (1784:1784:1784))
        (PORT d[8] (1339:1339:1339) (1542:1542:1542))
        (PORT d[9] (2348:2348:2348) (2688:2688:2688))
        (PORT d[10] (991:991:991) (1138:1138:1138))
        (PORT d[11] (3163:3163:3163) (3637:3637:3637))
        (PORT d[12] (1048:1048:1048) (1196:1196:1196))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (2778:2778:2778) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1539:1539:1539))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (2778:2778:2778) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1688:1688:1688))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (2781:2781:2781) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (2781:2781:2781) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1541:1541:1541))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3593:3593:3593) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (3079:3079:3079))
        (PORT d[1] (2614:2614:2614) (3023:3023:3023))
        (PORT d[2] (2122:2122:2122) (2500:2500:2500))
        (PORT d[3] (2367:2367:2367) (2764:2764:2764))
        (PORT d[4] (2300:2300:2300) (2610:2610:2610))
        (PORT d[5] (2090:2090:2090) (2437:2437:2437))
        (PORT d[6] (1975:1975:1975) (2254:2254:2254))
        (PORT d[7] (1912:1912:1912) (2222:2222:2222))
        (PORT d[8] (2270:2270:2270) (2588:2588:2588))
        (PORT d[9] (2112:2112:2112) (2395:2395:2395))
        (PORT d[10] (1828:1828:1828) (2079:2079:2079))
        (PORT d[11] (2459:2459:2459) (2847:2847:2847))
        (PORT d[12] (2116:2116:2116) (2413:2413:2413))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (3590:3590:3590) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2709:2709:2709))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (3590:3590:3590) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2352:2352:2352))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3593:3593:3593) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (3593:3593:3593) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~247\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1637:1637:1637))
        (PORT datac (445:445:445) (501:501:501))
        (PORT datad (847:847:847) (954:954:954))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~248\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1803:1803:1803))
        (PORT datab (1491:1491:1491) (1736:1736:1736))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1624:1624:1624))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (2245:2245:2245) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2114:2114:2114))
        (PORT d[1] (3190:3190:3190) (3679:3679:3679))
        (PORT d[2] (1689:1689:1689) (1994:1994:1994))
        (PORT d[3] (2243:2243:2243) (2624:2624:2624))
        (PORT d[4] (3096:3096:3096) (3539:3539:3539))
        (PORT d[5] (2829:2829:2829) (3290:3290:3290))
        (PORT d[6] (3395:3395:3395) (3912:3912:3912))
        (PORT d[7] (2853:2853:2853) (3277:3277:3277))
        (PORT d[8] (3403:3403:3403) (3884:3884:3884))
        (PORT d[9] (2591:2591:2591) (2975:2975:2975))
        (PORT d[10] (3279:3279:3279) (3729:3729:3729))
        (PORT d[11] (1823:1823:1823) (2096:2096:2096))
        (PORT d[12] (3452:3452:3452) (3942:3942:3942))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (2242:2242:2242) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2533:2533:2533))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (2242:2242:2242) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1717:1717:1717))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (2245:2245:2245) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (2245:2245:2245) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1402:1402:1402))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2964:2964:2964) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1520:1520:1520))
        (PORT d[1] (3192:3192:3192) (3684:3684:3684))
        (PORT d[2] (2773:2773:2773) (3239:3239:3239))
        (PORT d[3] (1084:1084:1084) (1278:1278:1278))
        (PORT d[4] (1122:1122:1122) (1292:1292:1292))
        (PORT d[5] (2812:2812:2812) (3261:3261:3261))
        (PORT d[6] (2645:2645:2645) (3010:3010:3010))
        (PORT d[7] (2632:2632:2632) (3033:3033:3033))
        (PORT d[8] (1129:1129:1129) (1292:1292:1292))
        (PORT d[9] (2339:2339:2339) (2678:2678:2678))
        (PORT d[10] (1161:1161:1161) (1326:1326:1326))
        (PORT d[11] (3174:3174:3174) (3643:3643:3643))
        (PORT d[12] (2853:2853:2853) (3260:3260:3260))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2961:2961:2961) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3089:3089:3089))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2961:2961:2961) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1700:1700:1700))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (2964:2964:2964) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (2964:2964:2964) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~242\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1628:1628:1628))
        (PORT datab (692:692:692) (783:783:783))
        (PORT datac (1473:1473:1473) (1716:1716:1716))
        (PORT datad (357:357:357) (412:412:412))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1738:1738:1738))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (3583:3583:3583) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3274:3274:3274))
        (PORT d[1] (2624:2624:2624) (3035:3035:3035))
        (PORT d[2] (2300:2300:2300) (2707:2707:2707))
        (PORT d[3] (2388:2388:2388) (2789:2789:2789))
        (PORT d[4] (2479:2479:2479) (2816:2816:2816))
        (PORT d[5] (2112:2112:2112) (2466:2466:2466))
        (PORT d[6] (2133:2133:2133) (2428:2428:2428))
        (PORT d[7] (2071:2071:2071) (2400:2400:2400))
        (PORT d[8] (2279:2279:2279) (2599:2599:2599))
        (PORT d[9] (1968:1968:1968) (2233:2233:2233))
        (PORT d[10] (1972:1972:1972) (2243:2243:2243))
        (PORT d[11] (2646:2646:2646) (3050:3050:3050))
        (PORT d[12] (2273:2273:2273) (2587:2587:2587))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3580:3580:3580) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (3260:3260:3260))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (3580:3580:3580) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2368:2368:2368))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (3583:3583:3583) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (3583:3583:3583) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1381:1381:1381))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (2758:2758:2758) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1570:1570:1570))
        (PORT d[1] (1778:1778:1778) (2044:2044:2044))
        (PORT d[2] (2996:2996:2996) (3497:3497:3497))
        (PORT d[3] (926:926:926) (1094:1094:1094))
        (PORT d[4] (1592:1592:1592) (1822:1822:1822))
        (PORT d[5] (3003:3003:3003) (3473:3473:3473))
        (PORT d[6] (984:984:984) (1138:1138:1138))
        (PORT d[7] (1702:1702:1702) (1973:1973:1973))
        (PORT d[8] (1487:1487:1487) (1707:1707:1707))
        (PORT d[9] (2550:2550:2550) (2921:2921:2921))
        (PORT d[10] (964:964:964) (1099:1099:1099))
        (PORT d[11] (3338:3338:3338) (3832:3832:3832))
        (PORT d[12] (1240:1240:1240) (1420:1420:1420))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (2755:2755:2755) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1352:1352:1352))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (2755:2755:2755) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1696:1696:1696))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (2758:2758:2758) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (2758:2758:2758) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~243\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1627:1627:1627))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (801:801:801) (924:924:924))
        (PORT datad (477:477:477) (546:546:546))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1938:1938:1938))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3386:3386:3386) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3447:3447:3447))
        (PORT d[1] (2806:2806:2806) (3242:3242:3242))
        (PORT d[2] (2297:2297:2297) (2700:2700:2700))
        (PORT d[3] (2549:2549:2549) (2973:2973:2973))
        (PORT d[4] (2797:2797:2797) (3169:3169:3169))
        (PORT d[5] (2285:2285:2285) (2662:2662:2662))
        (PORT d[6] (2140:2140:2140) (2435:2435:2435))
        (PORT d[7] (2245:2245:2245) (2596:2596:2596))
        (PORT d[8] (2444:2444:2444) (2784:2784:2784))
        (PORT d[9] (1961:1961:1961) (2216:2216:2216))
        (PORT d[10] (1511:1511:1511) (1725:1725:1725))
        (PORT d[11] (2642:2642:2642) (3055:3055:3055))
        (PORT d[12] (2291:2291:2291) (2609:2609:2609))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3383:3383:3383) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1936:1936:1936))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3383:3383:3383) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2385:2385:2385))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3386:3386:3386) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (3386:3386:3386) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1567:1567:1567))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2559:2559:2559) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1558:1558:1558))
        (PORT d[1] (1765:1765:1765) (2023:2023:2023))
        (PORT d[2] (2997:2997:2997) (3498:3498:3498))
        (PORT d[3] (920:920:920) (1088:1088:1088))
        (PORT d[4] (1604:1604:1604) (1839:1839:1839))
        (PORT d[5] (3009:3009:3009) (3480:3480:3480))
        (PORT d[6] (1162:1162:1162) (1347:1347:1347))
        (PORT d[7] (1709:1709:1709) (1980:1980:1980))
        (PORT d[8] (1526:1526:1526) (1756:1756:1756))
        (PORT d[9] (2538:2538:2538) (2903:2903:2903))
        (PORT d[10] (809:809:809) (928:928:928))
        (PORT d[11] (3344:3344:3344) (3838:3838:3838))
        (PORT d[12] (1261:1261:1261) (1450:1450:1450))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (2556:2556:2556) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3264:3264:3264))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (2556:2556:2556) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1724:1724:1724))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2559:2559:2559) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (2559:2559:2559) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~240\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1626:1626:1626))
        (PORT datab (1492:1492:1492) (1737:1737:1737))
        (PORT datac (780:780:780) (881:881:881))
        (PORT datad (362:362:362) (416:416:416))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1728:1728:1728))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (3608:3608:3608) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (3232:3232:3232))
        (PORT d[1] (2612:2612:2612) (3019:3019:3019))
        (PORT d[2] (2105:2105:2105) (2482:2482:2482))
        (PORT d[3] (2380:2380:2380) (2780:2780:2780))
        (PORT d[4] (2498:2498:2498) (2842:2842:2842))
        (PORT d[5] (2098:2098:2098) (2445:2445:2445))
        (PORT d[6] (2134:2134:2134) (2433:2433:2433))
        (PORT d[7] (2084:2084:2084) (2419:2419:2419))
        (PORT d[8] (2292:2292:2292) (2618:2618:2618))
        (PORT d[9] (1634:1634:1634) (1849:1849:1849))
        (PORT d[10] (1701:1701:1701) (1946:1946:1946))
        (PORT d[11] (2620:2620:2620) (3030:3030:3030))
        (PORT d[12] (2103:2103:2103) (2393:2393:2393))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (3605:3605:3605) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2483:2483:2483))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (3605:3605:3605) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2207:2207:2207))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (3608:3608:3608) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (3608:3608:3608) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1776:1776:1776))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (3584:3584:3584) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3282:3282:3282))
        (PORT d[1] (2781:2781:2781) (3212:3212:3212))
        (PORT d[2] (2296:2296:2296) (2699:2699:2699))
        (PORT d[3] (2389:2389:2389) (2790:2790:2790))
        (PORT d[4] (2484:2484:2484) (2822:2822:2822))
        (PORT d[5] (2278:2278:2278) (2654:2654:2654))
        (PORT d[6] (2152:2152:2152) (2454:2454:2454))
        (PORT d[7] (2084:2084:2084) (2415:2415:2415))
        (PORT d[8] (2456:2456:2456) (2803:2803:2803))
        (PORT d[9] (1962:1962:1962) (2221:2221:2221))
        (PORT d[10] (1665:1665:1665) (1898:1898:1898))
        (PORT d[11] (2464:2464:2464) (2849:2849:2849))
        (PORT d[12] (2304:2304:2304) (2627:2627:2627))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (3581:3581:3581) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2682:2682:2682))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (3581:3581:3581) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2379:2379:2379))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (3584:3584:3584) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (3584:3584:3584) (3192:3192:3192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~241\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1629:1629:1629))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (668:668:668) (774:774:774))
        (PORT datad (972:972:972) (1103:1103:1103))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~244\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (174:174:174) (211:211:211))
        (PORT datac (1529:1529:1529) (1787:1787:1787))
        (PORT datad (1253:1253:1253) (1479:1479:1479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~249\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1251:1251:1251) (1477:1477:1477))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (219:219:219))
        (PORT datab (587:587:587) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (759:759:759))
        (PORT datab (802:802:802) (938:938:938))
        (PORT datad (764:764:764) (892:892:892))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (929:929:929))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (459:459:459) (522:522:522))
        (PORT datad (260:260:260) (296:296:296))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (PORT ena (1101:1101:1101) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (421:421:421))
        (PORT datab (763:763:763) (893:893:893))
        (PORT datac (524:524:524) (621:621:621))
        (PORT datad (465:465:465) (536:536:536))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (665:665:665))
        (PORT datab (369:369:369) (433:433:433))
        (PORT datad (334:334:334) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (852:852:852) (955:955:955))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (416:416:416) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (708:708:708))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datac (137:137:137) (181:181:181))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (642:642:642))
        (PORT datac (703:703:703) (840:840:840))
        (PORT datad (950:950:950) (1111:1111:1111))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (355:355:355) (415:415:415))
        (PORT datac (433:433:433) (492:492:492))
        (PORT datad (954:954:954) (1114:1114:1114))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (326:326:326) (382:382:382))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (615:615:615))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (453:453:453) (535:535:535))
        (PORT sload (965:965:965) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (195:195:195))
        (PORT datab (516:516:516) (613:613:613))
        (PORT datac (819:819:819) (945:945:945))
        (PORT datad (352:352:352) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1982:1982:1982) (1740:1740:1740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~185\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1803:1803:1803))
        (PORT datab (1491:1491:1491) (1735:1735:1735))
        (PORT datac (1367:1367:1367) (1604:1604:1604))
        (PORT datad (484:484:484) (548:548:548))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2393:2393:2393))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3188:3188:3188) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3834:3834:3834))
        (PORT d[1] (2961:2961:2961) (3354:3354:3354))
        (PORT d[2] (1737:1737:1737) (2048:2048:2048))
        (PORT d[3] (1396:1396:1396) (1628:1628:1628))
        (PORT d[4] (3571:3571:3571) (4088:4088:4088))
        (PORT d[5] (2715:2715:2715) (3133:3133:3133))
        (PORT d[6] (3446:3446:3446) (3877:3877:3877))
        (PORT d[7] (1449:1449:1449) (1711:1711:1711))
        (PORT d[8] (3780:3780:3780) (4361:4361:4361))
        (PORT d[9] (3409:3409:3409) (3929:3929:3929))
        (PORT d[10] (3765:3765:3765) (4382:4382:4382))
        (PORT d[11] (2748:2748:2748) (3196:3196:3196))
        (PORT d[12] (4247:4247:4247) (4868:4868:4868))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3185:3185:3185) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3071:3071:3071))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3185:3185:3185) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2120:2120:2120))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3188:3188:3188) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (3188:3188:3188) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2393:2393:2393))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3185:3185:3185) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3835:3835:3835))
        (PORT d[1] (2955:2955:2955) (3351:3351:3351))
        (PORT d[2] (1898:1898:1898) (2231:2231:2231))
        (PORT d[3] (1579:1579:1579) (1841:1841:1841))
        (PORT d[4] (3563:3563:3563) (4078:4078:4078))
        (PORT d[5] (2702:2702:2702) (3118:3118:3118))
        (PORT d[6] (3432:3432:3432) (3860:3860:3860))
        (PORT d[7] (1448:1448:1448) (1710:1710:1710))
        (PORT d[8] (3779:3779:3779) (4360:4360:4360))
        (PORT d[9] (3256:3256:3256) (3754:3754:3754))
        (PORT d[10] (3752:3752:3752) (4366:4366:4366))
        (PORT d[11] (2747:2747:2747) (3196:3196:3196))
        (PORT d[12] (4091:4091:4091) (4691:4691:4691))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3182:3182:3182) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3548:3548:3548))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3182:3182:3182) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2283:2283:2283))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3185:3185:3185) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (3185:3185:3185) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~187\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1110:1110:1110))
        (PORT datab (1586:1586:1586) (1866:1866:1866))
        (PORT datad (1282:1282:1282) (1470:1470:1470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2226:2226:2226))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2995:2995:2995) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3606:3606:3606))
        (PORT d[1] (2780:2780:2780) (3146:3146:3146))
        (PORT d[2] (1717:1717:1717) (2021:2021:2021))
        (PORT d[3] (1581:1581:1581) (1847:1847:1847))
        (PORT d[4] (3379:3379:3379) (3868:3868:3868))
        (PORT d[5] (2697:2697:2697) (3112:3112:3112))
        (PORT d[6] (3274:3274:3274) (3680:3680:3680))
        (PORT d[7] (1408:1408:1408) (1664:1664:1664))
        (PORT d[8] (3605:3605:3605) (4162:4162:4162))
        (PORT d[9] (3237:3237:3237) (3731:3731:3731))
        (PORT d[10] (3595:3595:3595) (4192:4192:4192))
        (PORT d[11] (2567:2567:2567) (2986:2986:2986))
        (PORT d[12] (4095:4095:4095) (4701:4701:4701))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2992:2992:2992) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2964:2964:2964))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (2992:2992:2992) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2355:2355:2355))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (2995:2995:2995) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (2995:2995:2995) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1968:1968:1968))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2476:2476:2476) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3531:3531:3531))
        (PORT d[1] (2839:2839:2839) (3198:3198:3198))
        (PORT d[2] (2877:2877:2877) (3366:3366:3366))
        (PORT d[3] (1976:1976:1976) (2306:2306:2306))
        (PORT d[4] (3038:3038:3038) (3489:3489:3489))
        (PORT d[5] (2665:2665:2665) (3069:3069:3069))
        (PORT d[6] (2421:2421:2421) (2736:2736:2736))
        (PORT d[7] (1580:1580:1580) (1854:1854:1854))
        (PORT d[8] (3201:3201:3201) (3709:3709:3709))
        (PORT d[9] (2881:2881:2881) (3331:3331:3331))
        (PORT d[10] (3075:3075:3075) (3606:3606:3606))
        (PORT d[11] (2370:2370:2370) (2760:2760:2760))
        (PORT d[12] (3573:3573:3573) (4089:4089:4089))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2473:2473:2473) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (3196:3196:3196))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (2473:2473:2473) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2083:2083:2083))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (2476:2476:2476) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (2476:2476:2476) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~186\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1726:1726:1726))
        (PORT datab (1587:1587:1587) (1866:1866:1866))
        (PORT datac (1116:1116:1116) (1249:1249:1249))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~188\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2033:2033:2033) (2379:2379:2379))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1453:1453:1453) (1703:1703:1703))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2906:2906:2906))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (4236:4236:4236) (3738:3738:3738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (4521:4521:4521))
        (PORT d[1] (2967:2967:2967) (3370:3370:3370))
        (PORT d[2] (2461:2461:2461) (2888:2888:2888))
        (PORT d[3] (1382:1382:1382) (1615:1615:1615))
        (PORT d[4] (3607:3607:3607) (4086:4086:4086))
        (PORT d[5] (3413:3413:3413) (3909:3909:3909))
        (PORT d[6] (3764:3764:3764) (4316:4316:4316))
        (PORT d[7] (1982:1982:1982) (2309:2309:2309))
        (PORT d[8] (3184:3184:3184) (3667:3667:3667))
        (PORT d[9] (3812:3812:3812) (4369:4369:4369))
        (PORT d[10] (4286:4286:4286) (4877:4877:4877))
        (PORT d[11] (3533:3533:3533) (4059:4059:4059))
        (PORT d[12] (3887:3887:3887) (4418:4418:4418))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (4233:4233:4233) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3483:3483:3483))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (4233:4233:4233) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2123:2123:2123))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (4236:4236:4236) (3738:3738:3738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (4236:4236:4236) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3113:3113:3113))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (3202:3202:3202) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3981:3981:3981))
        (PORT d[1] (1917:1917:1917) (2176:2176:2176))
        (PORT d[2] (1494:1494:1494) (1762:1762:1762))
        (PORT d[3] (1580:1580:1580) (1846:1846:1846))
        (PORT d[4] (3114:3114:3114) (3576:3576:3576))
        (PORT d[5] (2905:2905:2905) (3343:3343:3343))
        (PORT d[6] (3407:3407:3407) (3910:3910:3910))
        (PORT d[7] (2616:2616:2616) (3037:3037:3037))
        (PORT d[8] (2794:2794:2794) (3212:3212:3212))
        (PORT d[9] (2613:2613:2613) (3002:3002:3002))
        (PORT d[10] (4517:4517:4517) (5141:5141:5141))
        (PORT d[11] (2313:2313:2313) (2670:2670:2670))
        (PORT d[12] (2567:2567:2567) (2913:2913:2913))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (3199:3199:3199) (2834:2834:2834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3084:3084:3084))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (3199:3199:3199) (2834:2834:2834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1912:1912:1912))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (3202:3202:3202) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT d[0] (3202:3202:3202) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (3309:3309:3309))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3008:3008:3008) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (4150:4150:4150))
        (PORT d[1] (1055:1055:1055) (1190:1190:1190))
        (PORT d[2] (1499:1499:1499) (1767:1767:1767))
        (PORT d[3] (1166:1166:1166) (1366:1366:1366))
        (PORT d[4] (3124:3124:3124) (3587:3587:3587))
        (PORT d[5] (3061:3061:3061) (3515:3515:3515))
        (PORT d[6] (3579:3579:3579) (4108:4108:4108))
        (PORT d[7] (2623:2623:2623) (3044:3044:3044))
        (PORT d[8] (2969:2969:2969) (3415:3415:3415))
        (PORT d[9] (2620:2620:2620) (3010:3010:3010))
        (PORT d[10] (4527:4527:4527) (5151:5151:5151))
        (PORT d[11] (2321:2321:2321) (2679:2679:2679))
        (PORT d[12] (2750:2750:2750) (3126:3126:3126))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3005:3005:3005) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2840:2840:2840))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3005:3005:3005) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1917:1917:1917))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3008:3008:3008) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (3008:3008:3008) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2472:2472:2472))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (3824:3824:3824) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (4680:4680:4680))
        (PORT d[1] (3634:3634:3634) (4112:4112:4112))
        (PORT d[2] (1494:1494:1494) (1760:1760:1760))
        (PORT d[3] (1341:1341:1341) (1556:1556:1556))
        (PORT d[4] (4104:4104:4104) (4693:4693:4693))
        (PORT d[5] (3283:3283:3283) (3786:3786:3786))
        (PORT d[6] (4038:4038:4038) (4556:4556:4556))
        (PORT d[7] (1621:1621:1621) (1903:1903:1903))
        (PORT d[8] (4345:4345:4345) (5009:5009:5009))
        (PORT d[9] (3967:3967:3967) (4564:4564:4564))
        (PORT d[10] (4306:4306:4306) (4996:4996:4996))
        (PORT d[11] (3486:3486:3486) (4037:4037:4037))
        (PORT d[12] (4856:4856:4856) (5572:5572:5572))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (3821:3821:3821) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2194:2194:2194))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (3821:3821:3821) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2914:2914:2914))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (3824:3824:3824) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (3824:3824:3824) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (2475:2475:2475))
        (PORT datab (375:375:375) (438:438:438))
        (PORT datac (1503:1503:1503) (1707:1707:1707))
        (PORT datad (1370:1370:1370) (1570:1570:1570))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2472:2472:2472))
        (PORT datab (1197:1197:1197) (1357:1357:1357))
        (PORT datac (338:338:338) (391:391:391))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2955:2955:2955))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (3196:3196:3196) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3982:3982:3982))
        (PORT d[1] (2062:2062:2062) (2337:2337:2337))
        (PORT d[2] (1674:1674:1674) (1969:1969:1969))
        (PORT d[3] (1156:1156:1156) (1351:1351:1351))
        (PORT d[4] (3123:3123:3123) (3587:3587:3587))
        (PORT d[5] (2892:2892:2892) (3321:3321:3321))
        (PORT d[6] (3400:3400:3400) (3904:3904:3904))
        (PORT d[7] (2622:2622:2622) (3043:3043:3043))
        (PORT d[8] (2795:2795:2795) (3213:3213:3213))
        (PORT d[9] (2626:2626:2626) (3021:3021:3021))
        (PORT d[10] (4538:4538:4538) (5170:5170:5170))
        (PORT d[11] (2307:2307:2307) (2659:2659:2659))
        (PORT d[12] (2732:2732:2732) (3104:3104:3104))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (3193:3193:3193) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3753:3753:3753))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (3193:3193:3193) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1911:1911:1911))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (3196:3196:3196) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT d[0] (3196:3196:3196) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2434:2434:2434))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT ena (3818:3818:3818) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (4464:4464:4464))
        (PORT d[1] (3490:3490:3490) (3956:3956:3956))
        (PORT d[2] (1516:1516:1516) (1782:1782:1782))
        (PORT d[3] (1508:1508:1508) (1742:1742:1742))
        (PORT d[4] (4106:4106:4106) (4698:4698:4698))
        (PORT d[5] (3263:3263:3263) (3760:3760:3760))
        (PORT d[6] (4006:4006:4006) (4517:4517:4517))
        (PORT d[7] (1445:1445:1445) (1701:1701:1701))
        (PORT d[8] (4279:4279:4279) (4919:4919:4919))
        (PORT d[9] (3802:3802:3802) (4379:4379:4379))
        (PORT d[10] (4298:4298:4298) (4987:4987:4987))
        (PORT d[11] (3287:3287:3287) (3804:3804:3804))
        (PORT d[12] (4661:4661:4661) (5344:5344:5344))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT ena (3815:3815:3815) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3943:3943:3943))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT ena (3815:3815:3815) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2728:2728:2728))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT ena (3818:3818:3818) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT d[0] (3818:3818:3818) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3511:3511:3511))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (2772:2772:2772) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (4380:4380:4380))
        (PORT d[1] (1023:1023:1023) (1151:1151:1151))
        (PORT d[2] (1623:1623:1623) (1899:1899:1899))
        (PORT d[3] (769:769:769) (893:893:893))
        (PORT d[4] (3469:3469:3469) (3980:3980:3980))
        (PORT d[5] (3257:3257:3257) (3738:3738:3738))
        (PORT d[6] (3759:3759:3759) (4310:4310:4310))
        (PORT d[7] (792:792:792) (938:938:938))
        (PORT d[8] (3128:3128:3128) (3589:3589:3589))
        (PORT d[9] (2974:2974:2974) (3411:3411:3411))
        (PORT d[10] (4706:4706:4706) (5356:5356:5356))
        (PORT d[11] (2650:2650:2650) (3044:3044:3044))
        (PORT d[12] (2918:2918:2918) (3315:3315:3315))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (2769:2769:2769) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1507:1507:1507))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (2769:2769:2769) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1894:1894:1894))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (2772:2772:2772) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (2772:2772:2772) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2742:2742:2742))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (4447:4447:4447) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (4295:4295:4295))
        (PORT d[1] (2802:2802:2802) (3189:3189:3189))
        (PORT d[2] (2284:2284:2284) (2688:2688:2688))
        (PORT d[3] (1201:1201:1201) (1402:1402:1402))
        (PORT d[4] (3455:3455:3455) (3909:3909:3909))
        (PORT d[5] (3233:3233:3233) (3704:3704:3704))
        (PORT d[6] (3589:3589:3589) (4118:4118:4118))
        (PORT d[7] (2173:2173:2173) (2539:2539:2539))
        (PORT d[8] (3011:3011:3011) (3473:3473:3473))
        (PORT d[9] (3629:3629:3629) (4157:4157:4157))
        (PORT d[10] (4102:4102:4102) (4674:4674:4674))
        (PORT d[11] (3362:3362:3362) (3866:3866:3866))
        (PORT d[12] (3712:3712:3712) (4220:4220:4220))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (4444:4444:4444) (3924:3924:3924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (3028:3028:3028))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (4444:4444:4444) (3924:3924:3924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2162:2162:2162))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (4447:4447:4447) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (4447:4447:4447) (3925:3925:3925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (749:749:749))
        (PORT datab (1524:1524:1524) (1730:1730:1730))
        (PORT datac (2066:2066:2066) (2446:2446:2446))
        (PORT datad (1002:1002:1002) (1114:1114:1114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (359:359:359))
        (PORT datab (1653:1653:1653) (1860:1860:1860))
        (PORT datac (2071:2071:2071) (2451:2451:2451))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~184\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1769:1769:1769) (2068:2068:2068))
        (PORT datac (1750:1750:1750) (2091:2091:2091))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~189\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2637:2637:2637))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (1343:1343:1343) (1518:1518:1518))
        (PORT datad (1246:1246:1246) (1479:1479:1479))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (807:807:807))
        (PORT datab (1078:1078:1078) (1261:1261:1261))
        (PORT datac (466:466:466) (537:537:537))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (PORT datab (193:193:193) (232:232:232))
        (PORT datac (632:632:632) (735:735:735))
        (PORT datad (194:194:194) (241:241:241))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (2022:2022:2022))
        (PORT datab (493:493:493) (579:579:579))
        (PORT datac (894:894:894) (1038:1038:1038))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1161:1161:1161))
        (PORT ena (1101:1101:1101) (1213:1213:1213))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_jmp_direct\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (866:866:866))
        (PORT datab (368:368:368) (431:431:431))
        (PORT datac (825:825:825) (959:959:959))
        (PORT datad (791:791:791) (911:911:911))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_jmp_direct\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (269:269:269))
        (PORT datac (406:406:406) (502:502:502))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (572:572:572))
        (PORT datab (394:394:394) (488:488:488))
        (PORT datad (607:607:607) (689:689:689))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (571:571:571))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (496:496:496) (537:537:537))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT sload (1038:1038:1038) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (959:959:959))
        (PORT datab (338:338:338) (397:397:397))
        (PORT datad (321:321:321) (369:369:369))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (628:628:628) (691:691:691))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (971:971:971) (916:916:916))
        (PORT sload (915:915:915) (845:845:845))
        (PORT ena (1558:1558:1558) (1751:1751:1751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (867:867:867))
        (PORT datab (392:392:392) (476:476:476))
        (PORT datac (343:343:343) (401:401:401))
        (PORT datad (371:371:371) (453:453:453))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[11\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (611:611:611))
        (PORT datab (488:488:488) (574:574:574))
        (PORT datac (345:345:345) (405:405:405))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (377:377:377) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (PORT ena (696:696:696) (778:778:778))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (790:790:790) (926:926:926))
        (PORT datad (310:310:310) (374:374:374))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (570:570:570) (654:654:654))
        (PORT datac (99:99:99) (126:126:126))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (154:154:154))
        (PORT datab (253:253:253) (317:317:317))
        (PORT datac (232:232:232) (285:285:285))
        (PORT datad (276:276:276) (315:315:315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (317:317:317))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (820:820:820))
        (PORT datab (251:251:251) (315:315:315))
        (PORT datad (606:606:606) (721:721:721))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (323:323:323) (392:392:392))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (555:555:555))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (474:474:474) (550:550:550))
        (PORT datad (275:275:275) (315:315:315))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (148:148:148))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (300:300:300) (365:365:365))
        (PORT datad (273:273:273) (313:313:313))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (PORT ena (422:422:422) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (838:838:838) (970:970:970))
        (PORT datad (496:496:496) (592:592:592))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|debugaccess\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (484:484:484))
        (PORT datac (605:605:605) (711:711:711))
        (PORT datad (622:622:622) (718:718:718))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (1003:1003:1003))
        (PORT datab (1079:1079:1079) (1269:1269:1269))
        (PORT datac (340:340:340) (392:392:392))
        (PORT datad (800:800:800) (926:926:926))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT asdata (534:534:534) (607:607:607))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (484:484:484))
        (PORT datab (422:422:422) (514:514:514))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[11\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (516:516:516) (596:596:596))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (511:511:511) (588:588:588))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (823:823:823) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (581:581:581))
        (PORT datab (522:522:522) (624:624:624))
        (PORT datac (518:518:518) (619:619:619))
        (PORT datad (493:493:493) (598:598:598))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (492:492:492) (586:586:586))
        (PORT datac (330:330:330) (385:385:385))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (883:883:883))
        (PORT datab (1054:1054:1054) (1204:1204:1204))
        (PORT datac (925:925:925) (1069:1069:1069))
        (PORT datad (1133:1133:1133) (1285:1285:1285))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (396:396:396))
        (PORT datab (487:487:487) (574:574:574))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (295:295:295) (351:351:351))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1165:1165:1165))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (962:962:962))
        (PORT datab (701:701:701) (817:817:817))
        (PORT datad (476:476:476) (545:545:545))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (971:971:971) (916:916:916))
        (PORT sload (915:915:915) (845:845:845))
        (PORT ena (1558:1558:1558) (1751:1751:1751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (354:354:354))
        (PORT datab (983:983:983) (1157:1157:1157))
        (PORT datad (439:439:439) (522:522:522))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (804:804:804))
        (PORT datab (622:622:622) (712:712:712))
        (PORT datac (524:524:524) (597:597:597))
        (PORT datad (589:589:589) (671:671:671))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (617:617:617))
        (PORT datab (119:119:119) (155:155:155))
        (PORT datac (152:152:152) (206:206:206))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (654:654:654) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (199:199:199))
        (PORT datab (500:500:500) (579:579:579))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (654:654:654) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (654:654:654) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (395:395:395))
        (PORT datab (242:242:242) (302:302:302))
        (PORT datac (210:210:210) (271:271:271))
        (PORT datad (223:223:223) (276:276:276))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (640:640:640))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (226:226:226) (286:286:286))
        (PORT datad (208:208:208) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (619:619:619))
        (PORT datab (151:151:151) (204:204:204))
        (PORT datac (150:150:150) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (607:607:607))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (388:388:388))
        (PORT datab (332:332:332) (400:400:400))
        (PORT datac (206:206:206) (266:266:266))
        (PORT datad (219:219:219) (272:272:272))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (216:216:216) (281:281:281))
        (PORT datac (220:220:220) (280:280:280))
        (PORT datad (218:218:218) (272:272:272))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (225:225:225))
        (PORT datab (123:123:123) (157:157:157))
        (PORT datad (305:305:305) (353:353:353))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|wr_rfifo\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (497:497:497) (593:593:593))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT ena (654:654:654) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (293:293:293))
        (PORT datab (240:240:240) (299:299:299))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (392:392:392))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (300:300:300))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (210:210:210) (270:270:270))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (284:284:284))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (306:306:306))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (478:478:478))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (387:387:387))
        (PORT datab (215:215:215) (275:275:275))
        (PORT datad (205:205:205) (251:251:251))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (524:524:524) (571:571:571))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (474:474:474))
        (PORT datac (458:458:458) (537:537:537))
        (PORT datad (323:323:323) (383:383:383))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT asdata (1309:1309:1309) (1477:1477:1477))
        (PORT clrn (1349:1349:1349) (1384:1384:1384))
        (PORT ena (866:866:866) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (553:553:553))
        (PORT datab (744:744:744) (887:887:887))
        (PORT datac (282:282:282) (324:324:324))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1349:1349:1349) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (168:168:168))
        (PORT datab (507:507:507) (612:612:612))
        (PORT datac (657:657:657) (780:780:780))
        (PORT datad (653:653:653) (763:763:763))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_crst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1164:1164:1164))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (233:233:233))
        (PORT datab (166:166:166) (223:223:223))
        (PORT datac (132:132:132) (180:180:180))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1262:1262:1262))
        (PORT datac (223:223:223) (287:287:287))
        (PORT datad (323:323:323) (372:372:372))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (230:230:230))
        (PORT datab (168:168:168) (226:226:226))
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (152:152:152) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1262:1262:1262))
        (PORT datab (323:323:323) (370:370:370))
        (PORT datac (309:309:309) (367:367:367))
        (PORT datad (375:375:375) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (220:220:220) (283:283:283))
        (PORT datad (372:372:372) (455:455:455))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (PORT ena (825:825:825) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (626:626:626))
        (PORT datac (516:516:516) (616:616:616))
        (PORT datad (501:501:501) (590:590:590))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (334:334:334))
        (PORT datab (125:125:125) (160:160:160))
        (PORT datac (314:314:314) (376:376:376))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (233:233:233))
        (PORT datab (166:166:166) (223:223:223))
        (PORT datac (132:132:132) (181:181:181))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1262:1262:1262))
        (PORT datab (332:332:332) (387:387:387))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (369:369:369) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (375:375:375))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (225:225:225) (289:289:289))
        (PORT datad (367:367:367) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (PORT ena (825:825:825) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (628:628:628))
        (PORT datac (508:508:508) (607:607:607))
        (PORT datad (496:496:496) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (740:740:740) (851:851:851))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (381:381:381))
        (PORT datab (394:394:394) (478:478:478))
        (PORT datac (274:274:274) (314:314:314))
        (PORT datad (369:369:369) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1157:1157:1157))
        (PORT ena (825:825:825) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (623:623:623))
        (PORT datac (500:500:500) (584:584:584))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (149:149:149))
        (PORT datac (106:106:106) (135:135:135))
        (PORT datad (492:492:492) (587:587:587))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (331:331:331))
        (PORT datab (260:260:260) (324:324:324))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (873:873:873))
        (PORT datab (1474:1474:1474) (1676:1676:1676))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (523:523:523) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (PORT ena (673:673:673) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (469:469:469))
        (PORT datac (478:478:478) (565:565:565))
        (PORT datad (344:344:344) (397:397:397))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (478:478:478) (562:562:562))
        (PORT datad (467:467:467) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (818:818:818))
        (PORT datab (701:701:701) (801:801:801))
        (PORT datad (364:364:364) (438:438:438))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (711:711:711) (798:798:798))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (PORT sclr (661:661:661) (756:756:756))
        (PORT sload (809:809:809) (924:924:924))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1222:1222:1222))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (829:829:829) (965:965:965))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (587:587:587))
        (PORT datab (845:845:845) (990:990:990))
        (PORT datac (337:337:337) (397:397:397))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (538:538:538))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (602:602:602))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (453:453:453) (535:535:535))
        (PORT sload (965:965:965) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (398:398:398))
        (PORT datab (516:516:516) (612:612:612))
        (PORT datac (819:819:819) (946:946:946))
        (PORT datad (364:364:364) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1982:1982:1982) (1740:1740:1740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1659:1659:1659))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2545:2545:2545) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (4494:4494:4494))
        (PORT d[1] (1609:1609:1609) (1874:1874:1874))
        (PORT d[2] (2781:2781:2781) (3231:3231:3231))
        (PORT d[3] (2840:2840:2840) (3303:3303:3303))
        (PORT d[4] (2068:2068:2068) (2338:2338:2338))
        (PORT d[5] (1365:1365:1365) (1553:1553:1553))
        (PORT d[6] (1979:1979:1979) (2247:2247:2247))
        (PORT d[7] (2485:2485:2485) (2873:2873:2873))
        (PORT d[8] (2377:2377:2377) (2714:2714:2714))
        (PORT d[9] (1862:1862:1862) (2109:2109:2109))
        (PORT d[10] (3053:3053:3053) (3471:3471:3471))
        (PORT d[11] (3376:3376:3376) (3901:3901:3901))
        (PORT d[12] (2287:2287:2287) (2593:2593:2593))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2542:2542:2542) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2915:2915:2915))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (2542:2542:2542) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (2023:2023:2023))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (2545:2545:2545) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (2545:2545:2545) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2302:2302:2302))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (1903:1903:1903) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (3026:3026:3026))
        (PORT d[1] (2520:2520:2520) (2935:2935:2935))
        (PORT d[2] (1918:1918:1918) (2254:2254:2254))
        (PORT d[3] (2108:2108:2108) (2471:2471:2471))
        (PORT d[4] (1916:1916:1916) (2160:2160:2160))
        (PORT d[5] (2405:2405:2405) (2800:2800:2800))
        (PORT d[6] (2453:2453:2453) (2808:2808:2808))
        (PORT d[7] (1558:1558:1558) (1821:1821:1821))
        (PORT d[8] (2182:2182:2182) (2488:2488:2488))
        (PORT d[9] (2383:2383:2383) (2729:2729:2729))
        (PORT d[10] (2567:2567:2567) (2912:2912:2912))
        (PORT d[11] (2458:2458:2458) (2834:2834:2834))
        (PORT d[12] (2127:2127:2127) (2411:2411:2411))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (1900:1900:1900) (1727:1727:1727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (3100:3100:3100))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (1900:1900:1900) (1727:1727:1727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2091:2091:2091))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (1903:1903:1903) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (1903:1903:1903) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1830:1830:1830))
        (PORT datac (723:723:723) (837:837:837))
        (PORT datad (1646:1646:1646) (1855:1855:1855))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2511:2511:2511))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1844:1844:1844) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (3136:3136:3136))
        (PORT d[1] (2274:2274:2274) (2581:2581:2581))
        (PORT d[2] (2501:2501:2501) (2938:2938:2938))
        (PORT d[3] (1173:1173:1173) (1367:1367:1367))
        (PORT d[4] (2489:2489:2489) (2826:2826:2826))
        (PORT d[5] (2120:2120:2120) (2474:2474:2474))
        (PORT d[6] (2665:2665:2665) (3060:3060:3060))
        (PORT d[7] (1581:1581:1581) (1872:1872:1872))
        (PORT d[8] (2995:2995:2995) (3455:3455:3455))
        (PORT d[9] (3015:3015:3015) (3480:3480:3480))
        (PORT d[10] (3272:3272:3272) (3713:3713:3713))
        (PORT d[11] (2182:2182:2182) (2529:2529:2529))
        (PORT d[12] (2767:2767:2767) (3112:3112:3112))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (1841:1841:1841) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3614:3614:3614))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (1841:1841:1841) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2361:2361:2361))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1844:1844:1844) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1844:1844:1844) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (2012:2012:2012))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (3599:3599:3599) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (3569:3569:3569))
        (PORT d[1] (1596:1596:1596) (1814:1814:1814))
        (PORT d[2] (3080:3080:3080) (3599:3599:3599))
        (PORT d[3] (1175:1175:1175) (1372:1372:1372))
        (PORT d[4] (2762:2762:2762) (3167:3167:3167))
        (PORT d[5] (2505:2505:2505) (2875:2875:2875))
        (PORT d[6] (3040:3040:3040) (3493:3493:3493))
        (PORT d[7] (2150:2150:2150) (2527:2527:2527))
        (PORT d[8] (2426:2426:2426) (2789:2789:2789))
        (PORT d[9] (2244:2244:2244) (2576:2576:2576))
        (PORT d[10] (4004:4004:4004) (4558:4558:4558))
        (PORT d[11] (1954:1954:1954) (2253:2253:2253))
        (PORT d[12] (2711:2711:2711) (3066:3066:3066))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT ena (3596:3596:3596) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (3167:3167:3167))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT ena (3596:3596:3596) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2086:2086:2086))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (3599:3599:3599) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT d[0] (3599:3599:3599) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (822:822:822) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (788:788:788))
        (PORT datab (1972:1972:1972) (2327:2327:2327))
        (PORT datac (1701:1701:1701) (1926:1926:1926))
        (PORT datad (354:354:354) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1148:1148:1148))
        (PORT datab (590:590:590) (686:686:686))
        (PORT datac (1424:1424:1424) (1624:1624:1624))
        (PORT datad (936:936:936) (1085:1085:1085))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1117:1117:1117))
        (PORT datab (978:978:978) (1146:1146:1146))
        (PORT datac (812:812:812) (922:922:922))
        (PORT datad (961:961:961) (1125:1125:1125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1945:1945:1945))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT ena (1274:1274:1274) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2883:2883:2883))
        (PORT d[1] (2105:2105:2105) (2442:2442:2442))
        (PORT d[2] (1942:1942:1942) (2266:2266:2266))
        (PORT d[3] (1689:1689:1689) (1999:1999:1999))
        (PORT d[4] (1937:1937:1937) (2199:2199:2199))
        (PORT d[5] (1864:1864:1864) (2173:2173:2173))
        (PORT d[6] (2410:2410:2410) (2732:2732:2732))
        (PORT d[7] (1550:1550:1550) (1809:1809:1809))
        (PORT d[8] (2112:2112:2112) (2404:2404:2404))
        (PORT d[9] (2688:2688:2688) (3097:3097:3097))
        (PORT d[10] (2028:2028:2028) (2311:2311:2311))
        (PORT d[11] (2291:2291:2291) (2647:2647:2647))
        (PORT d[12] (2071:2071:2071) (2345:2345:2345))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (1271:1271:1271) (1210:1210:1210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3386:3386:3386))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (1271:1271:1271) (1210:1210:1210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2054:2054:2054))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT ena (1274:1274:1274) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT d[0] (1274:1274:1274) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1458:1458:1458))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (1768:1768:1768) (1601:1601:1601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1895:1895:1895))
        (PORT d[1] (1217:1217:1217) (1413:1413:1413))
        (PORT d[2] (2033:2033:2033) (2378:2378:2378))
        (PORT d[3] (1293:1293:1293) (1516:1516:1516))
        (PORT d[4] (4371:4371:4371) (5018:5018:5018))
        (PORT d[5] (1244:1244:1244) (1434:1434:1434))
        (PORT d[6] (3757:3757:3757) (4325:4325:4325))
        (PORT d[7] (1100:1100:1100) (1289:1289:1289))
        (PORT d[8] (3783:3783:3783) (4318:4318:4318))
        (PORT d[9] (2768:2768:2768) (3174:3174:3174))
        (PORT d[10] (1116:1116:1116) (1256:1256:1256))
        (PORT d[11] (2186:2186:2186) (2511:2511:2511))
        (PORT d[12] (3701:3701:3701) (4226:4226:4226))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (1765:1765:1765) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1399:1399:1399))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (1765:1765:1765) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1647:1647:1647))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (1768:1768:1768) (1601:1601:1601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (1768:1768:1768) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1854:1854:1854))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (2110:2110:2110) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2713:2713:2713))
        (PORT d[1] (1798:1798:1798) (2085:2085:2085))
        (PORT d[2] (898:898:898) (1026:1026:1026))
        (PORT d[3] (1396:1396:1396) (1637:1637:1637))
        (PORT d[4] (2415:2415:2415) (2728:2728:2728))
        (PORT d[5] (900:900:900) (1030:1030:1030))
        (PORT d[6] (998:998:998) (1141:1141:1141))
        (PORT d[7] (1586:1586:1586) (1861:1861:1861))
        (PORT d[8] (1130:1130:1130) (1290:1290:1290))
        (PORT d[9] (2220:2220:2220) (2520:2520:2520))
        (PORT d[10] (3423:3423:3423) (3891:3891:3891))
        (PORT d[11] (3716:3716:3716) (4286:4286:4286))
        (PORT d[12] (1258:1258:1258) (1424:1424:1424))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (2107:2107:2107) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1993:1993:1993))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (2107:2107:2107) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1654:1654:1654))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (2110:2110:2110) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (2110:2110:2110) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (792:792:792) (903:903:903))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT ena (2374:2374:2374) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (920:920:920))
        (PORT d[1] (2174:2174:2174) (2538:2538:2538))
        (PORT d[2] (1500:1500:1500) (1764:1764:1764))
        (PORT d[3] (1551:1551:1551) (1810:1810:1810))
        (PORT d[4] (1785:1785:1785) (2043:2043:2043))
        (PORT d[5] (1126:1126:1126) (1279:1279:1279))
        (PORT d[6] (1182:1182:1182) (1361:1361:1361))
        (PORT d[7] (762:762:762) (877:877:877))
        (PORT d[8] (1709:1709:1709) (1971:1971:1971))
        (PORT d[9] (615:615:615) (702:702:702))
        (PORT d[10] (629:629:629) (723:723:723))
        (PORT d[11] (1538:1538:1538) (1769:1769:1769))
        (PORT d[12] (1437:1437:1437) (1651:1651:1651))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (2371:2371:2371) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (977:977:977))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (2371:2371:2371) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1293:1293:1293))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT ena (2374:2374:2374) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT d[0] (2374:2374:2374) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (952:952:952))
        (PORT datab (1366:1366:1366) (1611:1611:1611))
        (PORT datac (890:890:890) (1042:1042:1042))
        (PORT datad (522:522:522) (593:593:593))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1930:1930:1930) (2187:2187:2187))
        (PORT datab (854:854:854) (985:985:985))
        (PORT datac (1352:1352:1352) (1589:1589:1589))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (908:908:908))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2359:2359:2359) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1747:1747:1747))
        (PORT d[1] (1953:1953:1953) (2239:2239:2239))
        (PORT d[2] (1648:1648:1648) (1928:1928:1928))
        (PORT d[3] (1573:1573:1573) (1837:1837:1837))
        (PORT d[4] (1773:1773:1773) (2027:2027:2027))
        (PORT d[5] (952:952:952) (1079:1079:1079))
        (PORT d[6] (1162:1162:1162) (1335:1335:1335))
        (PORT d[7] (747:747:747) (860:860:860))
        (PORT d[8] (1656:1656:1656) (1897:1897:1897))
        (PORT d[9] (958:958:958) (1096:1096:1096))
        (PORT d[10] (630:630:630) (724:724:724))
        (PORT d[11] (1526:1526:1526) (1751:1751:1751))
        (PORT d[12] (1450:1450:1450) (1669:1669:1669))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (2356:2356:2356) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1176:1176:1176))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (2356:2356:2356) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1283:1283:1283))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2359:2359:2359) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2359:2359:2359) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1735:1735:1735))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2228:2228:2228) (1999:1999:1999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3731:3731:3731))
        (PORT d[1] (1441:1441:1441) (1677:1677:1677))
        (PORT d[2] (1501:1501:1501) (1759:1759:1759))
        (PORT d[3] (2768:2768:2768) (3219:3219:3219))
        (PORT d[4] (3653:3653:3653) (4192:4192:4192))
        (PORT d[5] (3085:3085:3085) (3552:3552:3552))
        (PORT d[6] (3814:3814:3814) (4392:4392:4392))
        (PORT d[7] (3040:3040:3040) (3510:3510:3510))
        (PORT d[8] (4334:4334:4334) (4914:4914:4914))
        (PORT d[9] (3523:3523:3523) (4040:4040:4040))
        (PORT d[10] (1666:1666:1666) (1927:1927:1927))
        (PORT d[11] (2469:2469:2469) (2847:2847:2847))
        (PORT d[12] (3748:3748:3748) (4295:4295:4295))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2225:2225:2225) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (3287:3287:3287))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2225:2225:2225) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1744:1744:1744))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2228:2228:2228) (1999:1999:1999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (2228:2228:2228) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1563:1563:1563))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (2249:2249:2249) (2018:2018:2018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3907:3907:3907))
        (PORT d[1] (1426:1426:1426) (1646:1646:1646))
        (PORT d[2] (3016:3016:3016) (3517:3517:3517))
        (PORT d[3] (2756:2756:2756) (3203:3203:3203))
        (PORT d[4] (3631:3631:3631) (4162:4162:4162))
        (PORT d[5] (2926:2926:2926) (3372:3372:3372))
        (PORT d[6] (3789:3789:3789) (4362:4362:4362))
        (PORT d[7] (1175:1175:1175) (1366:1366:1366))
        (PORT d[8] (4177:4177:4177) (4742:4742:4742))
        (PORT d[9] (3538:3538:3538) (4060:4060:4060))
        (PORT d[10] (1813:1813:1813) (2089:2089:2089))
        (PORT d[11] (3699:3699:3699) (4246:4246:4246))
        (PORT d[12] (3745:3745:3745) (4293:4293:4293))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (2246:2246:2246) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3472:3472:3472))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (2246:2246:2246) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1557:1557:1557))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (2249:2249:2249) (2018:2018:2018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT d[0] (2249:2249:2249) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1118:1118:1118))
        (PORT datab (978:978:978) (1145:1145:1145))
        (PORT datac (880:880:880) (1017:1017:1017))
        (PORT datad (1506:1506:1506) (1696:1696:1696))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2350:2350:2350))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (3433:3433:3433) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2345:2345:2345))
        (PORT d[1] (2144:2144:2144) (2497:2497:2497))
        (PORT d[2] (1791:1791:1791) (2093:2093:2093))
        (PORT d[3] (1518:1518:1518) (1787:1787:1787))
        (PORT d[4] (2301:2301:2301) (2632:2632:2632))
        (PORT d[5] (1852:1852:1852) (2162:2162:2162))
        (PORT d[6] (3152:3152:3152) (3614:3614:3614))
        (PORT d[7] (1487:1487:1487) (1722:1722:1722))
        (PORT d[8] (2636:2636:2636) (2997:2997:2997))
        (PORT d[9] (2374:2374:2374) (2716:2716:2716))
        (PORT d[10] (2588:2588:2588) (2945:2945:2945))
        (PORT d[11] (2416:2416:2416) (2784:2784:2784))
        (PORT d[12] (2420:2420:2420) (2755:2755:2755))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (3430:3430:3430) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2778:2778:2778))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (3430:3430:3430) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2163:2163:2163))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (3433:3433:3433) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (3433:3433:3433) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (521:521:521))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1396:1396:1396) (1609:1609:1609))
        (PORT datad (966:966:966) (1124:1124:1124))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1150:1150:1150))
        (PORT datab (459:459:459) (527:527:527))
        (PORT datac (975:975:975) (1155:1155:1155))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1175:1175:1175))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|pio_0\|read_mux_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2483:2483:2483))
        (PORT datab (752:752:752) (873:873:873))
        (PORT datad (968:968:968) (1130:1130:1130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|pio_0\|read_mux_out\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (285:285:285) (333:333:333))
        (PORT datac (199:199:199) (250:250:250))
        (PORT datad (334:334:334) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|pio_0\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|pio_0_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (637:637:637) (719:719:719))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (739:739:739))
        (PORT datac (390:390:390) (472:472:472))
        (PORT datad (323:323:323) (384:384:384))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (702:702:702) (817:817:817))
        (PORT datac (443:443:443) (500:500:500))
        (PORT datad (352:352:352) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (817:817:817) (992:992:992))
        (PORT datac (489:489:489) (594:594:594))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (353:353:353))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT asdata (491:491:491) (550:550:550))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (PORT ena (673:673:673) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (462:462:462))
        (PORT datab (149:149:149) (189:189:189))
        (PORT datad (535:535:535) (635:635:635))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1158:1158:1158))
        (PORT ena (760:760:760) (821:821:821))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (512:512:512) (612:612:612))
        (PORT datac (129:129:129) (163:163:163))
        (PORT datad (142:142:142) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (663:663:663) (748:748:748))
        (PORT clrn (1156:1156:1156) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (496:496:496))
        (PORT datad (338:338:338) (400:400:400))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (151:151:151))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (691:691:691))
        (PORT datab (544:544:544) (626:626:626))
        (PORT datac (265:265:265) (297:297:297))
        (PORT datad (530:530:530) (604:604:604))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (PORT ena (675:675:675) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (882:882:882))
        (PORT datab (1059:1059:1059) (1210:1210:1210))
        (PORT datac (922:922:922) (1065:1065:1065))
        (PORT datad (674:674:674) (802:802:802))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (848:848:848))
        (PORT datab (177:177:177) (213:213:213))
        (PORT datac (1017:1017:1017) (1155:1155:1155))
        (PORT datad (1130:1130:1130) (1282:1282:1282))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (422:422:422))
        (PORT datab (974:974:974) (1123:1123:1123))
        (PORT datac (375:375:375) (447:447:447))
        (PORT datad (467:467:467) (538:538:538))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (813:813:813) (902:902:902))
        (PORT clrn (1350:1350:1350) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (618:618:618))
        (PORT datac (578:578:578) (691:691:691))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (796:796:796) (916:916:916))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1149:1149:1149))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (315:315:315) (370:370:370))
        (PORT datac (603:603:603) (709:709:709))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (776:776:776) (840:840:840))
        (PORT sload (1397:1397:1397) (1262:1262:1262))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT asdata (708:708:708) (807:807:807))
        (PORT clrn (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (683:683:683))
        (PORT datab (453:453:453) (522:522:522))
        (PORT datad (352:352:352) (427:427:427))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_004\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (381:381:381) (464:464:464))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (285:285:285))
        (PORT datab (365:365:365) (428:428:428))
        (PORT datad (292:292:292) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (356:356:356))
        (PORT datab (370:370:370) (431:431:431))
        (PORT datac (749:749:749) (859:859:859))
        (PORT datad (281:281:281) (322:322:322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (353:353:353))
        (PORT datab (251:251:251) (314:314:314))
        (PORT datac (195:195:195) (245:245:245))
        (PORT datad (177:177:177) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT ena (501:501:501) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (309:309:309))
        (PORT datab (781:781:781) (900:900:900))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (491:491:491) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (885:885:885))
        (PORT datab (624:624:624) (731:731:731))
        (PORT datad (582:582:582) (661:661:661))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (628:628:628))
        (PORT datab (484:484:484) (553:553:553))
        (PORT datac (496:496:496) (574:574:574))
        (PORT datad (523:523:523) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (815:815:815))
        (PORT datab (615:615:615) (740:740:740))
        (PORT datac (506:506:506) (596:596:596))
        (PORT datad (576:576:576) (689:689:689))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (685:685:685) (808:808:808))
        (PORT datad (577:577:577) (690:690:690))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (621:621:621))
        (PORT datab (975:975:975) (1135:1135:1135))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (625:625:625))
        (PORT datab (168:168:168) (226:226:226))
        (PORT datad (529:529:529) (610:610:610))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (629:629:629) (695:695:695))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT sload (826:826:826) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (527:527:527))
        (PORT datab (679:679:679) (803:803:803))
        (PORT datad (411:411:411) (467:467:467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (355:355:355) (413:413:413))
        (PORT datad (807:807:807) (947:947:947))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (712:712:712))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT sclr (611:611:611) (712:712:712))
        (PORT sload (935:935:935) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (726:726:726))
        (PORT datac (482:482:482) (570:570:570))
        (PORT datad (652:652:652) (760:760:760))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src2_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (480:480:480) (581:581:581))
        (PORT datad (479:479:479) (561:561:561))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (710:710:710))
        (PORT datab (116:116:116) (151:151:151))
        (PORT datac (563:563:563) (672:672:672))
        (PORT datad (460:460:460) (538:538:538))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (962:962:962))
        (PORT datab (379:379:379) (451:451:451))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (216:216:216))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (494:494:494))
        (PORT datac (484:484:484) (577:577:577))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (331:331:331))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (425:425:425) (488:488:488))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (710:710:710))
        (PORT datab (218:218:218) (260:260:260))
        (PORT datac (106:106:106) (135:135:135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (474:474:474) (563:563:563))
        (PORT datac (107:107:107) (137:137:137))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (522:522:522) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (475:475:475))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datad (141:141:141) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (PORT ena (452:452:452) (432:432:432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (418:418:418))
        (PORT datab (367:367:367) (449:449:449))
        (PORT datad (775:775:775) (931:931:931))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT asdata (268:268:268) (289:289:289))
        (PORT clrn (1157:1157:1157) (1163:1163:1163))
        (PORT ena (462:462:462) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (310:310:310))
        (PORT datab (312:312:312) (363:363:363))
        (PORT datad (470:470:470) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (540:540:540))
        (PORT datac (436:436:436) (494:494:494))
        (PORT datad (464:464:464) (526:526:526))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (532:532:532))
        (PORT datab (222:222:222) (268:268:268))
        (PORT datac (200:200:200) (240:240:240))
        (PORT datad (198:198:198) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (758:758:758) (889:889:889))
        (PORT datac (487:487:487) (576:576:576))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (609:609:609))
        (PORT datab (361:361:361) (443:443:443))
        (PORT datac (113:113:113) (147:147:147))
        (PORT datad (720:720:720) (837:837:837))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (309:309:309))
        (PORT datac (685:685:685) (799:799:799))
        (PORT datad (604:604:604) (719:719:719))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (602:602:602))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datac (386:386:386) (468:468:468))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (258:258:258))
        (PORT datab (460:460:460) (557:557:557))
        (PORT datac (435:435:435) (509:509:509))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (350:350:350) (418:418:418))
        (PORT datac (334:334:334) (392:392:392))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (209:209:209))
        (PORT datab (351:351:351) (415:415:415))
        (PORT datac (114:114:114) (141:141:141))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (317:317:317) (379:379:379))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (692:692:692) (783:783:783))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|uav_read\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (769:769:769))
        (PORT datad (648:648:648) (761:761:761))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (390:390:390))
        (PORT datab (415:415:415) (502:502:502))
        (PORT datac (560:560:560) (667:667:667))
        (PORT datad (576:576:576) (661:661:661))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (710:710:710))
        (PORT datab (122:122:122) (158:158:158))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1218:1218:1218))
        (PORT asdata (513:513:513) (574:574:574))
        (PORT clrn (1158:1158:1158) (1164:1164:1164))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (542:542:542))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (264:264:264) (333:333:333))
        (PORT datad (301:301:301) (350:350:350))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (309:309:309))
        (PORT datab (598:598:598) (686:686:686))
        (PORT datac (494:494:494) (577:577:577))
        (PORT datad (359:359:359) (425:425:425))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (438:438:438))
        (PORT datac (368:368:368) (440:440:440))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (326:326:326))
        (PORT datab (261:261:261) (324:324:324))
        (PORT datac (312:312:312) (367:367:367))
        (PORT datad (507:507:507) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (682:682:682))
        (PORT datab (367:367:367) (430:430:430))
        (PORT datac (180:180:180) (209:209:209))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (367:367:367) (429:429:429))
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (428:428:428))
        (PORT datab (312:312:312) (368:368:368))
        (PORT datad (459:459:459) (527:527:527))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (159:159:159) (209:209:209))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (419:419:419))
        (PORT datab (348:348:348) (414:414:414))
        (PORT datac (426:426:426) (482:482:482))
        (PORT datad (327:327:327) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (175:175:175))
        (PORT datab (189:189:189) (223:223:223))
        (PORT datad (154:154:154) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|uav_read\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (426:426:426))
        (PORT datac (352:352:352) (427:427:427))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (790:790:790))
        (PORT datab (653:653:653) (771:771:771))
        (PORT datad (487:487:487) (577:577:577))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (523:523:523))
        (PORT datab (530:530:530) (631:631:631))
        (PORT datac (463:463:463) (525:525:525))
        (PORT datad (325:325:325) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (120:120:120) (155:155:155))
        (PORT datac (403:403:403) (488:488:488))
        (PORT datad (167:167:167) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (239:239:239))
        (PORT datab (173:173:173) (234:234:234))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (395:395:395) (479:479:479))
        (PORT datad (101:101:101) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (247:247:247))
        (PORT datab (476:476:476) (559:559:559))
        (PORT datac (402:402:402) (487:487:487))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (889:889:889))
        (PORT datab (910:910:910) (1055:1055:1055))
        (PORT datad (1007:1007:1007) (1146:1146:1146))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (442:442:442))
        (PORT datac (371:371:371) (445:445:445))
        (PORT datad (366:366:366) (442:442:442))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1147:1147:1147))
        (PORT datab (421:421:421) (476:476:476))
        (PORT datac (359:359:359) (423:423:423))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1161:1161:1161))
        (PORT ena (973:973:973) (1064:1064:1064))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[15\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (788:788:788))
        (PORT datab (125:125:125) (158:158:158))
        (PORT datac (494:494:494) (585:585:585))
        (PORT datad (367:367:367) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (597:597:597))
        (PORT datac (705:705:705) (842:842:842))
        (PORT datad (952:952:952) (1113:1113:1113))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (417:417:417))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (440:440:440) (505:505:505))
        (PORT datad (955:955:955) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (388:388:388))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (548:548:548) (619:619:619))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (PORT sclr (557:557:557) (644:644:644))
        (PORT sload (958:958:958) (1091:1091:1091))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (131:131:131) (174:174:174))
        (PORT datad (370:370:370) (441:441:441))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (181:181:181) (222:222:222))
        (PORT datac (502:502:502) (593:593:593))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (553:553:553))
        (PORT datac (478:478:478) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (151:151:151))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datad (274:274:274) (313:313:313))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1219:1219:1219))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (1156:1156:1156) (1163:1163:1163))
        (PORT ena (422:422:422) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (791:791:791))
        (PORT datab (403:403:403) (490:490:490))
        (PORT datac (692:692:692) (827:827:827))
        (PORT datad (515:515:515) (599:599:599))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (699:699:699))
        (PORT datac (860:860:860) (977:977:977))
        (PORT datad (172:172:172) (201:201:201))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (957:957:957))
        (PORT datab (1079:1079:1079) (1269:1269:1269))
        (PORT datac (802:802:802) (973:973:973))
        (PORT datad (338:338:338) (390:390:390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (641:641:641) (721:721:721))
        (PORT clrn (1353:1353:1353) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (498:498:498) (580:580:580))
        (PORT datad (1081:1081:1081) (1263:1263:1263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (551:551:551))
        (PORT datab (543:543:543) (630:630:630))
        (PORT datac (1263:1263:1263) (1428:1428:1428))
        (PORT datad (525:525:525) (602:602:602))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1159:1159:1159) (1169:1169:1169))
        (PORT ena (675:675:675) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (667:667:667))
        (PORT datab (386:386:386) (467:467:467))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (583:583:583) (682:682:682))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (279:279:279))
        (PORT datab (124:124:124) (159:159:159))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (815:815:815) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (619:619:619) (716:716:716))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (627:627:627))
        (PORT datab (464:464:464) (538:538:538))
        (PORT datad (109:109:109) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (508:508:508))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (2571:2571:2571) (2219:2219:2219))
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (319:319:319) (387:387:387))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (364:364:364))
        (PORT datab (174:174:174) (212:212:212))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (742:742:742))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (653:653:653))
        (PORT datab (460:460:460) (533:533:533))
        (PORT datad (105:105:105) (130:130:130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (483:483:483))
        (PORT datab (465:465:465) (540:540:540))
        (PORT datac (449:449:449) (516:516:516))
        (PORT datad (109:109:109) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (646:646:646))
        (PORT datac (386:386:386) (460:460:460))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (742:742:742))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (776:776:776) (876:876:876))
        (PORT clrn (669:669:669) (742:742:742))
        (PORT sload (779:779:779) (717:717:717))
        (PORT ena (485:485:485) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (365:365:365))
        (PORT datab (206:206:206) (266:266:266))
        (PORT datac (303:303:303) (368:368:368))
        (PORT datad (679:679:679) (778:778:778))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (484:484:484))
        (PORT datab (556:556:556) (659:659:659))
        (PORT datac (397:397:397) (484:484:484))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (353:353:353))
        (PORT clrn (669:669:669) (742:742:742))
        (PORT sload (779:779:779) (717:717:717))
        (PORT ena (485:485:485) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (705:705:705))
        (PORT datab (570:570:570) (676:676:676))
        (PORT datac (539:539:539) (636:636:636))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (430:430:430))
        (PORT datab (347:347:347) (410:410:410))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (787:787:787) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (471:471:471))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (656:656:656) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (616:616:616))
        (PORT datac (598:598:598) (700:700:700))
        (PORT datad (195:195:195) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (654:654:654))
        (PORT datab (460:460:460) (534:534:534))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (541:541:541))
        (PORT clrn (669:669:669) (742:742:742))
        (PORT sload (779:779:779) (717:717:717))
        (PORT ena (485:485:485) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (704:704:704))
        (PORT datab (573:573:573) (680:680:680))
        (PORT datac (537:537:537) (634:634:634))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (381:381:381) (463:463:463))
        (PORT datad (314:314:314) (357:357:357))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (656:656:656) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (299:299:299))
        (PORT datab (120:120:120) (149:149:149))
        (PORT datac (170:170:170) (205:205:205))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (246:246:246) (306:306:306))
        (PORT datac (2082:2082:2082) (1798:1798:1798))
        (PORT datad (115:115:115) (136:136:136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (689:689:689) (765:765:765))
        (PORT ena (478:478:478) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (698:698:698))
        (PORT datab (2102:2102:2102) (1818:1818:1818))
        (PORT datac (554:554:554) (664:664:664))
        (PORT datad (598:598:598) (696:696:696))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (235:235:235))
        (PORT datab (434:434:434) (535:535:535))
        (PORT datac (405:405:405) (497:497:497))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (698:698:698))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (555:555:555) (665:665:665))
        (PORT datad (598:598:598) (696:696:696))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.100\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (1811:1811:1811))
        (PORT datab (219:219:219) (276:276:276))
        (PORT datad (306:306:306) (360:360:360))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (273:273:273))
        (PORT datab (435:435:435) (536:536:536))
        (PORT datac (405:405:405) (496:496:496))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (698:698:698))
        (PORT datab (398:398:398) (474:474:474))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (598:598:598) (696:696:696))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (435:435:435) (536:536:536))
        (PORT datac (405:405:405) (497:497:497))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT sload (784:784:784) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT asdata (529:529:529) (604:604:604))
        (PORT ena (804:804:804) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (295:295:295))
        (PORT datab (341:341:341) (410:410:410))
        (PORT datad (459:459:459) (524:524:524))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (349:349:349))
        (PORT datab (810:810:810) (940:940:940))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (447:447:447))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1181:1181:1181))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (633:633:633))
        (PORT datab (693:693:693) (824:824:824))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (484:484:484) (543:543:543))
        (PORT clrn (669:669:669) (742:742:742))
        (PORT sload (779:779:779) (717:717:717))
        (PORT ena (485:485:485) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (219:219:219))
        (PORT datab (574:574:574) (680:680:680))
        (PORT datac (535:535:535) (632:632:632))
        (PORT datad (148:148:148) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (232:232:232))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (699:699:699))
        (PORT datab (396:396:396) (477:477:477))
        (PORT datac (630:630:630) (733:733:733))
        (PORT datad (686:686:686) (801:801:801))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (224:224:224))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (247:247:247))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (199:199:199))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (238:238:238))
        (PORT datac (233:233:233) (293:293:293))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (756:756:756))
        (PORT datac (534:534:534) (635:635:635))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (247:247:247))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (198:198:198) (232:232:232))
        (PORT datad (154:154:154) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (447:447:447))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (315:315:315))
        (PORT datab (171:171:171) (236:236:236))
        (PORT datac (168:168:168) (229:229:229))
        (PORT datad (156:156:156) (205:205:205))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (230:230:230))
        (PORT datad (222:222:222) (277:277:277))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (312:312:312))
        (PORT datab (167:167:167) (231:231:231))
        (PORT datac (162:162:162) (221:221:221))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (316:316:316))
        (PORT datab (172:172:172) (237:237:237))
        (PORT datac (170:170:170) (230:230:230))
        (PORT datad (157:157:157) (206:206:206))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (352:352:352))
        (PORT datab (245:245:245) (307:307:307))
        (PORT datac (204:204:204) (257:257:257))
        (PORT datad (175:175:175) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2056:2056:2056) (1785:1785:1785))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (417:417:417))
        (PORT datab (575:575:575) (682:682:682))
        (PORT datac (146:146:146) (195:195:195))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (633:633:633))
        (PORT datab (561:561:561) (668:668:668))
        (PORT datac (336:336:336) (393:393:393))
        (PORT datad (514:514:514) (607:607:607))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datad (319:319:319) (387:387:387))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (641:641:641))
        (PORT datab (562:562:562) (669:669:669))
        (PORT datac (337:337:337) (395:395:395))
        (PORT datad (473:473:473) (542:542:542))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (224:224:224) (280:280:280))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (236:236:236))
        (PORT datac (168:168:168) (230:230:230))
        (PORT datad (156:156:156) (205:205:205))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (311:311:311))
        (PORT datab (290:290:290) (334:334:334))
        (PORT datad (159:159:159) (184:184:184))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (226:226:226))
        (PORT datad (228:228:228) (283:283:283))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (315:315:315))
        (PORT datab (170:170:170) (235:235:235))
        (PORT datac (167:167:167) (229:229:229))
        (PORT datad (155:155:155) (205:205:205))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (170:170:170) (227:227:227))
        (PORT datac (167:167:167) (227:227:227))
        (PORT datad (155:155:155) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (378:378:378))
        (PORT datab (299:299:299) (346:346:346))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (290:290:290))
        (PORT datab (168:168:168) (232:232:232))
        (PORT datac (229:229:229) (289:289:289))
        (PORT datad (150:150:150) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (293:293:293))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (169:169:169) (230:230:230))
        (PORT datad (157:157:157) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (238:238:238))
        (PORT datab (176:176:176) (214:214:214))
        (PORT datac (159:159:159) (189:189:189))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (368:368:368))
        (PORT datab (296:296:296) (343:343:343))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (292:292:292))
        (PORT datab (170:170:170) (235:235:235))
        (PORT datac (232:232:232) (291:291:291))
        (PORT datad (156:156:156) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (228:228:228))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datad (201:201:201) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (375:375:375))
        (PORT datab (300:300:300) (346:346:346))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (478:478:478))
        (PORT datac (573:573:573) (674:674:674))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (700:700:700))
        (PORT datab (395:395:395) (476:476:476))
        (PORT datac (578:578:578) (693:693:693))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2154:2154:2154) (1893:1893:1893))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2083:2083:2083) (1799:1799:1799))
        (PORT datad (390:390:390) (459:459:459))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (488:488:488))
        (PORT datac (117:117:117) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (495:495:495))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (494:494:494))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (705:705:705))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (383:383:383) (464:464:464))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (706:706:706))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (382:382:382) (463:463:463))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (218:218:218))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (PORT datab (162:162:162) (221:221:221))
        (PORT datac (142:142:142) (197:197:197))
        (PORT datad (147:147:147) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (638:638:638) (749:749:749))
        (PORT datac (541:541:541) (648:648:648))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (695:695:695))
        (PORT datab (150:150:150) (186:186:186))
        (PORT datac (382:382:382) (458:458:458))
        (PORT datad (677:677:677) (789:789:789))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (374:374:374))
        (PORT ena (472:472:472) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (374:374:374))
        (PORT ena (472:472:472) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (213:213:213))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (374:374:374))
        (PORT ena (472:472:472) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (213:213:213))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (374:374:374))
        (PORT ena (472:472:472) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (374:374:374))
        (PORT ena (472:472:472) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (670:670:670))
        (PORT datab (638:638:638) (748:748:748))
        (PORT datac (574:574:574) (682:682:682))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (575:575:575) (683:683:683))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (162:162:162) (221:221:221))
        (PORT datac (143:143:143) (197:197:197))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (715:715:715))
        (PORT datab (2001:2001:2001) (1731:1731:1731))
        (PORT datac (133:133:133) (162:162:162))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (699:699:699))
        (PORT datab (149:149:149) (184:184:184))
        (PORT datac (380:380:380) (455:455:455))
        (PORT datad (675:675:675) (787:787:787))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (219:219:219))
        (PORT datac (205:205:205) (253:253:253))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (160:160:160) (219:219:219))
        (PORT datac (141:141:141) (196:196:196))
        (PORT datad (147:147:147) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (234:234:234))
        (PORT datab (115:115:115) (148:148:148))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (717:717:717))
        (PORT datab (150:150:150) (186:186:186))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (175:175:175) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (162:162:162) (222:222:222))
        (PORT datac (143:143:143) (198:198:198))
        (PORT datad (97:97:97) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (715:715:715))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (133:133:133) (162:162:162))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (755:755:755))
        (PORT datab (553:553:553) (657:657:657))
        (PORT datac (576:576:576) (690:690:690))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (160:160:160) (219:219:219))
        (PORT datac (138:138:138) (190:190:190))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (503:503:503) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (703:703:703))
        (PORT datab (575:575:575) (681:681:681))
        (PORT datac (535:535:535) (631:631:631))
        (PORT datad (452:452:452) (532:532:532))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (499:499:499))
        (PORT datab (2067:2067:2067) (1792:1792:1792))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (652:652:652))
        (PORT datab (575:575:575) (681:681:681))
        (PORT datac (313:313:313) (379:379:379))
        (PORT datad (560:560:560) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (590:590:590))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (386:386:386) (468:468:468))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (627:627:627) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (422:422:422))
        (PORT datab (382:382:382) (468:468:468))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (148:148:148) (191:191:191))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (383:383:383) (465:465:465))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (666:666:666) (733:733:733))
        (PORT ena (500:500:500) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (821:821:821) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (566:566:566))
        (PORT datab (685:685:685) (812:812:812))
        (PORT datac (508:508:508) (614:614:614))
        (PORT datad (391:391:391) (468:468:468))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (783:783:783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datac (679:679:679) (808:808:808))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (380:380:380))
        (PORT datab (407:407:407) (486:486:486))
        (PORT datac (502:502:502) (585:585:585))
        (PORT datad (632:632:632) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (712:712:712) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (440:440:440))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (856:856:856) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1166:1166:1166) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (847:847:847))
        (PORT datab (109:109:109) (141:141:141))
        (PORT datac (1015:1015:1015) (1154:1154:1154))
        (PORT datad (1131:1131:1131) (1283:1283:1283))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (890:890:890))
        (PORT datac (518:518:518) (608:608:608))
        (PORT datad (538:538:538) (634:634:634))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (442:442:442))
        (PORT datab (542:542:542) (646:646:646))
        (PORT datac (373:373:373) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (422:422:422))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (466:466:466) (537:537:537))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (215:215:215))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (296:296:296) (346:346:346))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1157:1157:1157) (1166:1166:1166))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wren\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (821:821:821))
        (PORT datab (638:638:638) (760:760:760))
        (PORT datac (457:457:457) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT asdata (837:837:837) (928:928:928))
        (PORT clrn (1350:1350:1350) (1384:1384:1384))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (459:459:459))
        (PORT datad (682:682:682) (830:830:830))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (300:300:300))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1151:1151:1151))
        (PORT ena (627:627:627) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (701:701:701) (793:793:793))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (700:700:700) (793:793:793))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (700:700:700) (793:793:793))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (699:699:699) (792:792:792))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (698:698:698) (790:790:790))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (698:698:698) (790:790:790))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (697:697:697) (790:790:790))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (697:697:697) (789:789:789))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (206:206:206) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (278:278:278))
        (PORT datad (147:147:147) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (265:265:265) (330:330:330))
        (PORT datad (359:359:359) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (148:148:148))
        (PORT datac (198:198:198) (254:254:254))
        (PORT datad (148:148:148) (194:194:194))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (322:322:322) (379:379:379))
        (PORT datad (345:345:345) (417:417:417))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (333:333:333))
        (PORT datac (355:355:355) (435:435:435))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (283:283:283))
        (PORT datab (267:267:267) (333:333:333))
        (PORT datac (121:121:121) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (475:475:475) (564:564:564))
        (PORT datad (246:246:246) (304:304:304))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (262:262:262) (327:327:327))
        (PORT datac (340:340:340) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (331:331:331))
        (PORT datac (355:355:355) (426:426:426))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (334:334:334))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (351:351:351) (427:427:427))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (496:496:496) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|WideOr0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (285:285:285))
        (PORT datab (196:196:196) (235:235:235))
        (PORT datac (199:199:199) (248:248:248))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (145:145:145))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (198:198:198) (254:254:254))
        (PORT datad (201:201:201) (254:254:254))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (189:189:189) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (284:284:284))
        (PORT datab (197:197:197) (237:237:237))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datac (581:581:581) (679:679:679))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (264:264:264))
      )
    )
  )
)
