INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 11:16:32 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : golden_ratio
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.192ns  (required time - arrival time)
  Source:                 divf0/ip/expR0_d19_reg[3]_srl18_srlopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.062ns (23.435%)  route 3.470ns (76.565%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 6.330 - 5.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3236, unset)         1.408     1.408    divf0/ip/clk
    SLICE_X42Y55         FDRE                                         r  divf0/ip/expR0_d19_reg[3]_srl18_srlopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.259     1.667 r  divf0/ip/expR0_d19_reg[3]_srl18_srlopt_replica/Q
                         net (fo=1, routed)           0.444     2.111    divf0/ip/expR0_d20[3]_repN
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.043     2.154 r  divf0/ip/dataReg[30]_i_11/O
                         net (fo=5, routed)           0.392     2.546    divf0/ip/dataReg[30]_i_11_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.043     2.589 r  divf0/ip/dataReg[30]_i_8/O
                         net (fo=1, routed)           0.000     2.589    divf0/ip/plusOp[6]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.856 r  divf0/ip/dataReg_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.856    divf0/ip/dataReg_reg[30]_i_4_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.967 f  divf0/ip/dataReg_reg[30]_i_5/O[0]
                         net (fo=24, routed)          0.321     3.288    divf0/ip/dataReg_reg[30]_i_5_n_7
    SLICE_X47Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.412 f  divf0/ip/dataReg[30]_i_3/O
                         net (fo=3, routed)           0.282     3.695    divf0/ip/dataReg[30]_i_3_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.043     3.738 r  divf0/ip/dataReg[22]_i_2/O
                         net (fo=23, routed)          0.514     4.251    divf0/ip/dataReg[22]_i_2_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.043     4.294 r  divf0/ip/dataReg[22]_i_1/O
                         net (fo=2, routed)           0.111     4.406    buffer1/control/D[22]
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.043     4.449 r  buffer1/control/dataReg[22]_i_1__2/O
                         net (fo=4, routed)           0.308     4.757    buffer6/control/outs_reg[31][22]
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.043     4.800 r  buffer6/control/outs[22]_i_1__0/O
                         net (fo=24, routed)          0.768     5.568    buffer6/control/D[22]
    SLICE_X47Y55         LUT6 (Prop_lut6_I4_O)        0.043     5.611 r  buffer6/control/Mint_i_37/O
                         net (fo=2, routed)           0.329     5.940    mulf0/ip/SignificandMultiplication/tile_0_mult/A[3]
    DSP48_X2Y23          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3236, unset)         1.330     6.330    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X2Y23          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.108     6.438    
                         clock uncertainty           -0.035     6.402    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -2.655     3.747    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 -2.192    




