// Seed: 696416072
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2
);
  logic id_4 = id_2;
  assign id_1 = -1;
  wire id_5;
  assign module_1._id_10 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd5,
    parameter id_5  = 32'd57,
    parameter id_7  = 32'd36
) (
    output supply1 id_0
    , id_12,
    input uwire id_1,
    output wand id_2[{  id_10  ,  (  -1 'h0 <<  1 'h0 )  } : id_5],
    input wor id_3,
    input supply1 id_4,
    output tri0 _id_5,
    input wor id_6,
    input wor _id_7,
    output tri id_8,
    input tri id_9,
    input supply1 _id_10
);
  struct packed {
    logic id_13;
    logic [1 : id_7] id_14;
    logic id_15;
    logic id_16;
  } id_17;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4
  );
  always $signed(49);
  ;
  reg  id_18;
  wire id_19;
  ;
  initial @(posedge id_17.id_15 - id_17.id_13) id_18 <= ~1;
  wire id_20;
endmodule
