<profile>

<section name = "Vitis HLS Report for 'tpgPatternCheckerBoard'" level="0">
<item name = "Date">Tue Sep  6 19:51:41 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 9.641 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 40.000 ns, 40.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 288, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 32, 7, -</column>
<column name="Multiplexer">-, -, -, 78, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tpgBarSelYuv_u17_U">tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R, 0, 8, 1, 0, 8, 8, 1, 64</column>
<column name="tpgBarSelYuv_v19_U">tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R, 0, 8, 1, 0, 8, 8, 1, 64</column>
<column name="tpgBarSelYuv_y21_U">tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R, 0, 8, 1, 0, 8, 8, 1, 64</column>
<column name="tpgCheckerBoardArray_U">tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R, 0, 2, 1, 0, 32, 2, 1, 64</column>
<column name="tpgBarSelRgb_b11_U">tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R, 0, 2, 1, 0, 8, 2, 1, 16</column>
<column name="tpgBarSelRgb_g13_U">tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R, 0, 2, 1, 0, 8, 2, 1, 16</column>
<column name="tpgBarSelRgb_r15_U">tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R, 0, 2, 1, 0, 8, 2, 1, 16</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1510_fu_225_p2">+, 0, 0, 21, 14, 4</column>
<column name="add_ln1511_fu_247_p2">+, 0, 0, 21, 14, 4</column>
<column name="add_ln1530_fu_327_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln1548_fu_409_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln886_4_fu_422_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln886_fu_346_p2">+, 0, 0, 17, 10, 1</column>
<column name="barWidthMinSamples_fu_241_p2">+, 0, 0, 17, 10, 2</column>
<column name="ret_V_fu_299_p2">+, 0, 0, 18, 11, 2</column>
<column name="sub_ln887_fu_397_p2">-, 0, 0, 17, 10, 10</column>
<column name="and_ln1523_fu_315_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1560_1_fu_473_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1560_fu_467_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_156">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_171">and, 0, 0, 2, 1, 1</column>
<column name="cmp61_fu_370_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="cmp84_fu_376_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1073_3_fu_391_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln1073_fu_309_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln1518_1_fu_265_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1518_fu_253_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="or_ln1518_fu_259_p2">or, 0, 0, 16, 16, 16</column>
<column name="pix_val_V_10_fu_526_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix_val_V_9_fu_512_p3">select, 0, 0, 8, 1, 8</column>
<column name="pix_val_V_fu_519_p3">select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp_fu_505_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp1_fu_461_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1530_fu_333_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_hBarSel_3_loc_1_phi_fu_212_p6">17, 4, 3, 12</column>
<column name="ap_phi_mux_vBarSel_2_loc_2_phi_fu_198_p8">17, 4, 1, 4</column>
<column name="hBarSel_3">9, 2, 3, 6</column>
<column name="vBarSel_2">9, 2, 8, 16</column>
<column name="xCount_V_3">13, 3, 10, 30</column>
<column name="yCount_V_3">13, 3, 10, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln1560_1_reg_575">1, 0, 1, 0</column>
<column name="and_ln1560_1_reg_575_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="hBarSel_3">3, 0, 3, 0</column>
<column name="vBarSel_2">8, 0, 8, 0</column>
<column name="xCount_V_3">10, 0, 10, 0</column>
<column name="yCount_V_3">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_return_0">out, 8, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_return_1">out, 8, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="ap_return_2">out, 8, ap_ctrl_hs, tpgPatternCheckerBoard, return value</column>
<column name="y">in, 16, ap_none, y, scalar</column>
<column name="x">in, 16, ap_none, x, scalar</column>
<column name="width">in, 14, ap_stable, width, scalar</column>
<column name="height">in, 14, ap_stable, height, scalar</column>
<column name="color">in, 8, ap_stable, color, scalar</column>
</table>
</item>
</section>
</profile>
