Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d679e71c007f4db7acf43b5bd8a6b81a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_IDELAY_WRAPPER_behav xil_defaultlib.tb_IDELAY_WRAPPER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(high_performance_mode=...]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(delay_src="DATAIN",hig...]
Compiling architecture behavioral of entity xil_defaultlib.IDELAY_WRAPPER [idelay_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_idelay_wrapper
Built simulation snapshot tb_IDELAY_WRAPPER_behav
