{"vcs1":{"timestamp_begin":1759392586.022392270, "rt":1.13, "ut":0.39, "st":0.16}}
{"vcselab":{"timestamp_begin":1759392587.210954818, "rt":0.99, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1759392588.248585845, "rt":0.21, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759392585.677479320}
{"VCS_COMP_START_TIME": 1759392585.677479320}
{"VCS_COMP_END_TIME": 1759392589.591795263}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 372776}}
{"vcselab": {"peak_mem": 229980}}
