{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511989516500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511989516501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 16:05:16 2017 " "Processing started: Wed Nov 29 16:05:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511989516501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511989516501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511989516501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511989517015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab4/lpm_divide10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab4/lpm_divide10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide10-SYN " "Found design unit 1: lpm_divide10-SYN" {  } { { "../Lab4/lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517897 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide10 " "Found entity 1: lpm_divide10" {  } { { "../Lab4/lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-SYN " "Found design unit 1: lut-SYN" {  } { { "../Lab2/LUT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/LUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517901 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../Lab2/LUT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/LUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "../Lab3/g07_stack52.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debouncer " "Found entity 1: g07_debouncer" {  } { { "../Lab3/g07_debouncer.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "../Lab1/g07_Modulo_13.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "../Lab1/g07_fullAdder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_comp7 " "Found entity 1: g07_comp7" {  } { { "../Lab1/g07_comp7.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "../Lab1/g07_adder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab4/g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab4/g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "../Lab4/g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517926 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "../Lab4/g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab4/g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab4/g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517930 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_controller_FSM-g07_controller_FSM_arch " "Found design unit 1: g07_controller_FSM-g07_controller_FSM_arch" {  } { { "g07_controller_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_controller_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517934 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_controller_FSM " "Found entity 1: g07_controller_FSM" {  } { { "g07_controller_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_controller_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_blinker-g07_blinker_arch " "Found design unit 1: g07_blinker-g07_blinker_arch" {  } { { "g07_blinker.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_blinker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517937 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_blinker " "Found entity 1: g07_blinker" {  } { { "g07_blinker.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_blinker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab5_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_lab5_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_lab5_testbed " "Found entity 1: g07_lab5_testbed" {  } { { "g07_lab5_testbed.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_test-SYN " "Found design unit 1: lpm_constant_test-SYN" {  } { { "lpm_constant_test.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/lpm_constant_test.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517961 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_test " "Found entity 1: lpm_constant_test" {  } { { "lpm_constant_test.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/lpm_constant_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constantinit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constantinit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantinit-SYN " "Found design unit 1: lpm_constantinit-SYN" {  } { { "../Lab3/lpm_constantINIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantINIT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517964 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantINIT " "Found entity 1: lpm_constantINIT" {  } { { "../Lab3/lpm_constantINIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantINIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "../Lab3/lpm_counter3.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517968 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "../Lab3/lpm_counter3.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-g07_RANDU_arch " "Found design unit 1: g07_RANDU-g07_RANDU_arch" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517971 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_pop_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_pop_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_pop_enable-g07_pop_enable_arc " "Found design unit 1: g07_pop_enable-g07_pop_enable_arc" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_pop_enable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517974 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_pop_enable " "Found entity 1: g07_pop_enable" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_pop_enable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-g07_7_segment_decoder_arc " "Found design unit 1: g07_7_segment_decoder-g07_7_segment_decoder_arc" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517978 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/lpm_mux_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/lpm_mux_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_mode-SYN " "Found design unit 1: lpm_mux_mode-SYN" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517982 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_MODE " "Found entity 1: lpm_mux_MODE" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-SYN " "Found design unit 1: add32-SYN" {  } { { "../Lab2/add32.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/add32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517985 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "../Lab2/add32.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/add32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux4.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517990 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517993 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_mux_valueselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_mux_valueselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_valueselect-SYN " "Found design unit 1: lpm_mux_valueselect-SYN" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517999 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_valueSelect " "Found entity 1: lpm_mux_valueSelect" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989517999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989517999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518003 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_stack-SYN " "Found design unit 1: lpm_counter_stack-SYN" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_stack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518006 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_stack " "Found entity 1: lpm_counter_stack" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter_bounce1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter_bounce1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce1-SYN " "Found design unit 1: lpm_counter_bounce1-SYN" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518010 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce1 " "Found entity 1: lpm_counter_bounce1" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce-SYN " "Found design unit 1: lpm_counter_bounce-SYN" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518013 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce " "Found entity 1: lpm_counter_bounce" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constantpop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constantpop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantpop-SYN " "Found design unit 1: lpm_constantpop-SYN" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518017 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantPOP " "Found entity 1: lpm_constantPOP" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant42_fix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant42_fix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant42_fix-SYN " "Found design unit 1: lpm_constant42_fix-SYN" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518021 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant42_fix " "Found entity 1: lpm_constant42_fix" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518024 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_push.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_push.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_push-SYN " "Found design unit 1: lpm_constant_push-SYN" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518048 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_PUSH " "Found entity 1: lpm_constant_PUSH" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_pop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_pop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_pop-SYN " "Found design unit 1: lpm_constant_pop-SYN" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_POP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518051 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_POP " "Found entity 1: lpm_constant_POP" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_POP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_noop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_noop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_noop-SYN " "Found design unit 1: lpm_constant_noop-SYN" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518055 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_NOOP " "Found entity 1: lpm_constant_NOOP" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_init-SYN " "Found design unit 1: lpm_constant_init-SYN" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518058 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_INIT " "Found entity 1: lpm_constant_INIT" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare199999.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare199999.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare199999-SYN " "Found design unit 1: lpm_compare199999-SYN" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare199999.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518062 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare199999 " "Found entity 1: lpm_compare199999" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare199999.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare52-SYN " "Found design unit 1: lpm_compare52-SYN" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare52.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518065 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare52 " "Found entity 1: lpm_compare52" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare52.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518068 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare_bounce0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare_bounce0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce0-SYN " "Found design unit 1: lpm_compare_bounce0-SYN" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518073 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce0 " "Found entity 1: lpm_compare_bounce0" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce-SYN " "Found design unit 1: lpm_compare_bounce-SYN" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518076 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce " "Found entity 1: lpm_compare_bounce" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_computer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_computer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_computer_FSM-g07_computer_FSM_arc " "Found design unit 1: g07_computer_FSM-g07_computer_FSM_arc" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518079 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_computer_FSM " "Found entity 1: g07_computer_FSM" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989518079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989518079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_computer_FSM " "Elaborating entity \"g07_computer_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511989518583 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_computer_FSM.vhd(61) " "VHDL Process Statement warning at g07_computer_FSM.vhd(61): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511989518585 "|g07_computer_FSM"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511989519219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511989519667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511989519667 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dealer_sum\[5\] " "No output dependent on input pin \"dealer_sum\[5\]\"" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511989519722 "|g07_computer_FSM|dealer_sum[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511989519722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511989519723 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511989519723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511989519723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511989519723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511989519763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 16:05:19 2017 " "Processing ended: Wed Nov 29 16:05:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511989519763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511989519763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511989519763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511989519763 ""}
