<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="2004-12-15T15:47:21" rcs.revision="1.0" description.file="mim_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="network_functional_design_view_mim schema_instance"/>
   <schema name="Network_functional_design_view_mim">
      <interface kind="use" schema="Network_functional_usage_view_mim"/>
      <interface kind="use" schema="Model_parameter_mim"/>
      <interface kind="use" schema="material_property_definition_schema"/>
      <entity name="bus_element_link" supertypes="product_definition product_definition_relationship">
         <unique label="UR1">
            <unique.attribute entity-ref="bus_element_link" attribute="related_product_definition"/>
            <unique.attribute entity-ref="bus_element_link" attribute="relating_product_definition"/>
         </unique>
         <where label="WR1" expression=" SELF \ product_definition_relationship . related_product_definition :&lt;&gt;: SELF \ product_definition_relationship . relating_product_definition "/>
         <where label="WR2" expression=" ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'BUS_STRUCTURAL_DEFINITION' IN TYPEOF ( SELF \ product_definition_relationship . related_product_definition ) ) OR ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'NETWORK_NODE_DEFINITION' IN TYPEOF ( SELF \ product_definition_relationship . related_product_definition ) ) "/>
         <where label="WR3" expression=" ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'BUS_STRUCTURAL_DEFINITION' IN TYPEOF ( SELF \ product_definition_relationship . relating_product_definition ) ) OR ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'NETWORK_NODE_DEFINITION' IN TYPEOF ( SELF \ product_definition_relationship . relating_product_definition ) ) "/>
         <where label="WR4" expression=" SIZEOF ( TYPEOF ( SELF ) - TYPEOF ( SELF \ product_definition || SELF \ product_definition_relationship || SELF \ bus_element_link ) ) = 0 "/>
         <where label="WR5" expression=" NOT EXISTS ( SELF \ product_definition . name ) OR ( SELF \ product_definition . name = '' ) "/>
         <where label="WR6" expression=" SELF \ product_definition_relationship . name = '' "/>
         <where label="WR7" expression=" SIZEOF ( USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATED_PRODUCT_DEFINITION' ) ) &gt;= 1 "/>
      </entity>
      <entity name="bus_structural_definition" supertypes="product_definition">
         <where label="WR1" expression=" SIZEOF ( QUERY ( bce &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATING_PRODUCT_DEFINITION' ) | pdr \ product_definition_relationship . name = 'bus composition' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'BUS_ELEMENT_LINK' IN TYPEOF ( bce . related_product_definition ) ) ) &gt;= 1 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATING_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'functional unit network terminal definition bus assignment' ) ) &lt;= 1 ) ) &lt;= 1 "/>
         <where label="WR3" expression=" consistent_bus_structural_definition ( bag_to_set ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATING_PRODUCT_DEFINITION' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'BUS_ELEMENT_LINK' IN TYPEOF ( pdr . related_product_definition ) ) ) ) "/>
      </entity>
      <entity name="component_functional_terminal" supertypes="shape_aspect">
         <where label="WR1" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_FUNCTIONAL_UNIT' IN TYPEOF ( SELF . of_shape . definition ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated terminal' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'FUNCTIONAL_UNIT_TERMINAL_DEFINITION' IN TYPEOF ( it . relating_shape_aspect ) ) ) = 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( futba &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'functional unit terminal bus assignment' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'BUS_STRUCTURAL_DEFINITION' IN TYPEOF ( futba . relating_property_definition . definition ) ) ) &lt;= 1 "/>
         <where label="WR4" expression=" SIZEOF ( QUERY ( futna &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'functional unit terminal node assignment' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'NETWORK_NODE_DEFINITION' IN TYPEOF ( futna . relating_property_definition . definition ) ) ) &lt;= 1 "/>
      </entity>
      <entity name="component_functional_unit" supertypes="product_definition">
         <where label="WR1" expression=" SELF . frame_of_reference . name = 'functional occurrence' "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( sa &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT.OF_SHAPE' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_FUNCTIONAL_TERMINAL' IN TYPEOF ( sa ) ) ) &gt;= 1 ) ) &gt;= 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( ifu &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATED_PRODUCT_DEFINITION' ) | pdr \ product_definition_relationship . name = 'instantiated functional unit' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'FUNCTIONAL_UNIT' IN TYPEOF ( ifu . relating_product_definition ) ) ) = 1 "/>
         <where label="WR4" expression=" SIZEOF ( QUERY ( nc &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATED_PRODUCT_DEFINITION' ) | pdr \ product_definition_relationship . name = 'network composition' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'FUNCTIONAL_UNIT' IN TYPEOF ( nc . relating_product_definition ) ) AND ( nc . relating_product_definition . frame_of_reference . name = 'functional network design' ) ) ) = 1 "/>
      </entity>
      <entity name="network_node_definition" supertypes="product_definition">
         <where label="WR1" expression=" SELF . frame_of_reference . name = 'functional network design' "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( funtdna &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATING_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'functional unit network terminal definition node assignment' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_SHAPE' IN TYPEOF ( funtdna . related_property_definition ) ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'FUNCTIONAL_UNIT_TERMINAL_DEFINITION' IN TYPEOF ( funtdna . related_property_definition . definition ) ) ) ) &lt;= 1 ) ) &lt;= 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( funn &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATED_PRODUCT_DEFINITION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'FUNCTIONAL_UNIT' IN TYPEOF ( funn . relating_product_definition ) ) AND ( funn . relating_product_definition . frame_of_reference . name = 'functional network design' ) ) ) = 1 "/>
      </entity>
      <rule name="functional_unit_network_terminal_definition_bus_assignment_constraint" appliesto="property_definition_relationship">
         <where label="WR1" expression=" SIZEOF ( QUERY ( pdr &lt;* property_definition_relationship | ( pdr \ property_definition_relationship . name = 'functional unit network terminal definition bus assignment' ) AND NOT ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'BUS_STRUCTURAL_DEFINITION' IN TYPEOF ( pdr . relating_property_definition . definition ) ) ) ) = 0 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pdr &lt;* property_definition_relationship | ( pdr \ property_definition_relationship . name = 'functional unit network terminal definition bus assignment' ) AND NOT ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_SHAPE' IN TYPEOF ( pdr . related_property_definition . definition ) ) AND ( SIZEOF ( QUERY ( futd &lt;* USEDIN ( pdr . related_property_definition . definition , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT.OF_SHAPE' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'FUNCTIONAL_UNIT_TERMINAL_DEFINITION.OF_SHAPE' IN TYPEOF ( futd ) ) ) ) &gt; 0 ) ) ) ) = 0 "/>
      </rule>
      <rule name="functional_unit_terminal_bus_assignment_constraint" appliesto="property_definition_relationship">
         <where label="WR1" expression=" SIZEOF ( QUERY ( pdr &lt;* property_definition_relationship | ( pdr \ property_definition_relationship . name = 'functional unit terminal bus assignment' ) AND NOT ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'BUS_STRUCTURAL_DEFINITION' IN TYPEOF ( pdr . relating_property_definition . definition ) ) ) ) = 0 "/>
      </rule>
   </schema>
</express>
