Processing: -cd equiv common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_struct top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_struct synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_struct logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_struct testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:UH0700] synth_top.v:97: Unsupported expression "<n<> u<1018> t<Attr_spec> p<1019> c<1013> l<97>>   assign _02_ = count + (* src = "top.v:80" *) 32'd1;
".

[ERR:UH0700] synth_top.v:98: Unsupported expression "<n<> u<1044> t<Attr_spec> p<1045> c<1039> l<98>>   assign _03_ = ~ (* src = "top.v:43" *) ls;
".

[ERR:UH0700] synth_top.v:120: Unsupported expression "<n<> u<1270> t<Attr_spec> p<1271> c<1265> l<120>>   assign _10_ = count > (* src = "top.v:39" *) 32'd7;
".

[ERR:UH0700] synth_top.v:121: Unsupported expression "<n<> u<1300> t<Attr_spec> p<1301> c<1295> l<121>>   assign _11_ = ls && (* src = "top.v:53" *) rs;
".

[ERR:UH0700] synth_top.v:122: Unsupported expression "<n<> u<1330> t<Attr_spec> p<1331> c<1325> l<122>>   assign _12_ = ls || (* src = "top.v:60" *) rs;
".

[ERR:UH0700] synth_top.v:123: Unsupported expression "<n<> u<1360> t<Attr_spec> p<1361> c<1355> l<123>>   assign _13_ = _05_ || (* src = "top.v:85" *) _06_;
".

[ERR:UH0700] synth_top.v:124: Unsupported expression "<n<> u<1390> t<Attr_spec> p<1391> c<1385> l<124>>   assign _14_ = _08_ || (* src = "top.v:89" *) _09_;
".

[ERR:UH0700] synth_top.v:127: Unsupported expression "<n<> u<1450> t<Attr_spec> p<1451> c<1445> l<127>>   assign _15_ = _10_ ? (* src = "top.v:77" *) 3'h0 : _02_[2:0];
".

[ERR:UH0700] synth_top.v:128: Unsupported expression "<n<> u<1496> t<Attr_spec> p<1497> c<1491> l<128>>   assign _16_ = _04_ ? (* src = "top.v:76" *) _15_ : count;
".

[ERR:UH0700] synth_top.v:129: Unsupported expression "<n<> u<1530> t<Attr_spec> p<1531> c<1525> l<129>>   assign _00_ = rst ? (* src = "top.v:72" *) _16_ : 3'h0;
".

[ERR:UH0700] synth_top.v:130: Unsupported expression "<n<> u<1564> t<Attr_spec> p<1565> c<1559> l<130>>   assign stop = _13_ ? (* src = "top.v:85" *) 1'h1 : 1'h0;
".

[ERR:UH0700] synth_top.v:131: Unsupported expression "<n<> u<1598> t<Attr_spec> p<1599> c<1593> l<131>>   assign finish = _07_ ? (* src = "top.v:87" *) 1'h1 : 1'h0;
".

[ERR:UH0700] synth_top.v:132: Unsupported expression "<n<> u<1632> t<Attr_spec> p<1633> c<1627> l<132>>   assign busy = _14_ ? (* src = "top.v:89" *) 1'h1 : 1'h0;
".

[WRN:EL0500] synth_top.v:101: Cannot find a module definition for "work@FSM::$fsm ".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 13
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_make top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_make logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:UH0700] synth_top.v:97: Unsupported expression "<n<> u<1018> t<Attr_spec> p<1019> c<1013> l<97>>   assign _02_ = count + (* src = "top.v:80" *) 32'd1;
".

[ERR:UH0700] synth_top.v:98: Unsupported expression "<n<> u<1044> t<Attr_spec> p<1045> c<1039> l<98>>   assign _03_ = ~ (* src = "top.v:43" *) ls;
".

[ERR:UH0700] synth_top.v:120: Unsupported expression "<n<> u<1270> t<Attr_spec> p<1271> c<1265> l<120>>   assign _10_ = count > (* src = "top.v:39" *) 32'd7;
".

[ERR:UH0700] synth_top.v:121: Unsupported expression "<n<> u<1300> t<Attr_spec> p<1301> c<1295> l<121>>   assign _11_ = ls && (* src = "top.v:53" *) rs;
".

[ERR:UH0700] synth_top.v:122: Unsupported expression "<n<> u<1330> t<Attr_spec> p<1331> c<1325> l<122>>   assign _12_ = ls || (* src = "top.v:60" *) rs;
".

[ERR:UH0700] synth_top.v:123: Unsupported expression "<n<> u<1360> t<Attr_spec> p<1361> c<1355> l<123>>   assign _13_ = _05_ || (* src = "top.v:85" *) _06_;
".

[ERR:UH0700] synth_top.v:124: Unsupported expression "<n<> u<1390> t<Attr_spec> p<1391> c<1385> l<124>>   assign _14_ = _08_ || (* src = "top.v:89" *) _09_;
".

[ERR:UH0700] synth_top.v:127: Unsupported expression "<n<> u<1450> t<Attr_spec> p<1451> c<1445> l<127>>   assign _15_ = _10_ ? (* src = "top.v:77" *) 3'h0 : _02_[2:0];
".

[ERR:UH0700] synth_top.v:128: Unsupported expression "<n<> u<1496> t<Attr_spec> p<1497> c<1491> l<128>>   assign _16_ = _04_ ? (* src = "top.v:76" *) _15_ : count;
".

[ERR:UH0700] synth_top.v:129: Unsupported expression "<n<> u<1530> t<Attr_spec> p<1531> c<1525> l<129>>   assign _00_ = rst ? (* src = "top.v:72" *) _16_ : 3'h0;
".

[ERR:UH0700] synth_top.v:130: Unsupported expression "<n<> u<1564> t<Attr_spec> p<1565> c<1559> l<130>>   assign stop = _13_ ? (* src = "top.v:85" *) 1'h1 : 1'h0;
".

[ERR:UH0700] synth_top.v:131: Unsupported expression "<n<> u<1598> t<Attr_spec> p<1599> c<1593> l<131>>   assign finish = _07_ ? (* src = "top.v:87" *) 1'h1 : 1'h0;
".

[ERR:UH0700] synth_top.v:132: Unsupported expression "<n<> u<1632> t<Attr_spec> p<1633> c<1627> l<132>>   assign busy = _14_ ? (* src = "top.v:89" *) 1'h1 : 1'h0;
".

[WRN:EL0500] synth_top.v:101: Cannot find a module definition for "work@FSM::$fsm ".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 13
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_mark top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_mark synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_mark logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_mark testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_status top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_status logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_add top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_add logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:UH0700] synth_top.v:97: Unsupported expression "<n<> u<1018> t<Attr_spec> p<1019> c<1013> l<97>>   assign _02_ = count + (* src = "top.v:80" *) 32'd1;
".

[ERR:UH0700] synth_top.v:98: Unsupported expression "<n<> u<1044> t<Attr_spec> p<1045> c<1039> l<98>>   assign _03_ = ~ (* src = "top.v:43" *) ls;
".

[ERR:UH0700] synth_top.v:120: Unsupported expression "<n<> u<1270> t<Attr_spec> p<1271> c<1265> l<120>>   assign _10_ = count > (* src = "top.v:39" *) 32'd7;
".

[ERR:UH0700] synth_top.v:121: Unsupported expression "<n<> u<1300> t<Attr_spec> p<1301> c<1295> l<121>>   assign _11_ = ls && (* src = "top.v:53" *) rs;
".

[ERR:UH0700] synth_top.v:122: Unsupported expression "<n<> u<1330> t<Attr_spec> p<1331> c<1325> l<122>>   assign _12_ = ls || (* src = "top.v:60" *) rs;
".

[ERR:UH0700] synth_top.v:123: Unsupported expression "<n<> u<1360> t<Attr_spec> p<1361> c<1355> l<123>>   assign _13_ = _05_ || (* src = "top.v:85" *) _06_;
".

[ERR:UH0700] synth_top.v:124: Unsupported expression "<n<> u<1390> t<Attr_spec> p<1391> c<1385> l<124>>   assign _14_ = _08_ || (* src = "top.v:89" *) _09_;
".

[ERR:UH0700] synth_top.v:127: Unsupported expression "<n<> u<1450> t<Attr_spec> p<1451> c<1445> l<127>>   assign _15_ = _10_ ? (* src = "top.v:77" *) 3'h0 : _02_[2:0];
".

[ERR:UH0700] synth_top.v:128: Unsupported expression "<n<> u<1496> t<Attr_spec> p<1497> c<1491> l<128>>   assign _16_ = _04_ ? (* src = "top.v:76" *) _15_ : count;
".

[ERR:UH0700] synth_top.v:129: Unsupported expression "<n<> u<1530> t<Attr_spec> p<1531> c<1525> l<129>>   assign _00_ = rst ? (* src = "top.v:72" *) _16_ : 3'h0;
".

[ERR:UH0700] synth_top.v:130: Unsupported expression "<n<> u<1564> t<Attr_spec> p<1565> c<1559> l<130>>   assign stop = _13_ ? (* src = "top.v:85" *) 1'h1 : 1'h0;
".

[ERR:UH0700] synth_top.v:131: Unsupported expression "<n<> u<1598> t<Attr_spec> p<1599> c<1593> l<131>>   assign finish = _07_ ? (* src = "top.v:87" *) 1'h1 : 1'h0;
".

[ERR:UH0700] synth_top.v:132: Unsupported expression "<n<> u<1632> t<Attr_spec> p<1633> c<1627> l<132>>   assign busy = _14_ ? (* src = "top.v:89" *) 1'h1 : 1'h0;
".

[WRN:EL0500] synth_top.v:101: Cannot find a module definition for "work@FSM::$fsm ".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 13
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_induct top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_induct synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_induct logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_induct testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_simple top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_simple logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_miter top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_miter logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_remove top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_remove logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_purge top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_purge synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_purge logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_purge testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_opt logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[INF:PP0122] Preprocessing source file "./map.map".

[INF:PP0122] Preprocessing source file "./map.map".

[SNT:PA0207] ./map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[WRN:EL0500] synth_top.v:15: Cannot find a module definition for "work@top::INV_X2X2".

[WRN:EL0500] synth_top.v:19: Cannot find a module definition for "work@top::TIEHL".

[WRN:EL0500] synth_top.v:22: Cannot find a module definition for "work@top::DFFARAS_X2X2".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:26: Cannot find a module definition for "work@top::bc".

[WRN:EL0500] top.v:44: Cannot find a module definition for "work@top::demux".

[WRN:EL0500] top.v:61: Cannot find a module definition for "work@top::mux".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat bc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat demux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l demux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/torder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_cd_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/tee top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmuxtree top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/stat_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_assert_assume top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/assertpmux_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/write_file top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_stack top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setattr_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chtype top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sim top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc_feedback top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/show top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/debug top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc_hier_feedback top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top_err_3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top_err_2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/ltp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_abcloop top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/cover_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/check_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sat_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/trace top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/rename top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell_error gold.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l gold.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell_error simlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l simlib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/script top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/wbflip top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/add_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/show_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/show_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/plugin_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splitnets_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/trace_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/assertpmux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_ls top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/insbuf top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/insbuf testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd misc/fmcombine_assert_assume top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:58:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:58:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmux2shiftx_2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/add top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_autotb top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/delete_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/help top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal_ff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/plugin top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splice_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/mutate_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/fmcombine top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/mutate top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chparam_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/onehot top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sim_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/design_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/stat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/rmports top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/design top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connwrappers top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/tcl top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/mutate_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/echo top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/tee_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/qwp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scatter top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splice top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/edgetypes top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/write_file_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setattr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/history top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/blackbox_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splitnets top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setundef_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setundef top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmux2shiftx_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connect_error top_2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connect_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connect top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/hilomap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/check top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/check top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/rename_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/cutpoint top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/fmcombine_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/fmcombine_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell gold.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l gold.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell simlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l simlib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/blackbox top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/supercover top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmux2shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_cd top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/delete top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/cover top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/muxpack top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setattr_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/chparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger_ff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:50: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_aiger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[INF:PP0122] Preprocessing source file "./aig.map".

[INF:PP0122] Preprocessing source file "./aig.map".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[INF:PP0122] Preprocessing source file "./aig.map".

[INF:PP0122] Preprocessing source file "./aig.map".

[SNT:PA0207] top2.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top2.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[INF:PP0122] Preprocessing source file "./aig.map".

[INF:PP0122] Preprocessing source file "./aig.map".

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:33: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd frontends/read_aiger_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_json_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_np testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_verilog_attributes top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_attributes testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_liberty_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_blif_eblif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_verilog_real_value_shift_concat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_real_value_shift_concat top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_real_value_shift_concat testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_json top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd frontends/read_liberty_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_unique_priority top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_unique_priority testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_verilog_comparison top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_comparison testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:76: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:77: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:79: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:80: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd frontends/read_ilang top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_verilog top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_verilog_ff_edge top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_ff_edge testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd frontends/read_liberty_arith testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_enum_typedef top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:117: Syntax error: extraneous input 'endmodule' expecting <EOF>,
endmodule
^-- ./slpp_all/work/./top.v:117:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_enum_typedef testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_verilog_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd frontends/read_verilog_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd frontends/read_json_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/read_blif_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd frontends/read_verilog_for_while top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_for_while testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_verilog_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/verilog_defines_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defines_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_blif_and_or top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_and_or testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_verilog_generate top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_generate testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_n testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_blif_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/verilog_defines top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defines testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_verilog_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_supply top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:90:12: Syntax error: mismatched input ')' expecting ',',
buf (supply1) g1 (y, a);
            ^-- ./slpp_all/work/./top.v:90:12:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_supply testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_verilog_div_mod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_div_mod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd frontends/read_json_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_blif_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_blif_pmux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_pmux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:20: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:31: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_blif top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_always_ff_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_always_ff_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_liberty testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_casez top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_casez testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_interface_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_interface_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_ilang_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd frontends/read_ilang_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_liberty_tech testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_pp testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_liberty_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_automatic_task top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_automatic_task testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_verilog_string top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_string top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_string testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_specify_specparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_specify_specparam testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_json_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_aiger_s2c testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_assert_assume_restrict top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_assert_assume_restrict top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] top2.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top2.v:30:11:.

[ERR:UH0701] top2.v:40: Unsupported statement "<n<> u<348> t<Concurrent_assertion_statement> p<349> c<347> l<40>> 	r1: restrict property (y == cin);
".

[ERR:UH0701] top2.v:40: Unsupported statement "<n<r1> u<332> t<StringConst> p<351> s<350> l<40>> 	r1: restrict property (y == cin);
".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_assert_assume_restrict testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:33: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd frontends/read_verilog_dpi top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_dpi testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_aiger_mult testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_blif_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_param_defparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_param_defparam testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_pn testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_package top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:21: Syntax error: token recognition error at: '\',
\
^-- ./slpp_all/work/./top.v:21:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_package testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_ilang_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/read_verilog_task_func top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_task_func testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd frontends/read_liberty_latch_n testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_json_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/read top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:33: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd frontends/read_liberty_diff_inv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_blif_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd frontends/read_verilog_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd frontends/read_verilog_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd backends common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_verilog_concat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_concat testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_btor_div_mod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_div_mod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_btor_div_mod top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_simplec_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:20: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_spice_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_smt2_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_simplec_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] top2.v:31:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top2.v:31:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_btor_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_btor_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_init_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_init_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_smv_init_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_smv_shift top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shift testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_smv_shift top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shift top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shift testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shift top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_edif_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error top4.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top4.v.log
[ERR:EL0506] No top level module in design.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_btor_pmux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_pmux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:20: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:31: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_intersynth top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_intersynth testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_firrtl_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_btor top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:32:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:32:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_btor top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_pow top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_pow testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_verilog_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd backends/write_blif_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_firrtl_paramod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_paramod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:43: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:61: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_verilog_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_smv_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_smv_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_cmos4 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_cmos4 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_spice top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_spice testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_simplec_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_equal".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_equal".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_equal".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_btor_shift top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shift testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_btor_shift top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd backends/write_btor_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[ERR:EL0506] No top level module in design.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mul top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mul testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_firrtl_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_verilog_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_json_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_json_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_json top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_json testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_edif top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_btor_shift_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shift_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_xaiger_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_xaiger_mem top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_smt2_init_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:32:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:32:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_init_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_smt2_init_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_xaiger_fsm top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:67: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:68: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:69: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:70: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd backends/write_smv_wide top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_wide testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_firrtl top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_btor_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_btor_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_smv_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:46: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_verilog top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_btor_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_btor_fsm top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_nobv top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_nobv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_smv top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_verilog_shift_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shift_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_firrtl_sub top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_sub testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_smv_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:20: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_smt2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_intersynth_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_intersynth_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] top2.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top2.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_equal".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_equal".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_equal".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_smt2_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:20: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_aiger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_aiger top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] top2.v:31:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top2.v:31:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_aiger_error top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_init_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_init_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_btor_init_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_table top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_table testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd backends/write_smt2_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_smt2_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd backends/write_btor_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_btor_and_or top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_and_or testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd backends/write_xaiger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ./slpp_all/work/./top.v:30:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd backends/write_xaiger top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_achronix_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_achronix_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_efinix top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_efinix testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_intel top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_wide_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_wide_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples cmacc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l cmacc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples squarediffmult.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l squarediffmult.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rf_rst.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rf_rst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_tdp_write_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_tdp_write_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_tdp_rf_rf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_tdp_rf_rf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples dynamic_shift_registers_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dynamic_shift_registers_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples black_box_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l black_box_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_pipeline.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_pipeline.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_rf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_rf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples xilinx_ultraram_single_port_write_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_ultraram_single_port_write_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples xilinx_ultraram_single_port_read_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_ultraram_single_port_read_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples presubmult.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l presubmult.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples tristates_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tristates_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples shift_registers_0.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shift_registers_0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples dynpreaddmultadd.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dynpreaddmultadd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples mult_unsigned.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mult_unsigned.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples sfir_shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sfir_shifter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_sdp_read_wider.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_sdp_read_wider.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples ram_simple_dual_one_clock.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ram_simple_dual_one_clock.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_dist.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_dist.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples top_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_tdp_read_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_tdp_read_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples registers_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l registers_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_nc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_nc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples shift_registers_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shift_registers_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples xilinx_ultraram_single_port_no_change.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_ultraram_single_port_no_change.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_nc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_nc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples ram_simple_dual_two_clocks.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ram_simple_dual_two_clocks.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples fsm_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fsm_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_wf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_wf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_sdp_write_wider.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_sdp_write_wider.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_readfirst2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_readfirst2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples tristates_2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tristates_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples latches.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l latches.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rom.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rom.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_init_file.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_init_file.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_ram_1b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_ram_1b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples cmult.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l cmult.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rom_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rom_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_wf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_wf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples squarediffmacc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l squarediffmacc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_wide_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:33: Cannot find a module definition for "work@gp_dffr::GP_DFFR".

[WRN:EL0500] top.v:35: Cannot find a module definition for "work@gp_dffr::GP_INV".

[WRN:EL0500] top.v:22: Cannot find a module definition for "work@gp_dff::GP_DFF".

[WRN:EL0500] top.v:24: Cannot find a module definition for "work@gp_dff::GP_INV".

[WRN:EL0500] top.v:44: Cannot find a module definition for "work@gp_dffs::GP_DFFS".

[WRN:EL0500] top.v:46: Cannot find a module definition for "work@gp_dffs::GP_INV".

[WRN:EL0500] top.v:55: Cannot find a module definition for "work@gp_dffsi::GP_DFFSI".

[WRN:EL0500] top.v:57: Cannot find a module definition for "work@gp_dffsi::GP_INV".

[WRN:EL0500] top.v:66: Cannot find a module definition for "work@gp_latchs::GP_DLATCHS".

[WRN:EL0500] top.v:68: Cannot find a module definition for "work@gp_latchs::GP_INV".

[WRN:EL0512] Nb undefined modules: 10.

[WRN:EL0513] Nb undefined instances: 10.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 12
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_wide_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_intel_a10gx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_a10gx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_gowin top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclone10 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclone10 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_dffs_r top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_dffs_r testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:48: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:49: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_easic_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_easic_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_dsp mul_16_16_keepABP_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_16_16_keepABP_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_dsp mul_32_32_keepB_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_32_32_keepB_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_sf2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_sf2 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_efinix_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_efinix_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry_adders top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry_adders testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:24: Cannot find a module definition for "work@top::SB_RAM40_4K".

[WRN:EL0500] top.v:42: Cannot find a module definition for "work@top::SB_RAM40_4K".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_sf2_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_sf2_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_intel_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_easic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_easic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneive top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneive testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp mul_25s_18s_keepABP_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_25s_18s_keepABP_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp ug901a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp mul_32_32_keepB_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_32_32_keepB_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp ug901b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp macc_25s_18s__49bitaccum.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc_25s_18s__49bitaccum.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multien_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multien_var_len.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_3_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_3_var_len.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17d.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17d.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl ug901a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_fixed_length_other_users_port.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_fixed_length_other_users_port.v.log
[SNT:PA0207] sr_fixed_length_other_users_port.v:7:19: Syntax error: mismatched input 'int' expecting {Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ./slpp_all/work/./sr_fixed_length_other_users_port.v:7:19:.

[ERR:UH0700] sr_fixed_length_other_users_port.v:14: Unsupported expression "<n<> u<319> t<Expression> p<320> l<14>>         assign q[w] = int[w][depth];
".

[ERR:UH0700] sr_fixed_length_other_users_port.v:16: Unsupported expression "<n<> u<361> t<Expression> p<362> l<16>>     assign state = int[0][depth:1];
".

[WRN:EL0500] sr_fixed_length_other_users_port.v:12: Cannot find a module definition for "work@sr_fixed_length_other_users_port::C".

[WRN:EL0500] sr_fixed_length_other_users_port.v:12: Cannot find a module definition for "work@sr_fixed_length_other_users_port::Q".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 4
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v.log
[SNT:PA0207] pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:6:19: Syntax error: mismatched input 'int' expecting {Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ./slpp_all/work/./pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:6:19:.

[ERR:UH0700] pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:14: Unsupported expression "<n<> u<343> t<Expression> p<344> l<14>>         assign t = int[w][depth:1];
".

[WRN:EL0500] pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11: Cannot find a module definition for "work@pos_clk_no_enable_no_init_not_inferred_with_reset_var_len::C".

[WRN:EL0500] pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11: Cannot find a module definition for "work@pos_clk_no_enable_no_init_not_inferred_with_reset_var_len::Q".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 4
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl neg_clk_no_enable_with_init_with_inferred_N_width.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l neg_clk_no_enable_with_init_with_inferred_N_width.v.log
[SNT:PA0207] neg_clk_no_enable_with_init_with_inferred_N_width.v:6:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [depth-1:0] int [width-1:0];
                    ^-- ./slpp_all/work/./neg_clk_no_enable_with_init_with_inferred_N_width.v:6:20:.

[ERR:UH0701] neg_clk_no_enable_with_init_with_inferred_N_width.v:3: Unsupported statement "<n<> u<0> t<Null_rule> p<447> s<446> l<3>> (* top *)
".

[ERR:UH0700] neg_clk_no_enable_with_init_with_inferred_N_width.v:15: Unsupported expression "<n<> u<261> t<Expression> p<262> l<15>>             assign q[w] = int[w];
".

[ERR:UH0700] neg_clk_no_enable_with_init_with_inferred_N_width.v:19: Unsupported expression "<n<> u<367> t<Expression> p<368> l<19>>             assign q[w] = int[w][depth-1];
".

[WRN:EL0500] neg_clk_no_enable_with_init_with_inferred_N_width.v:14: Cannot find a module definition for "work@neg_clk_no_enable_with_init_with_inferred_N_width::i".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 3
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test21b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test21b.v.log
[SNT:PA0207] test21b.v:3:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [depth-1:0] int;
                    ^-- ./slpp_all/work/./test21b.v:3:20:.

[ERR:UH0701] test21b.v:1: Unsupported statement "<n<> u<0> t<Null_rule> p<357> s<356> l<1>> (* top *)
".

[ERR:UH0700] test21b.v:15: Unsupported expression "<n<> u<300> t<Expression> p<301> l<15>>         assign q = int[depth-1];
".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl pos_clk_no_enable_no_init_not_inferred_with_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pos_clk_no_enable_no_init_not_inferred_with_reset.v.log
[SNT:PA0207] pos_clk_no_enable_no_init_not_inferred_with_reset.v:6:19: Syntax error: mismatched input 'int' expecting {Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ./slpp_all/work/./pos_clk_no_enable_no_init_not_inferred_with_reset.v:6:19:.

[ERR:UH0700] pos_clk_no_enable_no_init_not_inferred_with_reset.v:13: Unsupported expression "<n<> u<304> t<Expression> p<305> l<13>>         assign q[w] = int[w][depth];
".

[WRN:EL0500] pos_clk_no_enable_no_init_not_inferred_with_reset.v:11: Cannot find a module definition for "work@pos_clk_no_enable_no_init_not_inferred_with_reset::C".

[WRN:EL0500] pos_clk_no_enable_no_init_not_inferred_with_reset.v:11: Cannot find a module definition for "work@pos_clk_no_enable_no_init_not_inferred_with_reset::Q".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 4
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17c.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17c.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multien.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multien.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_var_length_other_users_port.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_var_length_other_users_port.v.log
[SNT:PA0207] sr_var_length_other_users_port.v:7:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [depth-1:0] int [width-1:0];
                    ^-- ./slpp_all/work/./sr_var_length_other_users_port.v:7:20:.

[ERR:UH0701] sr_var_length_other_users_port.v:4: Unsupported statement "<n<> u<0> t<Null_rule> p<542> s<541> l<4>> (* top *)
".

[ERR:UH0700] sr_var_length_other_users_port.v:16: Unsupported expression "<n<> u<315> t<Expression> p<316> l<16>>             assign q[w] = int[w];
".

[ERR:UH0700] sr_var_length_other_users_port.v:20: Unsupported expression "<n<> u<436> t<Expression> p<437> l<20>>             assign q[w] = int[w][l];
".

[ERR:UH0700] sr_var_length_other_users_port.v:23: Unsupported expression "<n<> u<481> t<Expression> p<482> l<23>>     assign state = int[0];
".

[WRN:EL0500] sr_var_length_other_users_port.v:15: Cannot find a module definition for "work@sr_var_length_other_users_port::i".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 4
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v.log
[SNT:PA0207] neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:6:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [depth-1:0] int [width-1:0];
                    ^-- ./slpp_all/work/./neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:6:20:.

[ERR:UH0701] neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:3: Unsupported statement "<n<> u<0> t<Null_rule> p<542> s<541> l<3>> (* top *)
".

[ERR:UH0700] neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:15: Unsupported expression "<n<> u<318> t<Expression> p<319> l<15>>             assign q[w] = int[w];
".

[ERR:UH0700] neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:19: Unsupported expression "<n<> u<466> t<Expression> p<467> l<19>>             assign q[w] = int[w][l];
".

[WRN:EL0500] neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:14: Cannot find a module definition for "work@neg_clk_no_enable_with_init_with_inferred_with_reset_var_len::a".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 3
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl pos_clk_no_enable_no_init_not_inferred_N_width.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pos_clk_no_enable_no_init_not_inferred_N_width.v.log
[SNT:PA0207] pos_clk_no_enable_no_init_not_inferred_N_width.v:6:19: Syntax error: mismatched input 'int' expecting {Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ./slpp_all/work/./pos_clk_no_enable_no_init_not_inferred_N_width.v:6:19:.

[ERR:UH0700] pos_clk_no_enable_no_init_not_inferred_N_width.v:13: Unsupported expression "<n<> u<297> t<Expression> p<298> l<13>>         assign q[w] = int[w][depth];
".

[WRN:EL0500] pos_clk_no_enable_no_init_not_inferred_N_width.v:11: Cannot find a module definition for "work@pos_clk_no_enable_no_init_not_inferred_N_width::C".

[WRN:EL0500] pos_clk_no_enable_no_init_not_inferred_N_width.v:11: Cannot find a module definition for "work@pos_clk_no_enable_no_init_not_inferred_N_width::Q".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 4
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_var_length_other_users_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_var_length_other_users_xor.v.log
[SNT:PA0207] sr_var_length_other_users_xor.v:7:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [depth-1:0] int [width-1:0];
                    ^-- ./slpp_all/work/./sr_var_length_other_users_xor.v:7:20:.

[ERR:UH0701] sr_var_length_other_users_xor.v:4: Unsupported statement "<n<> u<0> t<Null_rule> p<557> s<556> l<4>> (* top *)
".

[ERR:UH0700] sr_var_length_other_users_xor.v:16: Unsupported expression "<n<> u<315> t<Expression> p<316> l<16>>             assign q[w] = int[w];
".

[ERR:UH0700] sr_var_length_other_users_xor.v:20: Unsupported expression "<n<> u<436> t<Expression> p<437> l<20>>             assign q[w] = int[w][l];
".

[ERR:UH0700] sr_var_length_other_users_xor.v:23: Unsupported expression "<n<> u<490> t<Expression> p<491> l<23>>     assign state = {depth{^int[0]}};
".

[WRN:EL0500] sr_var_length_other_users_xor.v:15: Cannot find a module definition for "work@sr_var_length_other_users_xor::i".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 4
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_3_fdre.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_3_fdre.v.log
[WRN:EL0500] rotate_3_fdre.v:4: Cannot find a module definition for "work@rotate_3_fdre::FDRE".

[WRN:EL0500] rotate_3_fdre.v:5: Cannot find a module definition for "work@rotate_3_fdre::FDRE".

[WRN:EL0500] rotate_3_fdre.v:6: Cannot find a module definition for "work@rotate_3_fdre::FDRE".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_7_fdre_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_7_fdre_reset.v.log
[WRN:EL0500] rotate_7_fdre_reset.v:4: Cannot find a module definition for "work@rotate_7_fdre_reset::FDRE".

[WRN:EL0500] rotate_7_fdre_reset.v:5: Cannot find a module definition for "work@rotate_7_fdre_reset::FDRE".

[WRN:EL0500] rotate_7_fdre_reset.v:6: Cannot find a module definition for "work@rotate_7_fdre_reset::FDRE".

[WRN:EL0500] rotate_7_fdre_reset.v:7: Cannot find a module definition for "work@rotate_7_fdre_reset::FDRE".

[WRN:EL0500] rotate_7_fdre_reset.v:8: Cannot find a module definition for "work@rotate_7_fdre_reset::FDRE".

[WRN:EL0500] rotate_7_fdre_reset.v:9: Cannot find a module definition for "work@rotate_7_fdre_reset::FDRE".

[WRN:EL0500] rotate_7_fdre_reset.v:10: Cannot find a module definition for "work@rotate_7_fdre_reset::FDRE".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 7.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl ug901b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl neg_clk_no_enable_with_init_with_inferred_with_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l neg_clk_no_enable_with_init_with_inferred_with_reset.v.log
[SNT:PA0207] neg_clk_no_enable_with_init_with_inferred_with_reset.v:6:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [depth-1:0] int [width-1:0];
                    ^-- ./slpp_all/work/./neg_clk_no_enable_with_init_with_inferred_with_reset.v:6:20:.

[ERR:UH0701] neg_clk_no_enable_with_init_with_inferred_with_reset.v:3: Unsupported statement "<n<> u<0> t<Null_rule> p<525> s<524> l<3>> (* top *)
".

[ERR:UH0700] neg_clk_no_enable_with_init_with_inferred_with_reset.v:15: Unsupported expression "<n<> u<302> t<Expression> p<303> l<15>>             assign q[w] = int[w];
".

[ERR:UH0700] neg_clk_no_enable_with_init_with_inferred_with_reset.v:19: Unsupported expression "<n<> u<445> t<Expression> p<446> l<19>>             assign q[w] = int[w][depth-1];
".

[WRN:EL0500] neg_clk_no_enable_with_init_with_inferred_with_reset.v:14: Cannot find a module definition for "work@neg_clk_no_enable_with_init_with_inferred_with_reset::i".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 3
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_7_fdre_param.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_7_fdre_param.v.log
[WRN:EL0500] rotate_7_fdre_param.v:5: Cannot find a module definition for "work@rotate_7_fdre_param::FDRE".

[WRN:EL0500] rotate_7_fdre_param.v:6: Cannot find a module definition for "work@rotate_7_fdre_param::FDRE".

[WRN:EL0500] rotate_7_fdre_param.v:7: Cannot find a module definition for "work@rotate_7_fdre_param::FDRE".

[WRN:EL0500] rotate_7_fdre_param.v:8: Cannot find a module definition for "work@rotate_7_fdre_param::FDRE".

[WRN:EL0500] rotate_7_fdre_param.v:9: Cannot find a module definition for "work@rotate_7_fdre_param::FDRE".

[WRN:EL0500] rotate_7_fdre_param.v:10: Cannot find a module definition for "work@rotate_7_fdre_param::FDRE".

[WRN:EL0500] rotate_7_fdre_param.v:11: Cannot find a module definition for "work@rotate_7_fdre_param::FDRE".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 7.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl ug901c.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901c.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17e.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17e.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multiclock_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multiclock_var_len.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_fixed_length_other_users_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_fixed_length_other_users_xor.v.log
[SNT:PA0207] sr_fixed_length_other_users_xor.v:7:19: Syntax error: mismatched input 'int' expecting {Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ./slpp_all/work/./sr_fixed_length_other_users_xor.v:7:19:.

[ERR:UH0700] sr_fixed_length_other_users_xor.v:14: Unsupported expression "<n<> u<325> t<Expression> p<326> l<14>>         assign q[w] = int[w][depth];
".

[ERR:UH0700] sr_fixed_length_other_users_xor.v:16: Unsupported expression "<n<> u<367> t<Expression> p<368> l<16>>     assign state = int[0][depth:1];
".

[WRN:EL0500] sr_fixed_length_other_users_xor.v:12: Cannot find a module definition for "work@sr_fixed_length_other_users_xor::C".

[WRN:EL0500] sr_fixed_length_other_users_xor.v:12: Cannot find a module definition for "work@sr_fixed_length_other_users_xor::Q".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 4
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multiclock.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multiclock.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test21a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test21a.v.log
[SNT:PA0207] test21a.v:4:19: Syntax error: mismatched input 'int' expecting {Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int;
                   ^-- ./slpp_all/work/./test21a.v:4:19:.

[ERR:UH0700] test21a.v:11: Unsupported expression "<n<> u<240> t<Expression> p<241> l<11>>     assign q = int[depth];
".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[0]::C".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[0]::Q".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[1]::C".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[1]::Q".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[2]::C".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[2]::Q".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[3]::C".

[WRN:EL0500] test21a.v:8: Cannot find a module definition for "work@test21a.genblk1[3]::Q".

[WRN:EL0512] Nb undefined modules: 8.

[WRN:EL0513] Nb undefined instances: 12.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 10
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test20.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test20.v.log
[SNT:PA0207] test20.v:4:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [width-1:0] int [depth-1:0];
                    ^-- ./slpp_all/work/./test20.v:4:20:.

[ERR:UH0701] test20.v:1: Unsupported statement "<n<> u<0> t<Null_rule> p<473> s<472> l<1>> (* top *)
".

[ERR:UH0700] test20.v:19: Unsupported expression "<n<> u<413> t<Expression> p<414> l<19>>     assign z = int[depth-1];
".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneiv top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneiv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_wide_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_wide_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclonev top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclonev testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/xilinx_srl top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_srl testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_achronix top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_achronix testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd architecture/synth_ice40 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd yosys/yosys_backends top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_header top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_quiet top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_write_des_to_file top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_frontends top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_no_footer top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_regexp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_help_for_command top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_tcl_script top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_no_banner top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_enable_tracing top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_regexp_w top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_synth top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_abort top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_script top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_regexp_e top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_detailed_timing top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_command_list top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_time top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_dependencies top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_exec_command top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_log_file top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_globally_en_log_mes top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_version top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_macro top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_randomize_alloc_point_addr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_headers top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_help top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_log_file_lb_mode top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd bigsim/picorv32/sim testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:163: Cannot find a module definition for "work@picorv32_wrapper::picorv32_axi".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd bigsim/picorv32/rtl picorv32.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l picorv32.v.log
[WRN:PP0113] picorv32.v:30:10: Unused macro argument "debug_command".

[WRN:PP0113] picorv32.v:42:10: Unused macro argument "assert_expr".

[ERR:UH0701] picorv32.v:326: Unsupported statement "<n<> u<2470> t<Attribute_instance> p<2647> c<2469> s<2646> l<326>> 		(* parallel_case *)
".

[ERR:UH0701] picorv32.v:397: Unsupported statement "<n<> u<3698> t<Attribute_instance> p<4191> c<3697> s<4190> l<397>> 		(* full_case *)
".

[ERR:UH0701] picorv32.v:1112: Unsupported statement "<n<> u<17025> t<Attribute_instance> p<17293> c<17024> s<17292> l<1112>> 			case (1'b1)
".

[ERR:UH0701] picorv32.v:1242: Unsupported statement "<n<> u<19007> t<Attribute_instance> p<19204> c<19003> s<19203> l<1242>> 		case (1'b1)
".

[ERR:UH0701] picorv32.v:1259: Unsupported statement "<n<> u<19227> t<Attribute_instance> p<19455> c<19223> s<19454> l<1259>> 		case (1'b1)
".

[ERR:UH0701] picorv32.v:1305: Unsupported statement "<n<> u<19758> t<Attribute_instance> p<20001> c<19757> s<20000> l<1305>> 			case (1'b1)
".

[ERR:UH0701] picorv32.v:1482: Unsupported statement "<n<> u<21377> t<Attribute_instance> p<26426> c<21373> s<26425> l<1482>> 		case (cpu_state)
".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 2
[   NOTE] : 0
Processing: -cd bigsim/navre/sim sieve.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sieve.v.log
[SNT:PA0207] sieve.v:1:4: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '[',
pmem[   0] = 16'hc00c;
    ^-- ./slpp_all/work/./sieve.v:1:4:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd bigsim/navre/sim bench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bench.v.log
[WRN:EL0500] bench.v:28: Cannot find a module definition for "work@testbench::softusb_navre".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd bigsim/navre/rtl softusb_navre.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l softusb_navre.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00931 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01093 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01023 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:5: Cannot find a module definition for "work@mux_case_5_1::$shiftx ".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00888 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00085 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00085 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] top_fault.v:1:21: Syntax error: extraneous input ''sh0' expecting ';',
module a;assign a = 0'sh0;
                     ^-- ./slpp_all/work/./top_fault.v:1:21:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00085 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00091 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00091 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_01014 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01259 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01223 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01220 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00289 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00289 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_01161 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00283 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00283 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::assert_X".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00342 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00342 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00642 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00642 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00708 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00835 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00083 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00083 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[ERR:EL0514] top_fault.v:4: Undefined variable: b.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00083 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00865 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00018 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00018 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00981 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:UH0700] top.v:62: Unsupported expression "<n<> u<1055> t<Attr_spec> p<1056> c<1050> l<62>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:63: Unsupported expression "<n<> u<1085> t<Attr_spec> p<1086> c<1080> l<63>>   assign \$13  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 1'h1;
".

[ERR:UH0700] top.v:64: Unsupported expression "<n<> u<1115> t<Attr_spec> p<1116> c<1110> l<64>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:65: Unsupported expression "<n<> u<1145> t<Attr_spec> p<1146> c<1140> l<65>>   assign \$18  = empty0 <<< (* src = "attacks-qbb.py:35" *) 2'h2;
".

[ERR:UH0700] top.v:66: Unsupported expression "<n<> u<1171> t<Attr_spec> p<1172> c<1166> l<66>>   assign \$1  = ~ (* src = "attacks-qbb.py:177" *) 8'hff;
".

[ERR:UH0700] top.v:67: Unsupported expression "<n<> u<1200> t<Attr_spec> p<1201> c<1195> l<67>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:68: Unsupported expression "<n<> u<1230> t<Attr_spec> p<1231> c<1225> l<68>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:69: Unsupported expression "<n<> u<1260> t<Attr_spec> p<1261> c<1255> l<69>>   assign \$25  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 2'h2;
".

[ERR:UH0700] top.v:70: Unsupported expression "<n<> u<1290> t<Attr_spec> p<1291> c<1285> l<70>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:71: Unsupported expression "<n<> u<1320> t<Attr_spec> p<1321> c<1315> l<71>>   assign \$30  = empty1 <<< (* src = "attacks-qbb.py:37" *) 3'h4;
".

[ERR:UH0700] top.v:72: Unsupported expression "<n<> u<1350> t<Attr_spec> p<1351> c<1345> l<72>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:73: Unsupported expression "<n<> u<1380> t<Attr_spec> p<1381> c<1375> l<73>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:74: Unsupported expression "<n<> u<1410> t<Attr_spec> p<1411> c<1405> l<74>>   assign \$37  = empty2 <<< (* src = "attacks-qbb.py:38" *) 1'h1;
".

[ERR:UH0700] top.v:75: Unsupported expression "<n<> u<1440> t<Attr_spec> p<1441> c<1435> l<75>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:76: Unsupported expression "<n<> u<1466> t<Attr_spec> p<1467> c<1461> l<76>>   assign \$39  = ~ (* src = "attacks-qbb.py:177" *) 8'hff;
".

[ERR:UH0700] top.v:77: Unsupported expression "<n<> u<1495> t<Attr_spec> p<1496> c<1490> l<77>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:78: Unsupported expression "<n<> u<1525> t<Attr_spec> p<1526> c<1520> l<78>>   assign \$6  = empty <<< (* src = "attacks-qbb.py:33" *) 1'h1;
".

[ERR:UH0700] top.v:79: Unsupported expression "<n<> u<1555> t<Attr_spec> p<1556> c<1550> l<79>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:180: Unsupported expression "<n<> u<3183> t<Attr_spec> p<3184> c<3178> l<180>>   assign \$11  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 4'h8;
".

[ERR:UH0700] top.v:181: Unsupported expression "<n<> u<3213> t<Attr_spec> p<3214> c<3208> l<181>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:182: Unsupported expression "<n<> u<3243> t<Attr_spec> p<3244> c<3238> l<182>>   assign \$16  = empty0 <<< (* src = "attacks-qbb.py:35" *) 5'h10;
".

[ERR:UH0700] top.v:183: Unsupported expression "<n<> u<3273> t<Attr_spec> p<3274> c<3268> l<183>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:184: Unsupported expression "<n<> u<3303> t<Attr_spec> p<3304> c<3298> l<184>>   assign \$1  = pieces & (* src = "attacks-qbb.py:32" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:185: Unsupported expression "<n<> u<3333> t<Attr_spec> p<3334> c<3328> l<185>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:186: Unsupported expression "<n<> u<3363> t<Attr_spec> p<3364> c<3358> l<186>>   assign \$23  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 5'h10;
".

[ERR:UH0700] top.v:187: Unsupported expression "<n<> u<3393> t<Attr_spec> p<3394> c<3388> l<187>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:188: Unsupported expression "<n<> u<3423> t<Attr_spec> p<3424> c<3418> l<188>>   assign \$28  = empty1 <<< (* src = "attacks-qbb.py:37" *) 6'h20;
".

[ERR:UH0700] top.v:189: Unsupported expression "<n<> u<3453> t<Attr_spec> p<3454> c<3448> l<189>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:190: Unsupported expression "<n<> u<3483> t<Attr_spec> p<3484> c<3478> l<190>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:191: Unsupported expression "<n<> u<3513> t<Attr_spec> p<3514> c<3508> l<191>>   assign \$35  = empty2 <<< (* src = "attacks-qbb.py:38" *) 4'h8;
".

[ERR:UH0700] top.v:192: Unsupported expression "<n<> u<3543> t<Attr_spec> p<3544> c<3538> l<192>>   assign \$37  = \$35  & (* src = "attacks-qbb.py:38" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:193: Unsupported expression "<n<> u<3573> t<Attr_spec> p<3574> c<3568> l<193>>   assign \$4  = empty <<< (* src = "attacks-qbb.py:33" *) 4'h8;
".

[ERR:UH0700] top.v:194: Unsupported expression "<n<> u<3603> t<Attr_spec> p<3604> c<3598> l<194>>   assign \$6  = pieces0 & (* src = "attacks-qbb.py:33" *) \$4 ;
".

[ERR:UH0700] top.v:195: Unsupported expression "<n<> u<3633> t<Attr_spec> p<3634> c<3628> l<195>>   assign \$8  = empty | (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:298: Unsupported expression "<n<> u<5305> t<Attr_spec> p<5306> c<5300> l<298>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:299: Unsupported expression "<n<> u<5335> t<Attr_spec> p<5336> c<5330> l<299>>   assign \$13  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 4'h9;
".

[ERR:UH0700] top.v:300: Unsupported expression "<n<> u<5365> t<Attr_spec> p<5366> c<5360> l<300>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:301: Unsupported expression "<n<> u<5395> t<Attr_spec> p<5396> c<5390> l<301>>   assign \$18  = empty0 <<< (* src = "attacks-qbb.py:35" *) 5'h12;
".

[ERR:UH0700] top.v:302: Unsupported expression "<n<> u<5421> t<Attr_spec> p<5422> c<5416> l<302>>   assign \$1  = ~ (* src = "attacks-qbb.py:176" *) 8'hff;
".

[ERR:UH0700] top.v:303: Unsupported expression "<n<> u<5450> t<Attr_spec> p<5451> c<5445> l<303>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:304: Unsupported expression "<n<> u<5480> t<Attr_spec> p<5481> c<5475> l<304>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:305: Unsupported expression "<n<> u<5510> t<Attr_spec> p<5511> c<5505> l<305>>   assign \$25  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 5'h12;
".

[ERR:UH0700] top.v:306: Unsupported expression "<n<> u<5540> t<Attr_spec> p<5541> c<5535> l<306>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:307: Unsupported expression "<n<> u<5570> t<Attr_spec> p<5571> c<5565> l<307>>   assign \$30  = empty1 <<< (* src = "attacks-qbb.py:37" *) 6'h24;
".

[ERR:UH0700] top.v:308: Unsupported expression "<n<> u<5600> t<Attr_spec> p<5601> c<5595> l<308>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:309: Unsupported expression "<n<> u<5630> t<Attr_spec> p<5631> c<5625> l<309>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:310: Unsupported expression "<n<> u<5660> t<Attr_spec> p<5661> c<5655> l<310>>   assign \$37  = empty2 <<< (* src = "attacks-qbb.py:38" *) 4'h9;
".

[ERR:UH0700] top.v:311: Unsupported expression "<n<> u<5690> t<Attr_spec> p<5691> c<5685> l<311>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:312: Unsupported expression "<n<> u<5716> t<Attr_spec> p<5717> c<5711> l<312>>   assign \$39  = ~ (* src = "attacks-qbb.py:176" *) 8'hff;
".

[ERR:UH0700] top.v:313: Unsupported expression "<n<> u<5745> t<Attr_spec> p<5746> c<5740> l<313>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:314: Unsupported expression "<n<> u<5775> t<Attr_spec> p<5776> c<5770> l<314>>   assign \$6  = empty <<< (* src = "attacks-qbb.py:33" *) 4'h9;
".

[ERR:UH0700] top.v:315: Unsupported expression "<n<> u<5805> t<Attr_spec> p<5806> c<5800> l<315>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:418: Unsupported expression "<n<> u<7477> t<Attr_spec> p<7478> c<7472> l<418>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:419: Unsupported expression "<n<> u<7513> t<Attr_spec> p<7514> c<7508> l<419>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:420: Unsupported expression "<n<> u<7549> t<Attr_spec> p<7550> c<7544> l<420>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:421: Unsupported expression "<n<> u<7585> t<Attr_spec> p<7586> c<7580> l<421>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:422: Unsupported expression "<n<> u<7617> t<Attr_spec> p<7618> c<7612> l<422>>   assign \$1  = ~ (* src = "attacks-qbb.py:182" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:423: Unsupported expression "<n<> u<7646> t<Attr_spec> p<7647> c<7641> l<423>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:424: Unsupported expression "<n<> u<7676> t<Attr_spec> p<7677> c<7671> l<424>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:425: Unsupported expression "<n<> u<7712> t<Attr_spec> p<7713> c<7707> l<425>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:426: Unsupported expression "<n<> u<7748> t<Attr_spec> p<7749> c<7743> l<426>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:427: Unsupported expression "<n<> u<7784> t<Attr_spec> p<7785> c<7779> l<427>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe4);
".

[ERR:UH0700] top.v:428: Unsupported expression "<n<> u<7820> t<Attr_spec> p<7821> c<7815> l<428>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:429: Unsupported expression "<n<> u<7850> t<Attr_spec> p<7851> c<7845> l<429>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:430: Unsupported expression "<n<> u<7886> t<Attr_spec> p<7887> c<7881> l<430>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:431: Unsupported expression "<n<> u<7922> t<Attr_spec> p<7923> c<7917> l<431>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:432: Unsupported expression "<n<> u<7948> t<Attr_spec> p<7949> c<7943> l<432>>   assign \$39  = ~ (* src = "attacks-qbb.py:182" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:433: Unsupported expression "<n<> u<7977> t<Attr_spec> p<7978> c<7972> l<433>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:434: Unsupported expression "<n<> u<8013> t<Attr_spec> p<8014> c<8008> l<434>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:435: Unsupported expression "<n<> u<8049> t<Attr_spec> p<8050> c<8044> l<435>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:536: Unsupported expression "<n<> u<9683> t<Attr_spec> p<9684> c<9678> l<536>>   assign \$11  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:537: Unsupported expression "<n<> u<9719> t<Attr_spec> p<9720> c<9714> l<537>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:538: Unsupported expression "<n<> u<9755> t<Attr_spec> p<9756> c<9750> l<538>>   assign \$16  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff0);
".

[ERR:UH0700] top.v:539: Unsupported expression "<n<> u<9791> t<Attr_spec> p<9792> c<9786> l<539>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:540: Unsupported expression "<n<> u<9821> t<Attr_spec> p<9822> c<9816> l<540>>   assign \$1  = pieces & (* src = "attacks-qbb.py:32" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:541: Unsupported expression "<n<> u<9851> t<Attr_spec> p<9852> c<9846> l<541>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:542: Unsupported expression "<n<> u<9887> t<Attr_spec> p<9888> c<9882> l<542>>   assign \$23  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff0);
".

[ERR:UH0700] top.v:543: Unsupported expression "<n<> u<9923> t<Attr_spec> p<9924> c<9918> l<543>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:544: Unsupported expression "<n<> u<9959> t<Attr_spec> p<9960> c<9954> l<544>>   assign \$28  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe0);
".

[ERR:UH0700] top.v:545: Unsupported expression "<n<> u<9995> t<Attr_spec> p<9996> c<9990> l<545>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:546: Unsupported expression "<n<> u<10025> t<Attr_spec> p<10026> c<10020> l<546>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:547: Unsupported expression "<n<> u<10061> t<Attr_spec> p<10062> c<10056> l<547>>   assign \$35  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:548: Unsupported expression "<n<> u<10097> t<Attr_spec> p<10098> c<10092> l<548>>   assign \$37  = \$35  & (* src = "attacks-qbb.py:38" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:549: Unsupported expression "<n<> u<10133> t<Attr_spec> p<10134> c<10128> l<549>>   assign \$4  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:550: Unsupported expression "<n<> u<10169> t<Attr_spec> p<10170> c<10164> l<550>>   assign \$6  = pieces0 & (* src = "attacks-qbb.py:33" *) \$4 ;
".

[ERR:UH0700] top.v:551: Unsupported expression "<n<> u<10199> t<Attr_spec> p<10200> c<10194> l<551>>   assign \$8  = empty | (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:654: Unsupported expression "<n<> u<11871> t<Attr_spec> p<11872> c<11866> l<654>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:655: Unsupported expression "<n<> u<11907> t<Attr_spec> p<11908> c<11902> l<655>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:656: Unsupported expression "<n<> u<11943> t<Attr_spec> p<11944> c<11938> l<656>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:657: Unsupported expression "<n<> u<11979> t<Attr_spec> p<11980> c<11974> l<657>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:658: Unsupported expression "<n<> u<12011> t<Attr_spec> p<12012> c<12006> l<658>>   assign \$1  = ~ (* src = "attacks-qbb.py:178" *) 8'hff;
".

[ERR:UH0700] top.v:659: Unsupported expression "<n<> u<12040> t<Attr_spec> p<12041> c<12035> l<659>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:660: Unsupported expression "<n<> u<12070> t<Attr_spec> p<12071> c<12065> l<660>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:661: Unsupported expression "<n<> u<12106> t<Attr_spec> p<12107> c<12101> l<661>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:662: Unsupported expression "<n<> u<12142> t<Attr_spec> p<12143> c<12137> l<662>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:663: Unsupported expression "<n<> u<12178> t<Attr_spec> p<12179> c<12173> l<663>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe4);
".

[ERR:UH0700] top.v:664: Unsupported expression "<n<> u<12214> t<Attr_spec> p<12215> c<12209> l<664>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:665: Unsupported expression "<n<> u<12244> t<Attr_spec> p<12245> c<12239> l<665>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:666: Unsupported expression "<n<> u<12280> t<Attr_spec> p<12281> c<12275> l<666>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:667: Unsupported expression "<n<> u<12316> t<Attr_spec> p<12317> c<12311> l<667>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:668: Unsupported expression "<n<> u<12342> t<Attr_spec> p<12343> c<12337> l<668>>   assign \$39  = ~ (* src = "attacks-qbb.py:178" *) 8'hff;
".

[ERR:UH0700] top.v:669: Unsupported expression "<n<> u<12371> t<Attr_spec> p<12372> c<12366> l<669>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:670: Unsupported expression "<n<> u<12407> t<Attr_spec> p<12408> c<12402> l<670>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:671: Unsupported expression "<n<> u<12443> t<Attr_spec> p<12444> c<12438> l<671>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:774: Unsupported expression "<n<> u<14115> t<Attr_spec> p<14116> c<14110> l<774>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:775: Unsupported expression "<n<> u<14151> t<Attr_spec> p<14152> c<14146> l<775>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:776: Unsupported expression "<n<> u<14187> t<Attr_spec> p<14188> c<14182> l<776>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:777: Unsupported expression "<n<> u<14223> t<Attr_spec> p<14224> c<14218> l<777>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hffffffffffffffee);
".

[ERR:UH0700] top.v:778: Unsupported expression "<n<> u<14255> t<Attr_spec> p<14256> c<14250> l<778>>   assign \$1  = ~ (* src = "attacks-qbb.py:180" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:779: Unsupported expression "<n<> u<14284> t<Attr_spec> p<14285> c<14279> l<779>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:780: Unsupported expression "<n<> u<14314> t<Attr_spec> p<14315> c<14309> l<780>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:781: Unsupported expression "<n<> u<14350> t<Attr_spec> p<14351> c<14345> l<781>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hffffffffffffffee);
".

[ERR:UH0700] top.v:782: Unsupported expression "<n<> u<14386> t<Attr_spec> p<14387> c<14381> l<782>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:783: Unsupported expression "<n<> u<14422> t<Attr_spec> p<14423> c<14417> l<783>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffdc);
".

[ERR:UH0700] top.v:784: Unsupported expression "<n<> u<14458> t<Attr_spec> p<14459> c<14453> l<784>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:785: Unsupported expression "<n<> u<14488> t<Attr_spec> p<14489> c<14483> l<785>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:786: Unsupported expression "<n<> u<14524> t<Attr_spec> p<14525> c<14519> l<786>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:787: Unsupported expression "<n<> u<14560> t<Attr_spec> p<14561> c<14555> l<787>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:788: Unsupported expression "<n<> u<14586> t<Attr_spec> p<14587> c<14581> l<788>>   assign \$39  = ~ (* src = "attacks-qbb.py:180" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:789: Unsupported expression "<n<> u<14615> t<Attr_spec> p<14616> c<14610> l<789>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:790: Unsupported expression "<n<> u<14651> t<Attr_spec> p<14652> c<14646> l<790>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:791: Unsupported expression "<n<> u<14687> t<Attr_spec> p<14688> c<14682> l<791>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:891: Unsupported expression "<n<> u<16293> t<Attr_spec> p<16294> c<16288> l<891>>   assign \$9  = empty | (* src = "attacks-qbb.py:33" *) \$7 ;
".

[ERR:UH0700] top.v:892: Unsupported expression "<n<> u<16329> t<Attr_spec> p<16330> c<16324> l<892>>   assign \$11  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:893: Unsupported expression "<n<> u<16365> t<Attr_spec> p<16366> c<16360> l<893>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:894: Unsupported expression "<n<> u<16401> t<Attr_spec> p<16402> c<16396> l<894>>   assign \$16  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffffe);
".

[ERR:UH0700] top.v:895: Unsupported expression "<n<> u<16437> t<Attr_spec> p<16438> c<16432> l<895>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:896: Unsupported expression "<n<> u<16463> t<Attr_spec> p<16464> c<16458> l<896>>   assign \$1  = ~ (* src = "attacks-qbb.py:181" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:897: Unsupported expression "<n<> u<16492> t<Attr_spec> p<16493> c<16487> l<897>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:898: Unsupported expression "<n<> u<16528> t<Attr_spec> p<16529> c<16523> l<898>>   assign \$23  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffffe);
".

[ERR:UH0700] top.v:899: Unsupported expression "<n<> u<16564> t<Attr_spec> p<16565> c<16559> l<899>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:900: Unsupported expression "<n<> u<16600> t<Attr_spec> p<16601> c<16595> l<900>>   assign \$28  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hfffffffffffffffc);
".

[ERR:UH0700] top.v:901: Unsupported expression "<n<> u<16636> t<Attr_spec> p<16637> c<16631> l<901>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:902: Unsupported expression "<n<> u<16666> t<Attr_spec> p<16667> c<16661> l<902>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:903: Unsupported expression "<n<> u<16702> t<Attr_spec> p<16703> c<16697> l<903>>   assign \$34  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:904: Unsupported expression "<n<> u<16734> t<Attr_spec> p<16735> c<16729> l<904>>   assign \$36  = ~ (* src = "attacks-qbb.py:181" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:905: Unsupported expression "<n<> u<16763> t<Attr_spec> p<16764> c<16758> l<905>>   assign \$38  = \$34  & (* src = "attacks-qbb.py:38" *) \$36 ;
".

[ERR:UH0700] top.v:906: Unsupported expression "<n<> u<16793> t<Attr_spec> p<16794> c<16788> l<906>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:907: Unsupported expression "<n<> u<16829> t<Attr_spec> p<16830> c<16824> l<907>>   assign \$5  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:908: Unsupported expression "<n<> u<16865> t<Attr_spec> p<16866> c<16860> l<908>>   assign \$7  = pieces0 & (* src = "attacks-qbb.py:33" *) \$5 ;
".

[ERR:UH0700] top.v:1010: Unsupported expression "<n<> u<18490> t<Attr_spec> p<18491> c<18485> l<1010>>   assign \$9  = \$7  <<< (* src = "attacks-qbb.py:92" *) 4'h9;
".

[ERR:UH0700] top.v:1011: Unsupported expression "<n<> u<18516> t<Attr_spec> p<18517> c<18511> l<1011>>   assign \$12  = ~ (* src = "attacks-qbb.py:93" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1012: Unsupported expression "<n<> u<18545> t<Attr_spec> p<18546> c<18540> l<1012>>   assign \$14  = pieces & (* src = "attacks-qbb.py:93" *) \$12 ;
".

[ERR:UH0700] top.v:1013: Unsupported expression "<n<> u<18575> t<Attr_spec> p<18576> c<18570> l<1013>>   assign \$16  = \$14  <<< (* src = "attacks-qbb.py:93" *) 1'h1;
".

[ERR:UH0700] top.v:1014: Unsupported expression "<n<> u<18601> t<Attr_spec> p<18602> c<18596> l<1014>>   assign \$18  = ~ (* src = "attacks-qbb.py:94" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1015: Unsupported expression "<n<> u<18630> t<Attr_spec> p<18631> c<18625> l<1015>>   assign \$20  = pieces & (* src = "attacks-qbb.py:94" *) \$18 ;
".

[ERR:UH0700] top.v:1016: Unsupported expression "<n<> u<18660> t<Attr_spec> p<18661> c<18655> l<1016>>   assign \$22  = \$20  >>> (* src = "attacks-qbb.py:94" *) 3'h7;
".

[ERR:UH0700] top.v:1017: Unsupported expression "<n<> u<18690> t<Attr_spec> p<18691> c<18685> l<1017>>   assign \$24  = pieces >>> (* src = "attacks-qbb.py:95" *) 4'h8;
".

[ERR:UH0700] top.v:1018: Unsupported expression "<n<> u<18716> t<Attr_spec> p<18717> c<18711> l<1018>>   assign \$26  = ~ (* src = "attacks-qbb.py:96" *) 8'hff;
".

[ERR:UH0700] top.v:1019: Unsupported expression "<n<> u<18745> t<Attr_spec> p<18746> c<18740> l<1019>>   assign \$28  = pieces & (* src = "attacks-qbb.py:96" *) \$26 ;
".

[ERR:UH0700] top.v:1020: Unsupported expression "<n<> u<18775> t<Attr_spec> p<18776> c<18770> l<1020>>   assign \$2  = pieces <<< (* src = "attacks-qbb.py:91" *) 4'h8;
".

[ERR:UH0700] top.v:1021: Unsupported expression "<n<> u<18805> t<Attr_spec> p<18806> c<18800> l<1021>>   assign \$30  = \$28  >>> (* src = "attacks-qbb.py:96" *) 4'h9;
".

[ERR:UH0700] top.v:1022: Unsupported expression "<n<> u<18831> t<Attr_spec> p<18832> c<18826> l<1022>>   assign \$32  = ~ (* src = "attacks-qbb.py:97" *) 8'hff;
".

[ERR:UH0700] top.v:1023: Unsupported expression "<n<> u<18860> t<Attr_spec> p<18861> c<18855> l<1023>>   assign \$34  = pieces & (* src = "attacks-qbb.py:97" *) \$32 ;
".

[ERR:UH0700] top.v:1024: Unsupported expression "<n<> u<18890> t<Attr_spec> p<18891> c<18885> l<1024>>   assign \$36  = \$34  >>> (* src = "attacks-qbb.py:97" *) 1'h1;
".

[ERR:UH0700] top.v:1025: Unsupported expression "<n<> u<18916> t<Attr_spec> p<18917> c<18911> l<1025>>   assign \$39  = ~ (* src = "attacks-qbb.py:98" *) 8'hff;
".

[ERR:UH0700] top.v:1026: Unsupported expression "<n<> u<18945> t<Attr_spec> p<18946> c<18940> l<1026>>   assign \$41  = pieces & (* src = "attacks-qbb.py:98" *) \$39 ;
".

[ERR:UH0700] top.v:1027: Unsupported expression "<n<> u<18975> t<Attr_spec> p<18976> c<18970> l<1027>>   assign \$43  = \$41  <<< (* src = "attacks-qbb.py:98" *) 3'h7;
".

[ERR:UH0700] top.v:1028: Unsupported expression "<n<> u<19001> t<Attr_spec> p<19002> c<18996> l<1028>>   assign \$5  = ~ (* src = "attacks-qbb.py:92" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1029: Unsupported expression "<n<> u<19030> t<Attr_spec> p<19031> c<19025> l<1029>>   assign \$7  = pieces & (* src = "attacks-qbb.py:92" *) \$5 ;
".

[ERR:UH0700] top.v:1149: Unsupported expression "<n<> u<21009> t<Attr_spec> p<21010> c<21004> l<1149>>   assign \$9  = knights <<< (* src = "attacks-qbb.py:62" *) 4'ha;
".

[ERR:UH0700] top.v:1150: Unsupported expression "<n<> u<21035> t<Attr_spec> p<21036> c<21030> l<1150>>   assign \$11  = ~ (* src = "attacks-qbb.py:62" *) 8'hff;
".

[ERR:UH0700] top.v:1151: Unsupported expression "<n<> u<21064> t<Attr_spec> p<21065> c<21059> l<1151>>   assign \$13  = \$9  & (* src = "attacks-qbb.py:62" *) \$11 ;
".

[ERR:UH0700] top.v:1152: Unsupported expression "<n<> u<21090> t<Attr_spec> p<21091> c<21085> l<1152>>   assign \$15  = ~ (* src = "attacks-qbb.py:62" *) 16'haaaa;
".

[ERR:UH0700] top.v:1153: Unsupported expression "<n<> u<21119> t<Attr_spec> p<21120> c<21114> l<1153>>   assign \$17  = \$13  & (* src = "attacks-qbb.py:62" *) \$15 ;
".

[ERR:UH0700] top.v:1154: Unsupported expression "<n<> u<21149> t<Attr_spec> p<21150> c<21144> l<1154>>   assign \$19  = knights >>> (* src = "attacks-qbb.py:63" *) 3'h6;
".

[ERR:UH0700] top.v:1155: Unsupported expression "<n<> u<21175> t<Attr_spec> p<21176> c<21170> l<1155>>   assign \$21  = ~ (* src = "attacks-qbb.py:63" *) 8'hff;
".

[ERR:UH0700] top.v:1156: Unsupported expression "<n<> u<21204> t<Attr_spec> p<21205> c<21199> l<1156>>   assign \$23  = \$19  & (* src = "attacks-qbb.py:63" *) \$21 ;
".

[ERR:UH0700] top.v:1157: Unsupported expression "<n<> u<21230> t<Attr_spec> p<21231> c<21225> l<1157>>   assign \$25  = ~ (* src = "attacks-qbb.py:63" *) 16'haaaa;
".

[ERR:UH0700] top.v:1158: Unsupported expression "<n<> u<21259> t<Attr_spec> p<21260> c<21254> l<1158>>   assign \$27  = \$23  & (* src = "attacks-qbb.py:63" *) \$25 ;
".

[ERR:UH0700] top.v:1159: Unsupported expression "<n<> u<21289> t<Attr_spec> p<21290> c<21284> l<1159>>   assign \$2  = knights <<< (* src = "attacks-qbb.py:61" *) 5'h11;
".

[ERR:UH0700] top.v:1160: Unsupported expression "<n<> u<21319> t<Attr_spec> p<21320> c<21314> l<1160>>   assign \$29  = knights >>> (* src = "attacks-qbb.py:64" *) 4'hf;
".

[ERR:UH0700] top.v:1161: Unsupported expression "<n<> u<21345> t<Attr_spec> p<21346> c<21340> l<1161>>   assign \$31  = ~ (* src = "attacks-qbb.py:64" *) 8'hff;
".

[ERR:UH0700] top.v:1162: Unsupported expression "<n<> u<21374> t<Attr_spec> p<21375> c<21369> l<1162>>   assign \$33  = \$29  & (* src = "attacks-qbb.py:64" *) \$31 ;
".

[ERR:UH0700] top.v:1163: Unsupported expression "<n<> u<21404> t<Attr_spec> p<21405> c<21399> l<1163>>   assign \$35  = knights >>> (* src = "attacks-qbb.py:65" *) 5'h11;
".

[ERR:UH0700] top.v:1164: Unsupported expression "<n<> u<21430> t<Attr_spec> p<21431> c<21425> l<1164>>   assign \$37  = ~ (* src = "attacks-qbb.py:65" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1165: Unsupported expression "<n<> u<21459> t<Attr_spec> p<21460> c<21454> l<1165>>   assign \$39  = \$35  & (* src = "attacks-qbb.py:65" *) \$37 ;
".

[ERR:UH0700] top.v:1166: Unsupported expression "<n<> u<21489> t<Attr_spec> p<21490> c<21484> l<1166>>   assign \$41  = knights >>> (* src = "attacks-qbb.py:66" *) 4'ha;
".

[ERR:UH0700] top.v:1167: Unsupported expression "<n<> u<21515> t<Attr_spec> p<21516> c<21510> l<1167>>   assign \$43  = ~ (* src = "attacks-qbb.py:66" *) 56'h81020408102040;
".

[ERR:UH0700] top.v:1168: Unsupported expression "<n<> u<21544> t<Attr_spec> p<21545> c<21539> l<1168>>   assign \$45  = \$41  & (* src = "attacks-qbb.py:66" *) \$43 ;
".

[ERR:UH0700] top.v:1169: Unsupported expression "<n<> u<21570> t<Attr_spec> p<21571> c<21565> l<1169>>   assign \$47  = ~ (* src = "attacks-qbb.py:66" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1170: Unsupported expression "<n<> u<21595> t<Attr_spec> p<21596> c<21590> l<1170>>   assign \$4  = ~ (* src = "attacks-qbb.py:61" *) 8'hff;
".

[ERR:UH0700] top.v:1171: Unsupported expression "<n<> u<21624> t<Attr_spec> p<21625> c<21619> l<1171>>   assign \$49  = \$45  & (* src = "attacks-qbb.py:66" *) \$47 ;
".

[ERR:UH0700] top.v:1172: Unsupported expression "<n<> u<21654> t<Attr_spec> p<21655> c<21649> l<1172>>   assign \$52  = knights <<< (* src = "attacks-qbb.py:67" *) 3'h6;
".

[ERR:UH0700] top.v:1173: Unsupported expression "<n<> u<21680> t<Attr_spec> p<21681> c<21675> l<1173>>   assign \$54  = ~ (* src = "attacks-qbb.py:67" *) 56'h81020408102040;
".

[ERR:UH0700] top.v:1174: Unsupported expression "<n<> u<21709> t<Attr_spec> p<21710> c<21704> l<1174>>   assign \$56  = \$52  & (* src = "attacks-qbb.py:67" *) \$54 ;
".

[ERR:UH0700] top.v:1175: Unsupported expression "<n<> u<21735> t<Attr_spec> p<21736> c<21730> l<1175>>   assign \$58  = ~ (* src = "attacks-qbb.py:67" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1176: Unsupported expression "<n<> u<21764> t<Attr_spec> p<21765> c<21759> l<1176>>   assign \$60  = \$56  & (* src = "attacks-qbb.py:67" *) \$58 ;
".

[ERR:UH0700] top.v:1177: Unsupported expression "<n<> u<21794> t<Attr_spec> p<21795> c<21789> l<1177>>   assign \$63  = knights <<< (* src = "attacks-qbb.py:68" *) 4'hf;
".

[ERR:UH0700] top.v:1178: Unsupported expression "<n<> u<21820> t<Attr_spec> p<21821> c<21815> l<1178>>   assign \$65  = ~ (* src = "attacks-qbb.py:68" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1179: Unsupported expression "<n<> u<21849> t<Attr_spec> p<21850> c<21844> l<1179>>   assign \$67  = \$63  & (* src = "attacks-qbb.py:68" *) \$65 ;
".

[ERR:UH0700] top.v:1180: Unsupported expression "<n<> u<21879> t<Attr_spec> p<21880> c<21874> l<1180>>   assign \$6  = \$2  & (* src = "attacks-qbb.py:61" *) \$4 ;
".

[ERR:UH0700] top.v:1355: Unsupported expression "<n<> u<24419> t<Attr_spec> p<24420> c<24414> l<1355>>   assign \$9  = \$7  <<< (* src = "attacks-qbb.py:92" *) 4'h9;
".

[ERR:UH0700] top.v:1356: Unsupported expression "<n<> u<24445> t<Attr_spec> p<24446> c<24440> l<1356>>   assign \$12  = ~ (* src = "attacks-qbb.py:93" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1357: Unsupported expression "<n<> u<24474> t<Attr_spec> p<24475> c<24469> l<1357>>   assign \$14  = pieces & (* src = "attacks-qbb.py:93" *) \$12 ;
".

[ERR:UH0700] top.v:1358: Unsupported expression "<n<> u<24504> t<Attr_spec> p<24505> c<24499> l<1358>>   assign \$16  = \$14  <<< (* src = "attacks-qbb.py:93" *) 1'h1;
".

[ERR:UH0700] top.v:1359: Unsupported expression "<n<> u<24530> t<Attr_spec> p<24531> c<24525> l<1359>>   assign \$18  = ~ (* src = "attacks-qbb.py:94" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1360: Unsupported expression "<n<> u<24559> t<Attr_spec> p<24560> c<24554> l<1360>>   assign \$20  = pieces & (* src = "attacks-qbb.py:94" *) \$18 ;
".

[ERR:UH0700] top.v:1361: Unsupported expression "<n<> u<24589> t<Attr_spec> p<24590> c<24584> l<1361>>   assign \$22  = \$20  >>> (* src = "attacks-qbb.py:94" *) 3'h7;
".

[ERR:UH0700] top.v:1362: Unsupported expression "<n<> u<24619> t<Attr_spec> p<24620> c<24614> l<1362>>   assign \$24  = pieces >>> (* src = "attacks-qbb.py:95" *) 4'h8;
".

[ERR:UH0700] top.v:1363: Unsupported expression "<n<> u<24645> t<Attr_spec> p<24646> c<24640> l<1363>>   assign \$26  = ~ (* src = "attacks-qbb.py:96" *) 8'hff;
".

[ERR:UH0700] top.v:1364: Unsupported expression "<n<> u<24674> t<Attr_spec> p<24675> c<24669> l<1364>>   assign \$28  = pieces & (* src = "attacks-qbb.py:96" *) \$26 ;
".

[ERR:UH0700] top.v:1365: Unsupported expression "<n<> u<24704> t<Attr_spec> p<24705> c<24699> l<1365>>   assign \$2  = pieces <<< (* src = "attacks-qbb.py:91" *) 4'h8;
".

[ERR:UH0700] top.v:1366: Unsupported expression "<n<> u<24734> t<Attr_spec> p<24735> c<24729> l<1366>>   assign \$30  = \$28  >>> (* src = "attacks-qbb.py:96" *) 4'h9;
".

[ERR:UH0700] top.v:1367: Unsupported expression "<n<> u<24760> t<Attr_spec> p<24761> c<24755> l<1367>>   assign \$32  = ~ (* src = "attacks-qbb.py:97" *) 8'hff;
".

[ERR:UH0700] top.v:1368: Unsupported expression "<n<> u<24789> t<Attr_spec> p<24790> c<24784> l<1368>>   assign \$34  = pieces & (* src = "attacks-qbb.py:97" *) \$32 ;
".

[ERR:UH0700] top.v:1369: Unsupported expression "<n<> u<24819> t<Attr_spec> p<24820> c<24814> l<1369>>   assign \$36  = \$34  >>> (* src = "attacks-qbb.py:97" *) 1'h1;
".

[ERR:UH0700] top.v:1370: Unsupported expression "<n<> u<24845> t<Attr_spec> p<24846> c<24840> l<1370>>   assign \$39  = ~ (* src = "attacks-qbb.py:98" *) 8'hff;
".

[ERR:UH0700] top.v:1371: Unsupported expression "<n<> u<24874> t<Attr_spec> p<24875> c<24869> l<1371>>   assign \$41  = pieces & (* src = "attacks-qbb.py:98" *) \$39 ;
".

[ERR:UH0700] top.v:1372: Unsupported expression "<n<> u<24904> t<Attr_spec> p<24905> c<24899> l<1372>>   assign \$43  = \$41  <<< (* src = "attacks-qbb.py:98" *) 3'h7;
".

[ERR:UH0700] top.v:1373: Unsupported expression "<n<> u<24930> t<Attr_spec> p<24931> c<24925> l<1373>>   assign \$5  = ~ (* src = "attacks-qbb.py:92" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1374: Unsupported expression "<n<> u<24959> t<Attr_spec> p<24960> c<24954> l<1374>>   assign \$7  = pieces & (* src = "attacks-qbb.py:92" *) \$5 ;
".

[ERR:UH0700] top.v:1482: Unsupported expression "<n<> u<26670> t<Attr_spec> p<26671> c<26665> l<1482>>   assign \$9  = \$7  <<< (* src = "attacks-qbb.py:92" *) 4'h9;
".

[ERR:UH0700] top.v:1483: Unsupported expression "<n<> u<26696> t<Attr_spec> p<26697> c<26691> l<1483>>   assign \$12  = ~ (* src = "attacks-qbb.py:93" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1484: Unsupported expression "<n<> u<26725> t<Attr_spec> p<26726> c<26720> l<1484>>   assign \$14  = pieces & (* src = "attacks-qbb.py:93" *) \$12 ;
".

[ERR:UH0700] top.v:1485: Unsupported expression "<n<> u<26755> t<Attr_spec> p<26756> c<26750> l<1485>>   assign \$16  = \$14  <<< (* src = "attacks-qbb.py:93" *) 1'h1;
".

[ERR:UH0700] top.v:1486: Unsupported expression "<n<> u<26781> t<Attr_spec> p<26782> c<26776> l<1486>>   assign \$18  = ~ (* src = "attacks-qbb.py:94" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1487: Unsupported expression "<n<> u<26810> t<Attr_spec> p<26811> c<26805> l<1487>>   assign \$20  = pieces & (* src = "attacks-qbb.py:94" *) \$18 ;
".

[ERR:UH0700] top.v:1488: Unsupported expression "<n<> u<26840> t<Attr_spec> p<26841> c<26835> l<1488>>   assign \$22  = \$20  >>> (* src = "attacks-qbb.py:94" *) 3'h7;
".

[ERR:UH0700] top.v:1489: Unsupported expression "<n<> u<26870> t<Attr_spec> p<26871> c<26865> l<1489>>   assign \$24  = pieces >>> (* src = "attacks-qbb.py:95" *) 4'h8;
".

[ERR:UH0700] top.v:1490: Unsupported expression "<n<> u<26896> t<Attr_spec> p<26897> c<26891> l<1490>>   assign \$26  = ~ (* src = "attacks-qbb.py:96" *) 8'hff;
".

[ERR:UH0700] top.v:1491: Unsupported expression "<n<> u<26925> t<Attr_spec> p<26926> c<26920> l<1491>>   assign \$28  = pieces & (* src = "attacks-qbb.py:96" *) \$26 ;
".

[ERR:UH0700] top.v:1492: Unsupported expression "<n<> u<26955> t<Attr_spec> p<26956> c<26950> l<1492>>   assign \$2  = pieces <<< (* src = "attacks-qbb.py:91" *) 4'h8;
".

[ERR:UH0700] top.v:1493: Unsupported expression "<n<> u<26985> t<Attr_spec> p<26986> c<26980> l<1493>>   assign \$30  = \$28  >>> (* src = "attacks-qbb.py:96" *) 4'h9;
".

[ERR:UH0700] top.v:1494: Unsupported expression "<n<> u<27011> t<Attr_spec> p<27012> c<27006> l<1494>>   assign \$32  = ~ (* src = "attacks-qbb.py:97" *) 8'hff;
".

[ERR:UH0700] top.v:1495: Unsupported expression "<n<> u<27040> t<Attr_spec> p<27041> c<27035> l<1495>>   assign \$34  = pieces & (* src = "attacks-qbb.py:97" *) \$32 ;
".

[ERR:UH0700] top.v:1496: Unsupported expression "<n<> u<27070> t<Attr_spec> p<27071> c<27065> l<1496>>   assign \$36  = \$34  >>> (* src = "attacks-qbb.py:97" *) 1'h1;
".

[ERR:UH0700] top.v:1497: Unsupported expression "<n<> u<27096> t<Attr_spec> p<27097> c<27091> l<1497>>   assign \$39  = ~ (* src = "attacks-qbb.py:98" *) 8'hff;
".

[ERR:UH0700] top.v:1498: Unsupported expression "<n<> u<27125> t<Attr_spec> p<27126> c<27120> l<1498>>   assign \$41  = pieces & (* src = "attacks-qbb.py:98" *) \$39 ;
".

[ERR:UH0700] top.v:1499: Unsupported expression "<n<> u<27155> t<Attr_spec> p<27156> c<27150> l<1499>>   assign \$43  = \$41  <<< (* src = "attacks-qbb.py:98" *) 3'h7;
".

[ERR:UH0700] top.v:1500: Unsupported expression "<n<> u<27181> t<Attr_spec> p<27182> c<27176> l<1500>>   assign \$5  = ~ (* src = "attacks-qbb.py:92" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:1501: Unsupported expression "<n<> u<27210> t<Attr_spec> p<27211> c<27205> l<1501>>   assign \$7  = pieces & (* src = "attacks-qbb.py:92" *) \$5 ;
".

[ERR:UH0700] top.v:2211: Unsupported expression "<n<> u<39122> t<Attr_spec> p<39123> c<39117> l<2211>>   assign \$100  = pbq & (* src = "attacks-qbb.py:266" *) rqk;
".

[ERR:UH0700] top.v:2212: Unsupported expression "<n<> u<39148> t<Attr_spec> p<39149> c<39143> l<2212>>   assign \$102  = ~ (* src = "attacks-qbb.py:266" *) enemy;
".

[ERR:UH0700] top.v:2213: Unsupported expression "<n<> u<39177> t<Attr_spec> p<39178> c<39172> l<2213>>   assign \$104  = \$100  & (* src = "attacks-qbb.py:266" *) \$102 ;
".

[ERR:UH0700] top.v:2214: Unsupported expression "<n<> u<39207> t<Attr_spec> p<39208> c<39202> l<2214>>   assign \$106  = nbk & (* src = "attacks-qbb.py:267" *) rqk;
".

[ERR:UH0700] top.v:2215: Unsupported expression "<n<> u<39233> t<Attr_spec> p<39234> c<39228> l<2215>>   assign \$108  = ~ (* src = "attacks-qbb.py:267" *) enemy;
".

[ERR:UH0700] top.v:2216: Unsupported expression "<n<> u<39262> t<Attr_spec> p<39263> c<39257> l<2216>>   assign \$10  = \$6  & (* src = "attacks-qbb.py:255" *) \$8 ;
".

[ERR:UH0700] top.v:2217: Unsupported expression "<n<> u<39292> t<Attr_spec> p<39293> c<39287> l<2217>>   assign \$110  = \$106  & (* src = "attacks-qbb.py:267" *) \$108 ;
".

[ERR:UH0700] top.v:2218: Unsupported expression "<n<> u<39322> t<Attr_spec> p<39323> c<39317> l<2218>>   assign \$112  = pbq & (* src = "attacks-qbb.py:269" *) nbk;
".

[ERR:UH0700] top.v:2219: Unsupported expression "<n<> u<39352> t<Attr_spec> p<39353> c<39347> l<2219>>   assign \$114  = \$112  & (* src = "attacks-qbb.py:269" *) rqk;
".

[ERR:UH0700] top.v:2220: Unsupported expression "<n<> u<39378> t<Attr_spec> p<39379> c<39373> l<2220>>   assign \$116  = ~ (* src = "attacks-qbb.py:269" *) enemy;
".

[ERR:UH0700] top.v:2221: Unsupported expression "<n<> u<39407> t<Attr_spec> p<39408> c<39402> l<2221>>   assign \$118  = \$114  & (* src = "attacks-qbb.py:269" *) \$116 ;
".

[ERR:UH0700] top.v:2222: Unsupported expression "<n<> u<39437> t<Attr_spec> p<39438> c<39432> l<2222>>   assign \$120  = pbq | (* src = "attacks-qbb.py:270" *) nbk;
".

[ERR:UH0700] top.v:2223: Unsupported expression "<n<> u<39467> t<Attr_spec> p<39468> c<39462> l<2223>>   assign \$122  = \$120  | (* src = "attacks-qbb.py:270" *) rqk;
".

[ERR:UH0700] top.v:2224: Unsupported expression "<n<> u<39493> t<Attr_spec> p<39494> c<39488> l<2224>>   assign \$125  = ~ (* src = "attacks-qbb.py:271" *) pbq;
".

[ERR:UH0700] top.v:2225: Unsupported expression "<n<> u<39518> t<Attr_spec> p<39519> c<39513> l<2225>>   assign \$127  = ~ (* src = "attacks-qbb.py:271" *) nbk;
".

[ERR:UH0700] top.v:2226: Unsupported expression "<n<> u<39543> t<Attr_spec> p<39544> c<39538> l<2226>>   assign \$12  = ~ (* src = "attacks-qbb.py:255" *) enemy;
".

[ERR:UH0700] top.v:2227: Unsupported expression "<n<> u<39572> t<Attr_spec> p<39573> c<39567> l<2227>>   assign \$129  = \$125  & (* src = "attacks-qbb.py:271" *) \$127 ;
".

[ERR:UH0700] top.v:2228: Unsupported expression "<n<> u<39598> t<Attr_spec> p<39599> c<39593> l<2228>>   assign \$131  = ~ (* src = "attacks-qbb.py:271" *) rqk;
".

[ERR:UH0700] top.v:2229: Unsupported expression "<n<> u<39627> t<Attr_spec> p<39628> c<39622> l<2229>>   assign \$133  = \$129  & (* src = "attacks-qbb.py:271" *) \$131 ;
".

[ERR:UH0700] top.v:2230: Unsupported expression "<n<> u<39657> t<Attr_spec> p<39658> c<39652> l<2230>>   assign \$135  = bqueens | (* src = "attacks-qbb.py:278" *) brooks;
".

[ERR:UH0700] top.v:2231: Unsupported expression "<n<> u<39687> t<Attr_spec> p<39688> c<39682> l<2231>>   assign \$137  = bqueens | (* src = "attacks-qbb.py:279" *) bbishops;
".

[ERR:UH0700] top.v:2232: Unsupported expression "<n<> u<39717> t<Attr_spec> p<39718> c<39712> l<2232>>   assign \$139  = bqueens | (* src = "attacks-qbb.py:280" *) brooks;
".

[ERR:UH0700] top.v:2233: Unsupported expression "<n<> u<39747> t<Attr_spec> p<39748> c<39742> l<2233>>   assign \$141  = bqueens | (* src = "attacks-qbb.py:281" *) bbishops;
".

[ERR:UH0700] top.v:2234: Unsupported expression "<n<> u<39777> t<Attr_spec> p<39778> c<39772> l<2234>>   assign \$143  = bqueens | (* src = "attacks-qbb.py:282" *) brooks;
".

[ERR:UH0700] top.v:2235: Unsupported expression "<n<> u<39807> t<Attr_spec> p<39808> c<39802> l<2235>>   assign \$145  = bqueens | (* src = "attacks-qbb.py:283" *) bbishops;
".

[ERR:UH0700] top.v:2236: Unsupported expression "<n<> u<39837> t<Attr_spec> p<39838> c<39832> l<2236>>   assign \$147  = bqueens | (* src = "attacks-qbb.py:284" *) brooks;
".

[ERR:UH0700] top.v:2237: Unsupported expression "<n<> u<39867> t<Attr_spec> p<39868> c<39862> l<2237>>   assign \$14  = \$10  & (* src = "attacks-qbb.py:255" *) \$12 ;
".

[ERR:UH0700] top.v:2238: Unsupported expression "<n<> u<39897> t<Attr_spec> p<39898> c<39892> l<2238>>   assign \$149  = bqueens | (* src = "attacks-qbb.py:285" *) bbishops;
".

[ERR:UH0700] top.v:2239: Unsupported expression "<n<> u<39927> t<Attr_spec> p<39928> c<39922> l<2239>>   assign \$151  = occ ^ (* src = "attacks-qbb.py:287" *) wking;
".

[ERR:UH0700] top.v:2240: Unsupported expression "<n<> u<39957> t<Attr_spec> p<39958> c<39952> l<2240>>   assign \$153  = occ ^ (* src = "attacks-qbb.py:288" *) wking;
".

[ERR:UH0700] top.v:2241: Unsupported expression "<n<> u<39987> t<Attr_spec> p<39988> c<39982> l<2241>>   assign \$155  = occ ^ (* src = "attacks-qbb.py:289" *) wking;
".

[ERR:UH0700] top.v:2242: Unsupported expression "<n<> u<40017> t<Attr_spec> p<40018> c<40012> l<2242>>   assign \$157  = occ ^ (* src = "attacks-qbb.py:290" *) wking;
".

[ERR:UH0700] top.v:2243: Unsupported expression "<n<> u<40047> t<Attr_spec> p<40048> c<40042> l<2243>>   assign \$159  = occ ^ (* src = "attacks-qbb.py:291" *) wking;
".

[ERR:UH0700] top.v:2244: Unsupported expression "<n<> u<40077> t<Attr_spec> p<40078> c<40072> l<2244>>   assign \$161  = occ ^ (* src = "attacks-qbb.py:292" *) wking;
".

[ERR:UH0700] top.v:2245: Unsupported expression "<n<> u<40107> t<Attr_spec> p<40108> c<40102> l<2245>>   assign \$163  = occ ^ (* src = "attacks-qbb.py:293" *) wking;
".

[ERR:UH0700] top.v:2246: Unsupported expression "<n<> u<40137> t<Attr_spec> p<40138> c<40132> l<2246>>   assign \$165  = occ ^ (* src = "attacks-qbb.py:294" *) wking;
".

[ERR:UH0700] top.v:2247: Unsupported expression "<n<> u<40167> t<Attr_spec> p<40168> c<40162> l<2247>>   assign \$167  = black_fill_northwest_output | (* src = "attacks-qbb.py:365" *) black_fill_north_output;
".

[ERR:UH0700] top.v:2248: Unsupported expression "<n<> u<40193> t<Attr_spec> p<40194> c<40188> l<2248>>   assign \$16  = ~ (* src = "attacks-qbb.py:256" *) pbq;
".

[ERR:UH0700] top.v:2249: Unsupported expression "<n<> u<40222> t<Attr_spec> p<40223> c<40217> l<2249>>   assign \$169  = \$167  | (* src = "attacks-qbb.py:365" *) black_fill_northeast_output;
".

[ERR:UH0700] top.v:2250: Unsupported expression "<n<> u<40252> t<Attr_spec> p<40253> c<40247> l<2250>>   assign \$171  = \$169  | (* src = "attacks-qbb.py:365" *) black_fill_east_output;
".

[ERR:UH0700] top.v:2251: Unsupported expression "<n<> u<40282> t<Attr_spec> p<40283> c<40277> l<2251>>   assign \$173  = \$171  | (* src = "attacks-qbb.py:365" *) black_fill_southeast_output;
".

[ERR:UH0700] top.v:2252: Unsupported expression "<n<> u<40312> t<Attr_spec> p<40313> c<40307> l<2252>>   assign \$175  = \$173  | (* src = "attacks-qbb.py:365" *) black_fill_south_output;
".

[ERR:UH0700] top.v:2253: Unsupported expression "<n<> u<40342> t<Attr_spec> p<40343> c<40337> l<2253>>   assign \$177  = \$175  | (* src = "attacks-qbb.py:365" *) black_fill_southwest_output;
".

[ERR:UH0700] top.v:2254: Unsupported expression "<n<> u<40372> t<Attr_spec> p<40373> c<40367> l<2254>>   assign \$179  = \$177  | (* src = "attacks-qbb.py:365" *) black_fill_west_output;
".

[ERR:UH0700] top.v:2255: Unsupported expression "<n<> u<40402> t<Attr_spec> p<40403> c<40397> l<2255>>   assign \$181  = \$179  | (* src = "attacks-qbb.py:365" *) black_pawns_se;
".

[ERR:UH0700] top.v:2256: Unsupported expression "<n<> u<40432> t<Attr_spec> p<40433> c<40427> l<2256>>   assign \$183  = \$181  | (* src = "attacks-qbb.py:365" *) black_pawns_sw;
".

[ERR:UH0700] top.v:2257: Unsupported expression "<n<> u<40462> t<Attr_spec> p<40463> c<40457> l<2257>>   assign \$185  = \$183  | (* src = "attacks-qbb.py:365" *) black_knights_nne;
".

[ERR:UH0700] top.v:2258: Unsupported expression "<n<> u<40492> t<Attr_spec> p<40493> c<40487> l<2258>>   assign \$187  = \$185  | (* src = "attacks-qbb.py:365" *) black_knights_ene;
".

[ERR:UH0700] top.v:2259: Unsupported expression "<n<> u<40522> t<Attr_spec> p<40523> c<40517> l<2259>>   assign \$18  = \$16  & (* src = "attacks-qbb.py:256" *) nbk;
".

[ERR:UH0700] top.v:2260: Unsupported expression "<n<> u<40552> t<Attr_spec> p<40553> c<40547> l<2260>>   assign \$189  = \$187  | (* src = "attacks-qbb.py:365" *) black_knights_ese;
".

[ERR:UH0700] top.v:2261: Unsupported expression "<n<> u<40582> t<Attr_spec> p<40583> c<40577> l<2261>>   assign \$191  = \$189  | (* src = "attacks-qbb.py:365" *) black_knights_sse;
".

[ERR:UH0700] top.v:2262: Unsupported expression "<n<> u<40612> t<Attr_spec> p<40613> c<40607> l<2262>>   assign \$193  = \$191  | (* src = "attacks-qbb.py:365" *) black_knights_ssw;
".

[ERR:UH0700] top.v:2263: Unsupported expression "<n<> u<40642> t<Attr_spec> p<40643> c<40637> l<2263>>   assign \$195  = \$193  | (* src = "attacks-qbb.py:365" *) black_knights_wsw;
".

[ERR:UH0700] top.v:2264: Unsupported expression "<n<> u<40672> t<Attr_spec> p<40673> c<40667> l<2264>>   assign \$197  = \$195  | (* src = "attacks-qbb.py:365" *) black_knights_wnw;
".

[ERR:UH0700] top.v:2265: Unsupported expression "<n<> u<40702> t<Attr_spec> p<40703> c<40697> l<2265>>   assign \$199  = \$197  | (* src = "attacks-qbb.py:365" *) black_knights_nnw;
".

[ERR:UH0700] top.v:2266: Unsupported expression "<n<> u<40732> t<Attr_spec> p<40733> c<40727> l<2266>>   assign \$201  = \$199  | (* src = "attacks-qbb.py:365" *) black_king_n;
".

[ERR:UH0700] top.v:2267: Unsupported expression "<n<> u<40762> t<Attr_spec> p<40763> c<40757> l<2267>>   assign \$203  = \$201  | (* src = "attacks-qbb.py:365" *) black_king_ne;
".

[ERR:UH0700] top.v:2268: Unsupported expression "<n<> u<40792> t<Attr_spec> p<40793> c<40787> l<2268>>   assign \$205  = \$203  | (* src = "attacks-qbb.py:365" *) black_king_e;
".

[ERR:UH0700] top.v:2269: Unsupported expression "<n<> u<40822> t<Attr_spec> p<40823> c<40817> l<2269>>   assign \$207  = \$205  | (* src = "attacks-qbb.py:365" *) black_king_se;
".

[ERR:UH0700] top.v:2270: Unsupported expression "<n<> u<40848> t<Attr_spec> p<40849> c<40843> l<2270>>   assign \$20  = ~ (* src = "attacks-qbb.py:256" *) rqk;
".

[ERR:UH0700] top.v:2271: Unsupported expression "<n<> u<40877> t<Attr_spec> p<40878> c<40872> l<2271>>   assign \$209  = \$207  | (* src = "attacks-qbb.py:365" *) black_king_s;
".

[ERR:UH0700] top.v:2272: Unsupported expression "<n<> u<40907> t<Attr_spec> p<40908> c<40902> l<2272>>   assign \$211  = \$209  | (* src = "attacks-qbb.py:365" *) black_king_sw;
".

[ERR:UH0700] top.v:2273: Unsupported expression "<n<> u<40937> t<Attr_spec> p<40938> c<40932> l<2273>>   assign \$213  = \$211  | (* src = "attacks-qbb.py:365" *) black_king_w;
".

[ERR:UH0700] top.v:2274: Unsupported expression "<n<> u<40967> t<Attr_spec> p<40968> c<40962> l<2274>>   assign \$215  = \$213  | (* src = "attacks-qbb.py:366" *) black_king_nw;
".

[ERR:UH0700] top.v:2275: Unsupported expression "<n<> u<40997> t<Attr_spec> p<40998> c<40992> l<2275>>   assign \$217  = black_fill_north_output & (* src = "attacks-qbb.py:370" *) white_king_fill_south_output;
".

[ERR:UH0700] top.v:2276: Unsupported expression "<n<> u<41027> t<Attr_spec> p<41028> c<41022> l<2276>>   assign \$219  = black_fill_south_output & (* src = "attacks-qbb.py:371" *) white_king_fill_north_output;
".

[ERR:UH0700] top.v:2277: Unsupported expression "<n<> u<41057> t<Attr_spec> p<41058> c<41052> l<2277>>   assign \$221  = \$217  | (* src = "attacks-qbb.py:371" *) \$219 ;
".

[ERR:UH0700] top.v:2278: Unsupported expression "<n<> u<41087> t<Attr_spec> p<41088> c<41082> l<2278>>   assign \$223  = black_fill_west_output & (* src = "attacks-qbb.py:374" *) white_king_fill_east_output;
".

[ERR:UH0700] top.v:2279: Unsupported expression "<n<> u<41117> t<Attr_spec> p<41118> c<41112> l<2279>>   assign \$225  = black_fill_east_output & (* src = "attacks-qbb.py:375" *) white_king_fill_west_output;
".

[ERR:UH0700] top.v:2280: Unsupported expression "<n<> u<41147> t<Attr_spec> p<41148> c<41142> l<2280>>   assign \$227  = \$223  | (* src = "attacks-qbb.py:375" *) \$225 ;
".

[ERR:UH0700] top.v:2281: Unsupported expression "<n<> u<41177> t<Attr_spec> p<41178> c<41172> l<2281>>   assign \$22  = \$18  & (* src = "attacks-qbb.py:256" *) \$20 ;
".

[ERR:UH0700] top.v:2282: Unsupported expression "<n<> u<41207> t<Attr_spec> p<41208> c<41202> l<2282>>   assign \$229  = black_fill_southwest_output & (* src = "attacks-qbb.py:378" *) white_king_fill_northeast_output;
".

[ERR:UH0700] top.v:2283: Unsupported expression "<n<> u<41237> t<Attr_spec> p<41238> c<41232> l<2283>>   assign \$231  = black_fill_northeast_output & (* src = "attacks-qbb.py:379" *) white_king_fill_northeast_output;
".

[ERR:UH0700] top.v:2284: Unsupported expression "<n<> u<41267> t<Attr_spec> p<41268> c<41262> l<2284>>   assign \$233  = \$229  | (* src = "attacks-qbb.py:379" *) \$231 ;
".

[ERR:UH0700] top.v:2285: Unsupported expression "<n<> u<41297> t<Attr_spec> p<41298> c<41292> l<2285>>   assign \$235  = black_fill_northwest_output & (* src = "attacks-qbb.py:382" *) white_king_fill_southeast_output;
".

[ERR:UH0700] top.v:2286: Unsupported expression "<n<> u<41327> t<Attr_spec> p<41328> c<41322> l<2286>>   assign \$237  = black_fill_southeast_output & (* src = "attacks-qbb.py:383" *) white_king_fill_northwest_output;
".

[ERR:UH0700] top.v:2287: Unsupported expression "<n<> u<41357> t<Attr_spec> p<41358> c<41352> l<2287>>   assign \$239  = \$235  | (* src = "attacks-qbb.py:383" *) \$237 ;
".

[ERR:UH0700] top.v:2288: Unsupported expression "<n<> u<41387> t<Attr_spec> p<41388> c<41382> l<2288>>   assign \$241  = horizontal_in_between | (* src = "attacks-qbb.py:387" *) vertical_in_between;
".

[ERR:UH0700] top.v:2289: Unsupported expression "<n<> u<41417> t<Attr_spec> p<41418> c<41412> l<2289>>   assign \$243  = diagonal_in_between | (* src = "attacks-qbb.py:390" *) antidiagonal_in_between;
".

[ERR:UH0700] top.v:2290: Unsupported expression "<n<> u<41447> t<Attr_spec> p<41448> c<41442> l<2290>>   assign \$245  = white_king_pawn_attacks_ne | (* src = "attacks-qbb.py:395" *) white_king_pawn_attacks_nw;
".

[ERR:UH0700] top.v:2291: Unsupported expression "<n<> u<41477> t<Attr_spec> p<41478> c<41472> l<2291>>   assign \$247  = white_king_knight_attacks_nne | (* src = "attacks-qbb.py:404" *) white_king_knight_attacks_ene;
".

[ERR:UH0700] top.v:2292: Unsupported expression "<n<> u<41503> t<Attr_spec> p<41504> c<41498> l<2292>>   assign \$24  = ~ (* src = "attacks-qbb.py:256" *) enemy;
".

[ERR:UH0700] top.v:2293: Unsupported expression "<n<> u<41532> t<Attr_spec> p<41533> c<41527> l<2293>>   assign \$249  = \$247  | (* src = "attacks-qbb.py:404" *) white_king_knight_attacks_ese;
".

[ERR:UH0700] top.v:2294: Unsupported expression "<n<> u<41562> t<Attr_spec> p<41563> c<41557> l<2294>>   assign \$251  = \$249  | (* src = "attacks-qbb.py:404" *) white_king_knight_attacks_sse;
".

[ERR:UH0700] top.v:2295: Unsupported expression "<n<> u<41592> t<Attr_spec> p<41593> c<41587> l<2295>>   assign \$253  = \$251  | (* src = "attacks-qbb.py:404" *) white_king_knight_attacks_ssw;
".

[ERR:UH0700] top.v:2296: Unsupported expression "<n<> u<41622> t<Attr_spec> p<41623> c<41617> l<2296>>   assign \$255  = \$253  | (* src = "attacks-qbb.py:404" *) white_king_knight_attacks_wsw;
".

[ERR:UH0700] top.v:2297: Unsupported expression "<n<> u<41652> t<Attr_spec> p<41653> c<41647> l<2297>>   assign \$257  = \$255  | (* src = "attacks-qbb.py:404" *) white_king_knight_attacks_wnw;
".

[ERR:UH0700] top.v:2298: Unsupported expression "<n<> u<41682> t<Attr_spec> p<41683> c<41677> l<2298>>   assign \$259  = \$257  | (* src = "attacks-qbb.py:405" *) white_king_knight_attacks_nnw;
".

[ERR:UH0700] top.v:2299: Unsupported expression "<n<> u<41712> t<Attr_spec> p<41713> c<41707> l<2299>>   assign \$261  = ortho_king_attacks | (* src = "attacks-qbb.py:409" *) diag_king_attacks;
".

[ERR:UH0700] top.v:2300: Unsupported expression "<n<> u<41742> t<Attr_spec> p<41743> c<41737> l<2300>>   assign \$263  = all_in_between & (* src = "attacks-qbb.py:421" *) \empty$124 ;
".

[ERR:UH0700] top.v:2301: Unsupported expression "<n<> u<41772> t<Attr_spec> p<41773> c<41767> l<2301>>   assign \$265  = brooks | (* src = "attacks-qbb.py:425" *) bqueens;
".

[ERR:UH0700] top.v:2302: Unsupported expression "<n<> u<41802> t<Attr_spec> p<41803> c<41797> l<2302>>   assign \$267  = ortho_king_attacks & (* src = "attacks-qbb.py:425" *) \$265 ;
".

[ERR:UH0700] top.v:2303: Unsupported expression "<n<> u<41832> t<Attr_spec> p<41833> c<41827> l<2303>>   assign \$26  = \$22  & (* src = "attacks-qbb.py:256" *) \$24 ;
".

[ERR:UH0700] top.v:2304: Unsupported expression "<n<> u<41862> t<Attr_spec> p<41863> c<41857> l<2304>>   assign \$269  = bbishops | (* src = "attacks-qbb.py:425" *) bqueens;
".

[ERR:UH0700] top.v:2305: Unsupported expression "<n<> u<41892> t<Attr_spec> p<41893> c<41887> l<2305>>   assign \$271  = diag_king_attacks & (* src = "attacks-qbb.py:425" *) \$269 ;
".

[ERR:UH0700] top.v:2306: Unsupported expression "<n<> u<41922> t<Attr_spec> p<41923> c<41917> l<2306>>   assign \$273  = \$267  | (* src = "attacks-qbb.py:425" *) \$271 ;
".

[ERR:UH0700] top.v:2307: Unsupported expression "<n<> u<41952> t<Attr_spec> p<41953> c<41947> l<2307>>   assign \$275  = knight_king_attacks & (* src = "attacks-qbb.py:425" *) bknights;
".

[ERR:UH0700] top.v:2308: Unsupported expression "<n<> u<41982> t<Attr_spec> p<41983> c<41977> l<2308>>   assign \$277  = \$273  | (* src = "attacks-qbb.py:425" *) \$275 ;
".

[ERR:UH0700] top.v:2309: Unsupported expression "<n<> u<42012> t<Attr_spec> p<42013> c<42007> l<2309>>   assign \$279  = pawn_king_attacks & (* src = "attacks-qbb.py:426" *) bpawns;
".

[ERR:UH0700] top.v:2310: Unsupported expression "<n<> u<42042> t<Attr_spec> p<42043> c<42037> l<2310>>   assign \$281  = \$277  | (* src = "attacks-qbb.py:426" *) \$279 ;
".

[ERR:UH0700] top.v:2311: Unsupported expression "<n<> u<42072> t<Attr_spec> p<42073> c<42067> l<2311>>   assign \$284  = attacked_by_black & (* src = "attacks-qbb.py:428" *) wking;
".

[ERR:UH0700] top.v:2312: Unsupported expression "<n<> u<42102> t<Attr_spec> p<42103> c<42097> l<2312>>   assign \$286  = \$284  - (* src = "attacks-qbb.py:428" *) 1'h1;
".

[ERR:UH0700] top.v:2313: Unsupported expression "<n<> u<42132> t<Attr_spec> p<42133> c<42127> l<2313>>   assign \$288  = \$286  >>> (* src = "attacks-qbb.py:428" *) 6'h3f;
".

[ERR:UH0700] top.v:2314: Unsupported expression "<n<> u<42162> t<Attr_spec> p<42163> c<42157> l<2314>>   assign \$28  = pbq & (* src = "attacks-qbb.py:257" *) nbk;
".

[ERR:UH0700] top.v:2315: Unsupported expression "<n<> u<42192> t<Attr_spec> p<42193> c<42187> l<2315>>   assign \$291  = checking_pieces - (* src = "attacks-qbb.py:430" *) 1'h1;
".

[ERR:UH0700] top.v:2316: Unsupported expression "<n<> u<42222> t<Attr_spec> p<42223> c<42217> l<2316>>   assign \$293  = checking_pieces & (* src = "attacks-qbb.py:430" *) \$291 ;
".

[ERR:UH0700] top.v:2317: Unsupported expression "<n<> u<42252> t<Attr_spec> p<42253> c<42247> l<2317>>   assign \$295  = \$293  - (* src = "attacks-qbb.py:430" *) 1'h1;
".

[ERR:UH0700] top.v:2318: Unsupported expression "<n<> u<42282> t<Attr_spec> p<42283> c<42277> l<2318>>   assign \$297  = \$295  >>> (* src = "attacks-qbb.py:430" *) 6'h3f;
".

[ERR:UH0700] top.v:2319: Unsupported expression "<n<> u<42312> t<Attr_spec> p<42313> c<42307> l<2319>>   assign \$300  = checking_pieces | (* src = "attacks-qbb.py:432" *) blockers;
".

[ERR:UH0700] top.v:2320: Unsupported expression "<n<> u<42348> t<Attr_spec> p<42349> c<42343> l<2320>>   assign \$302  = $signed(\$300 ) | (* src = "attacks-qbb.py:432" *) $signed(zero_if_check);
".

[ERR:UH0700] top.v:2321: Unsupported expression "<n<> u<42380> t<Attr_spec> p<42381> c<42375> l<2321>>   assign \$305  = ~ (* src = "attacks-qbb.py:433" *) friendly;
".

[ERR:UH0700] top.v:2322: Unsupported expression "<n<> u<42409> t<Attr_spec> p<42410> c<42404> l<2322>>   assign \$307  = \$305  & (* src = "attacks-qbb.py:433" *) check_dest;
".

[ERR:UH0700] top.v:2323: Unsupported expression "<n<> u<42435> t<Attr_spec> p<42436> c<42430> l<2323>>   assign \$30  = ~ (* src = "attacks-qbb.py:257" *) enemy;
".

[ERR:UH0700] top.v:2324: Unsupported expression "<n<> u<42470> t<Attr_spec> p<42471> c<42465> l<2324>>   assign \$309  = $signed(\$307 ) & (* src = "attacks-qbb.py:433" *) $signed(zero_if_double_check);
".

[ERR:UH0700] top.v:2325: Unsupported expression "<n<> u<42506> t<Attr_spec> p<42507> c<42501> l<2325>>   assign \$311  = wrooks | (* src = "attacks-qbb.py:443" *) wqueens;
".

[ERR:UH0700] top.v:2326: Unsupported expression "<n<> u<42536> t<Attr_spec> p<42537> c<42531> l<2326>>   assign \$314  = all_in_between ^ (* src = "attacks-qbb.py:444" *) horizontal_in_between;
".

[ERR:UH0700] top.v:2327: Unsupported expression "<n<> u<42562> t<Attr_spec> p<42563> c<42557> l<2327>>   assign \$313  = ~ (* src = "attacks-qbb.py:444" *) \$314 ;
".

[ERR:UH0700] top.v:2328: Unsupported expression "<n<> u<42591> t<Attr_spec> p<42592> c<42586> l<2328>>   assign \$317  = \$311  & (* src = "attacks-qbb.py:444" *) \$313 ;
".

[ERR:UH0700] top.v:2329: Unsupported expression "<n<> u<42621> t<Attr_spec> p<42622> c<42616> l<2329>>   assign \$319  = white_fill_east_output & (* src = "attacks-qbb.py:449" *) target_mask;
".

[ERR:UH0700] top.v:2330: Unsupported expression "<n<> u<42651> t<Attr_spec> p<42652> c<42646> l<2330>>   assign \$321  = white_fill_west_output & (* src = "attacks-qbb.py:453" *) target_mask;
".

[ERR:UH0700] top.v:2331: Unsupported expression "<n<> u<42681> t<Attr_spec> p<42682> c<42676> l<2331>>   assign \$323  = wrooks | (* src = "attacks-qbb.py:456" *) wqueens;
".

[ERR:UH0700] top.v:2332: Unsupported expression "<n<> u<42711> t<Attr_spec> p<42712> c<42706> l<2332>>   assign \$326  = all_in_between ^ (* src = "attacks-qbb.py:457" *) vertical_in_between;
".

[ERR:UH0700] top.v:2333: Unsupported expression "<n<> u<42737> t<Attr_spec> p<42738> c<42732> l<2333>>   assign \$325  = ~ (* src = "attacks-qbb.py:457" *) \$326 ;
".

[ERR:UH0700] top.v:2334: Unsupported expression "<n<> u<42766> t<Attr_spec> p<42767> c<42761> l<2334>>   assign \$32  = \$28  & (* src = "attacks-qbb.py:257" *) \$30 ;
".

[ERR:UH0700] top.v:2335: Unsupported expression "<n<> u<42796> t<Attr_spec> p<42797> c<42791> l<2335>>   assign \$329  = \$323  & (* src = "attacks-qbb.py:457" *) \$325 ;
".

[ERR:UH0700] top.v:2336: Unsupported expression "<n<> u<42826> t<Attr_spec> p<42827> c<42821> l<2336>>   assign \$331  = white_fill_north_output & (* src = "attacks-qbb.py:462" *) target_mask;
".

[ERR:UH0700] top.v:2337: Unsupported expression "<n<> u<42856> t<Attr_spec> p<42857> c<42851> l<2337>>   assign \$333  = white_fill_south_output & (* src = "attacks-qbb.py:466" *) target_mask;
".

[ERR:UH0700] top.v:2338: Unsupported expression "<n<> u<42886> t<Attr_spec> p<42887> c<42881> l<2338>>   assign \$335  = wbishops | (* src = "attacks-qbb.py:469" *) wqueens;
".

[ERR:UH0700] top.v:2339: Unsupported expression "<n<> u<42916> t<Attr_spec> p<42917> c<42911> l<2339>>   assign \$338  = all_in_between ^ (* src = "attacks-qbb.py:470" *) diagonal_in_between;
".

[ERR:UH0700] top.v:2340: Unsupported expression "<n<> u<42942> t<Attr_spec> p<42943> c<42937> l<2340>>   assign \$337  = ~ (* src = "attacks-qbb.py:470" *) \$338 ;
".

[ERR:UH0700] top.v:2341: Unsupported expression "<n<> u<42971> t<Attr_spec> p<42972> c<42966> l<2341>>   assign \$341  = \$335  & (* src = "attacks-qbb.py:470" *) \$337 ;
".

[ERR:UH0700] top.v:2342: Unsupported expression "<n<> u<43001> t<Attr_spec> p<43002> c<42996> l<2342>>   assign \$343  = white_fill_northeast_output & (* src = "attacks-qbb.py:475" *) target_mask;
".

[ERR:UH0700] top.v:2343: Unsupported expression "<n<> u<43031> t<Attr_spec> p<43032> c<43026> l<2343>>   assign \$345  = white_fill_northeast_output & (* src = "attacks-qbb.py:488" *) target_mask;
".

[ERR:UH0700] top.v:2344: Unsupported expression "<n<> u<43061> t<Attr_spec> p<43062> c<43056> l<2344>>   assign \$347  = white_fill_southwest_output & (* src = "attacks-qbb.py:479" *) target_mask;
".

[ERR:UH0700] top.v:2345: Unsupported expression "<n<> u<43087> t<Attr_spec> p<43088> c<43082> l<2345>>   assign \$34  = ~ (* src = "attacks-qbb.py:258" *) pbq;
".

[ERR:UH0700] top.v:2346: Unsupported expression "<n<> u<43116> t<Attr_spec> p<43117> c<43111> l<2346>>   assign \$349  = white_fill_southwest_output & (* src = "attacks-qbb.py:492" *) target_mask;
".

[ERR:UH0700] top.v:2347: Unsupported expression "<n<> u<43146> t<Attr_spec> p<43147> c<43141> l<2347>>   assign \$351  = wbishops | (* src = "attacks-qbb.py:482" *) wqueens;
".

[ERR:UH0700] top.v:2348: Unsupported expression "<n<> u<43176> t<Attr_spec> p<43177> c<43171> l<2348>>   assign \$354  = all_in_between ^ (* src = "attacks-qbb.py:483" *) antidiagonal_in_between;
".

[ERR:UH0700] top.v:2349: Unsupported expression "<n<> u<43202> t<Attr_spec> p<43203> c<43197> l<2349>>   assign \$353  = ~ (* src = "attacks-qbb.py:483" *) \$354 ;
".

[ERR:UH0700] top.v:2350: Unsupported expression "<n<> u<43231> t<Attr_spec> p<43232> c<43226> l<2350>>   assign \$357  = \$351  & (* src = "attacks-qbb.py:483" *) \$353 ;
".

[ERR:UH0700] top.v:2351: Unsupported expression "<n<> u<43257> t<Attr_spec> p<43258> c<43252> l<2351>>   assign \$36  = ~ (* src = "attacks-qbb.py:258" *) nbk;
".

[ERR:UH0700] top.v:2352: Unsupported expression "<n<> u<43286> t<Attr_spec> p<43287> c<43281> l<2352>>   assign \$38  = \$34  & (* src = "attacks-qbb.py:258" *) \$36 ;
".

[ERR:UH0700] top.v:2353: Unsupported expression "<n<> u<43316> t<Attr_spec> p<43317> c<43311> l<2353>>   assign \$40  = \$38  & (* src = "attacks-qbb.py:258" *) rqk;
".

[ERR:UH0700] top.v:2354: Unsupported expression "<n<> u<43342> t<Attr_spec> p<43343> c<43337> l<2354>>   assign \$42  = ~ (* src = "attacks-qbb.py:258" *) enemy;
".

[ERR:UH0700] top.v:2355: Unsupported expression "<n<> u<43371> t<Attr_spec> p<43372> c<43366> l<2355>>   assign \$44  = \$40  & (* src = "attacks-qbb.py:258" *) \$42 ;
".

[ERR:UH0700] top.v:2356: Unsupported expression "<n<> u<43401> t<Attr_spec> p<43402> c<43396> l<2356>>   assign \$46  = pbq & (* src = "attacks-qbb.py:259" *) rqk;
".

[ERR:UH0700] top.v:2357: Unsupported expression "<n<> u<43427> t<Attr_spec> p<43428> c<43422> l<2357>>   assign \$48  = ~ (* src = "attacks-qbb.py:259" *) enemy;
".

[ERR:UH0700] top.v:2358: Unsupported expression "<n<> u<43452> t<Attr_spec> p<43453> c<43447> l<2358>>   assign \$4  = ~ (* src = "attacks-qbb.py:255" *) nbk;
".

[ERR:UH0700] top.v:2359: Unsupported expression "<n<> u<43481> t<Attr_spec> p<43482> c<43476> l<2359>>   assign \$50  = \$46  & (* src = "attacks-qbb.py:259" *) \$48 ;
".

[ERR:UH0700] top.v:2360: Unsupported expression "<n<> u<43511> t<Attr_spec> p<43512> c<43506> l<2360>>   assign \$52  = nbk & (* src = "attacks-qbb.py:260" *) rqk;
".

[ERR:UH0700] top.v:2361: Unsupported expression "<n<> u<43537> t<Attr_spec> p<43538> c<43532> l<2361>>   assign \$54  = ~ (* src = "attacks-qbb.py:260" *) enemy;
".

[ERR:UH0700] top.v:2362: Unsupported expression "<n<> u<43566> t<Attr_spec> p<43567> c<43561> l<2362>>   assign \$56  = \$52  & (* src = "attacks-qbb.py:260" *) \$54 ;
".

[ERR:UH0700] top.v:2363: Unsupported expression "<n<> u<43592> t<Attr_spec> p<43593> c<43587> l<2363>>   assign \$58  = ~ (* src = "attacks-qbb.py:262" *) nbk;
".

[ERR:UH0700] top.v:2364: Unsupported expression "<n<> u<43621> t<Attr_spec> p<43622> c<43616> l<2364>>   assign \$60  = pbq & (* src = "attacks-qbb.py:262" *) \$58 ;
".

[ERR:UH0700] top.v:2365: Unsupported expression "<n<> u<43647> t<Attr_spec> p<43648> c<43642> l<2365>>   assign \$62  = ~ (* src = "attacks-qbb.py:262" *) rqk;
".

[ERR:UH0700] top.v:2366: Unsupported expression "<n<> u<43676> t<Attr_spec> p<43677> c<43671> l<2366>>   assign \$64  = \$60  & (* src = "attacks-qbb.py:262" *) \$62 ;
".

[ERR:UH0700] top.v:2367: Unsupported expression "<n<> u<43702> t<Attr_spec> p<43703> c<43697> l<2367>>   assign \$66  = ~ (* src = "attacks-qbb.py:262" *) enemy;
".

[ERR:UH0700] top.v:2368: Unsupported expression "<n<> u<43731> t<Attr_spec> p<43732> c<43726> l<2368>>   assign \$68  = \$64  & (* src = "attacks-qbb.py:262" *) \$66 ;
".

[ERR:UH0700] top.v:2369: Unsupported expression "<n<> u<43761> t<Attr_spec> p<43762> c<43756> l<2369>>   assign \$6  = pbq & (* src = "attacks-qbb.py:255" *) \$4 ;
".

[ERR:UH0700] top.v:2370: Unsupported expression "<n<> u<43787> t<Attr_spec> p<43788> c<43782> l<2370>>   assign \$70  = ~ (* src = "attacks-qbb.py:263" *) pbq;
".

[ERR:UH0700] top.v:2371: Unsupported expression "<n<> u<43816> t<Attr_spec> p<43817> c<43811> l<2371>>   assign \$72  = \$70  & (* src = "attacks-qbb.py:263" *) nbk;
".

[ERR:UH0700] top.v:2372: Unsupported expression "<n<> u<43842> t<Attr_spec> p<43843> c<43837> l<2372>>   assign \$74  = ~ (* src = "attacks-qbb.py:263" *) rqk;
".

[ERR:UH0700] top.v:2373: Unsupported expression "<n<> u<43871> t<Attr_spec> p<43872> c<43866> l<2373>>   assign \$76  = \$72  & (* src = "attacks-qbb.py:263" *) \$74 ;
".

[ERR:UH0700] top.v:2374: Unsupported expression "<n<> u<43897> t<Attr_spec> p<43898> c<43892> l<2374>>   assign \$78  = ~ (* src = "attacks-qbb.py:263" *) enemy;
".

[ERR:UH0700] top.v:2375: Unsupported expression "<n<> u<43926> t<Attr_spec> p<43927> c<43921> l<2375>>   assign \$80  = \$76  & (* src = "attacks-qbb.py:263" *) \$78 ;
".

[ERR:UH0700] top.v:2376: Unsupported expression "<n<> u<43956> t<Attr_spec> p<43957> c<43951> l<2376>>   assign \$82  = pbq & (* src = "attacks-qbb.py:264" *) nbk;
".

[ERR:UH0700] top.v:2377: Unsupported expression "<n<> u<43982> t<Attr_spec> p<43983> c<43977> l<2377>>   assign \$84  = ~ (* src = "attacks-qbb.py:264" *) enemy;
".

[ERR:UH0700] top.v:2378: Unsupported expression "<n<> u<44011> t<Attr_spec> p<44012> c<44006> l<2378>>   assign \$86  = \$82  & (* src = "attacks-qbb.py:264" *) \$84 ;
".

[ERR:UH0700] top.v:2379: Unsupported expression "<n<> u<44037> t<Attr_spec> p<44038> c<44032> l<2379>>   assign \$88  = ~ (* src = "attacks-qbb.py:265" *) pbq;
".

[ERR:UH0700] top.v:2380: Unsupported expression "<n<> u<44062> t<Attr_spec> p<44063> c<44057> l<2380>>   assign \$8  = ~ (* src = "attacks-qbb.py:255" *) rqk;
".

[ERR:UH0700] top.v:2381: Unsupported expression "<n<> u<44087> t<Attr_spec> p<44088> c<44082> l<2381>>   assign \$90  = ~ (* src = "attacks-qbb.py:265" *) nbk;
".

[ERR:UH0700] top.v:2382: Unsupported expression "<n<> u<44116> t<Attr_spec> p<44117> c<44111> l<2382>>   assign \$92  = \$88  & (* src = "attacks-qbb.py:265" *) \$90 ;
".

[ERR:UH0700] top.v:2383: Unsupported expression "<n<> u<44146> t<Attr_spec> p<44147> c<44141> l<2383>>   assign \$94  = \$92  & (* src = "attacks-qbb.py:265" *) rqk;
".

[ERR:UH0700] top.v:2384: Unsupported expression "<n<> u<44172> t<Attr_spec> p<44173> c<44167> l<2384>>   assign \$96  = ~ (* src = "attacks-qbb.py:265" *) enemy;
".

[ERR:UH0700] top.v:2385: Unsupported expression "<n<> u<44201> t<Attr_spec> p<44202> c<44196> l<2385>>   assign \$98  = \$94  & (* src = "attacks-qbb.py:265" *) \$96 ;
".

[ERR:UH0700] top.v:3078: Unsupported expression "<n<> u<52018> t<Attr_spec> p<52019> c<52013> l<3078>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:3079: Unsupported expression "<n<> u<52048> t<Attr_spec> p<52049> c<52043> l<3079>>   assign \$13  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 1'h1;
".

[ERR:UH0700] top.v:3080: Unsupported expression "<n<> u<52078> t<Attr_spec> p<52079> c<52073> l<3080>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:3081: Unsupported expression "<n<> u<52108> t<Attr_spec> p<52109> c<52103> l<3081>>   assign \$18  = empty0 <<< (* src = "attacks-qbb.py:35" *) 2'h2;
".

[ERR:UH0700] top.v:3082: Unsupported expression "<n<> u<52134> t<Attr_spec> p<52135> c<52129> l<3082>>   assign \$1  = ~ (* src = "attacks-qbb.py:168" *) 8'hff;
".

[ERR:UH0700] top.v:3083: Unsupported expression "<n<> u<52163> t<Attr_spec> p<52164> c<52158> l<3083>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3084: Unsupported expression "<n<> u<52193> t<Attr_spec> p<52194> c<52188> l<3084>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:3085: Unsupported expression "<n<> u<52223> t<Attr_spec> p<52224> c<52218> l<3085>>   assign \$25  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 2'h2;
".

[ERR:UH0700] top.v:3086: Unsupported expression "<n<> u<52253> t<Attr_spec> p<52254> c<52248> l<3086>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:3087: Unsupported expression "<n<> u<52283> t<Attr_spec> p<52284> c<52278> l<3087>>   assign \$30  = empty1 <<< (* src = "attacks-qbb.py:37" *) 3'h4;
".

[ERR:UH0700] top.v:3088: Unsupported expression "<n<> u<52313> t<Attr_spec> p<52314> c<52308> l<3088>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3089: Unsupported expression "<n<> u<52343> t<Attr_spec> p<52344> c<52338> l<3089>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:3090: Unsupported expression "<n<> u<52373> t<Attr_spec> p<52374> c<52368> l<3090>>   assign \$37  = empty2 <<< (* src = "attacks-qbb.py:38" *) 1'h1;
".

[ERR:UH0700] top.v:3091: Unsupported expression "<n<> u<52403> t<Attr_spec> p<52404> c<52398> l<3091>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:3092: Unsupported expression "<n<> u<52429> t<Attr_spec> p<52430> c<52424> l<3092>>   assign \$39  = ~ (* src = "attacks-qbb.py:168" *) 8'hff;
".

[ERR:UH0700] top.v:3093: Unsupported expression "<n<> u<52458> t<Attr_spec> p<52459> c<52453> l<3093>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:3094: Unsupported expression "<n<> u<52488> t<Attr_spec> p<52489> c<52483> l<3094>>   assign \$6  = empty <<< (* src = "attacks-qbb.py:33" *) 1'h1;
".

[ERR:UH0700] top.v:3095: Unsupported expression "<n<> u<52518> t<Attr_spec> p<52519> c<52513> l<3095>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:3196: Unsupported expression "<n<> u<54146> t<Attr_spec> p<54147> c<54141> l<3196>>   assign \$11  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 4'h8;
".

[ERR:UH0700] top.v:3197: Unsupported expression "<n<> u<54176> t<Attr_spec> p<54177> c<54171> l<3197>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:3198: Unsupported expression "<n<> u<54206> t<Attr_spec> p<54207> c<54201> l<3198>>   assign \$16  = empty0 <<< (* src = "attacks-qbb.py:35" *) 5'h10;
".

[ERR:UH0700] top.v:3199: Unsupported expression "<n<> u<54236> t<Attr_spec> p<54237> c<54231> l<3199>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:3200: Unsupported expression "<n<> u<54266> t<Attr_spec> p<54267> c<54261> l<3200>>   assign \$1  = pieces & (* src = "attacks-qbb.py:32" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:3201: Unsupported expression "<n<> u<54296> t<Attr_spec> p<54297> c<54291> l<3201>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3202: Unsupported expression "<n<> u<54326> t<Attr_spec> p<54327> c<54321> l<3202>>   assign \$23  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 5'h10;
".

[ERR:UH0700] top.v:3203: Unsupported expression "<n<> u<54356> t<Attr_spec> p<54357> c<54351> l<3203>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:3204: Unsupported expression "<n<> u<54386> t<Attr_spec> p<54387> c<54381> l<3204>>   assign \$28  = empty1 <<< (* src = "attacks-qbb.py:37" *) 6'h20;
".

[ERR:UH0700] top.v:3205: Unsupported expression "<n<> u<54416> t<Attr_spec> p<54417> c<54411> l<3205>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:3206: Unsupported expression "<n<> u<54446> t<Attr_spec> p<54447> c<54441> l<3206>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3207: Unsupported expression "<n<> u<54476> t<Attr_spec> p<54477> c<54471> l<3207>>   assign \$35  = empty2 <<< (* src = "attacks-qbb.py:38" *) 4'h8;
".

[ERR:UH0700] top.v:3208: Unsupported expression "<n<> u<54506> t<Attr_spec> p<54507> c<54501> l<3208>>   assign \$37  = \$35  & (* src = "attacks-qbb.py:38" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:3209: Unsupported expression "<n<> u<54536> t<Attr_spec> p<54537> c<54531> l<3209>>   assign \$4  = empty <<< (* src = "attacks-qbb.py:33" *) 4'h8;
".

[ERR:UH0700] top.v:3210: Unsupported expression "<n<> u<54566> t<Attr_spec> p<54567> c<54561> l<3210>>   assign \$6  = pieces0 & (* src = "attacks-qbb.py:33" *) \$4 ;
".

[ERR:UH0700] top.v:3211: Unsupported expression "<n<> u<54596> t<Attr_spec> p<54597> c<54591> l<3211>>   assign \$8  = empty | (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:3314: Unsupported expression "<n<> u<56268> t<Attr_spec> p<56269> c<56263> l<3314>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:3315: Unsupported expression "<n<> u<56298> t<Attr_spec> p<56299> c<56293> l<3315>>   assign \$13  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 4'h9;
".

[ERR:UH0700] top.v:3316: Unsupported expression "<n<> u<56328> t<Attr_spec> p<56329> c<56323> l<3316>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:3317: Unsupported expression "<n<> u<56358> t<Attr_spec> p<56359> c<56353> l<3317>>   assign \$18  = empty0 <<< (* src = "attacks-qbb.py:35" *) 5'h12;
".

[ERR:UH0700] top.v:3318: Unsupported expression "<n<> u<56384> t<Attr_spec> p<56385> c<56379> l<3318>>   assign \$1  = ~ (* src = "attacks-qbb.py:167" *) 8'hff;
".

[ERR:UH0700] top.v:3319: Unsupported expression "<n<> u<56413> t<Attr_spec> p<56414> c<56408> l<3319>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3320: Unsupported expression "<n<> u<56443> t<Attr_spec> p<56444> c<56438> l<3320>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:3321: Unsupported expression "<n<> u<56473> t<Attr_spec> p<56474> c<56468> l<3321>>   assign \$25  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 5'h12;
".

[ERR:UH0700] top.v:3322: Unsupported expression "<n<> u<56503> t<Attr_spec> p<56504> c<56498> l<3322>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:3323: Unsupported expression "<n<> u<56533> t<Attr_spec> p<56534> c<56528> l<3323>>   assign \$30  = empty1 <<< (* src = "attacks-qbb.py:37" *) 6'h24;
".

[ERR:UH0700] top.v:3324: Unsupported expression "<n<> u<56563> t<Attr_spec> p<56564> c<56558> l<3324>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3325: Unsupported expression "<n<> u<56593> t<Attr_spec> p<56594> c<56588> l<3325>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:3326: Unsupported expression "<n<> u<56623> t<Attr_spec> p<56624> c<56618> l<3326>>   assign \$37  = empty2 <<< (* src = "attacks-qbb.py:38" *) 4'h9;
".

[ERR:UH0700] top.v:3327: Unsupported expression "<n<> u<56653> t<Attr_spec> p<56654> c<56648> l<3327>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:3328: Unsupported expression "<n<> u<56679> t<Attr_spec> p<56680> c<56674> l<3328>>   assign \$39  = ~ (* src = "attacks-qbb.py:167" *) 8'hff;
".

[ERR:UH0700] top.v:3329: Unsupported expression "<n<> u<56708> t<Attr_spec> p<56709> c<56703> l<3329>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:3330: Unsupported expression "<n<> u<56738> t<Attr_spec> p<56739> c<56733> l<3330>>   assign \$6  = empty <<< (* src = "attacks-qbb.py:33" *) 4'h9;
".

[ERR:UH0700] top.v:3331: Unsupported expression "<n<> u<56768> t<Attr_spec> p<56769> c<56763> l<3331>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:3434: Unsupported expression "<n<> u<58439> t<Attr_spec> p<58440> c<58434> l<3434>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:3435: Unsupported expression "<n<> u<58475> t<Attr_spec> p<58476> c<58470> l<3435>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:3436: Unsupported expression "<n<> u<58511> t<Attr_spec> p<58512> c<58506> l<3436>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:3437: Unsupported expression "<n<> u<58547> t<Attr_spec> p<58548> c<58542> l<3437>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:3438: Unsupported expression "<n<> u<58579> t<Attr_spec> p<58580> c<58574> l<3438>>   assign \$1  = ~ (* src = "attacks-qbb.py:173" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:3439: Unsupported expression "<n<> u<58608> t<Attr_spec> p<58609> c<58603> l<3439>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3440: Unsupported expression "<n<> u<58638> t<Attr_spec> p<58639> c<58633> l<3440>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:3441: Unsupported expression "<n<> u<58674> t<Attr_spec> p<58675> c<58669> l<3441>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:3442: Unsupported expression "<n<> u<58710> t<Attr_spec> p<58711> c<58705> l<3442>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:3443: Unsupported expression "<n<> u<58746> t<Attr_spec> p<58747> c<58741> l<3443>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe4);
".

[ERR:UH0700] top.v:3444: Unsupported expression "<n<> u<58782> t<Attr_spec> p<58783> c<58777> l<3444>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3445: Unsupported expression "<n<> u<58812> t<Attr_spec> p<58813> c<58807> l<3445>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:3446: Unsupported expression "<n<> u<58848> t<Attr_spec> p<58849> c<58843> l<3446>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:3447: Unsupported expression "<n<> u<58884> t<Attr_spec> p<58885> c<58879> l<3447>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:3448: Unsupported expression "<n<> u<58910> t<Attr_spec> p<58911> c<58905> l<3448>>   assign \$39  = ~ (* src = "attacks-qbb.py:173" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:3449: Unsupported expression "<n<> u<58939> t<Attr_spec> p<58940> c<58934> l<3449>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:3450: Unsupported expression "<n<> u<58975> t<Attr_spec> p<58976> c<58970> l<3450>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:3451: Unsupported expression "<n<> u<59011> t<Attr_spec> p<59012> c<59006> l<3451>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:3552: Unsupported expression "<n<> u<60645> t<Attr_spec> p<60646> c<60640> l<3552>>   assign \$11  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:3553: Unsupported expression "<n<> u<60681> t<Attr_spec> p<60682> c<60676> l<3553>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:3554: Unsupported expression "<n<> u<60717> t<Attr_spec> p<60718> c<60712> l<3554>>   assign \$16  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff0);
".

[ERR:UH0700] top.v:3555: Unsupported expression "<n<> u<60753> t<Attr_spec> p<60754> c<60748> l<3555>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:3556: Unsupported expression "<n<> u<60783> t<Attr_spec> p<60784> c<60778> l<3556>>   assign \$1  = pieces & (* src = "attacks-qbb.py:32" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:3557: Unsupported expression "<n<> u<60813> t<Attr_spec> p<60814> c<60808> l<3557>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3558: Unsupported expression "<n<> u<60849> t<Attr_spec> p<60850> c<60844> l<3558>>   assign \$23  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff0);
".

[ERR:UH0700] top.v:3559: Unsupported expression "<n<> u<60885> t<Attr_spec> p<60886> c<60880> l<3559>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:3560: Unsupported expression "<n<> u<60921> t<Attr_spec> p<60922> c<60916> l<3560>>   assign \$28  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe0);
".

[ERR:UH0700] top.v:3561: Unsupported expression "<n<> u<60957> t<Attr_spec> p<60958> c<60952> l<3561>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:3562: Unsupported expression "<n<> u<60987> t<Attr_spec> p<60988> c<60982> l<3562>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3563: Unsupported expression "<n<> u<61023> t<Attr_spec> p<61024> c<61018> l<3563>>   assign \$35  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:3564: Unsupported expression "<n<> u<61059> t<Attr_spec> p<61060> c<61054> l<3564>>   assign \$37  = \$35  & (* src = "attacks-qbb.py:38" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:3565: Unsupported expression "<n<> u<61095> t<Attr_spec> p<61096> c<61090> l<3565>>   assign \$4  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:3566: Unsupported expression "<n<> u<61131> t<Attr_spec> p<61132> c<61126> l<3566>>   assign \$6  = pieces0 & (* src = "attacks-qbb.py:33" *) \$4 ;
".

[ERR:UH0700] top.v:3567: Unsupported expression "<n<> u<61161> t<Attr_spec> p<61162> c<61156> l<3567>>   assign \$8  = empty | (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:3670: Unsupported expression "<n<> u<62832> t<Attr_spec> p<62833> c<62827> l<3670>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:3671: Unsupported expression "<n<> u<62868> t<Attr_spec> p<62869> c<62863> l<3671>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:3672: Unsupported expression "<n<> u<62904> t<Attr_spec> p<62905> c<62899> l<3672>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:3673: Unsupported expression "<n<> u<62940> t<Attr_spec> p<62941> c<62935> l<3673>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:3674: Unsupported expression "<n<> u<62972> t<Attr_spec> p<62973> c<62967> l<3674>>   assign \$1  = ~ (* src = "attacks-qbb.py:169" *) 8'hff;
".

[ERR:UH0700] top.v:3675: Unsupported expression "<n<> u<63001> t<Attr_spec> p<63002> c<62996> l<3675>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3676: Unsupported expression "<n<> u<63031> t<Attr_spec> p<63032> c<63026> l<3676>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:3677: Unsupported expression "<n<> u<63067> t<Attr_spec> p<63068> c<63062> l<3677>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:3678: Unsupported expression "<n<> u<63103> t<Attr_spec> p<63104> c<63098> l<3678>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:3679: Unsupported expression "<n<> u<63139> t<Attr_spec> p<63140> c<63134> l<3679>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe4);
".

[ERR:UH0700] top.v:3680: Unsupported expression "<n<> u<63175> t<Attr_spec> p<63176> c<63170> l<3680>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3681: Unsupported expression "<n<> u<63205> t<Attr_spec> p<63206> c<63200> l<3681>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:3682: Unsupported expression "<n<> u<63241> t<Attr_spec> p<63242> c<63236> l<3682>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:3683: Unsupported expression "<n<> u<63277> t<Attr_spec> p<63278> c<63272> l<3683>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:3684: Unsupported expression "<n<> u<63303> t<Attr_spec> p<63304> c<63298> l<3684>>   assign \$39  = ~ (* src = "attacks-qbb.py:169" *) 8'hff;
".

[ERR:UH0700] top.v:3685: Unsupported expression "<n<> u<63332> t<Attr_spec> p<63333> c<63327> l<3685>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:3686: Unsupported expression "<n<> u<63368> t<Attr_spec> p<63369> c<63363> l<3686>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:3687: Unsupported expression "<n<> u<63404> t<Attr_spec> p<63405> c<63399> l<3687>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:3790: Unsupported expression "<n<> u<65076> t<Attr_spec> p<65077> c<65071> l<3790>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:3791: Unsupported expression "<n<> u<65112> t<Attr_spec> p<65113> c<65107> l<3791>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:3792: Unsupported expression "<n<> u<65148> t<Attr_spec> p<65149> c<65143> l<3792>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:3793: Unsupported expression "<n<> u<65184> t<Attr_spec> p<65185> c<65179> l<3793>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hffffffffffffffee);
".

[ERR:UH0700] top.v:3794: Unsupported expression "<n<> u<65216> t<Attr_spec> p<65217> c<65211> l<3794>>   assign \$1  = ~ (* src = "attacks-qbb.py:171" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:3795: Unsupported expression "<n<> u<65245> t<Attr_spec> p<65246> c<65240> l<3795>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3796: Unsupported expression "<n<> u<65275> t<Attr_spec> p<65276> c<65270> l<3796>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:3797: Unsupported expression "<n<> u<65311> t<Attr_spec> p<65312> c<65306> l<3797>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hffffffffffffffee);
".

[ERR:UH0700] top.v:3798: Unsupported expression "<n<> u<65347> t<Attr_spec> p<65348> c<65342> l<3798>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:3799: Unsupported expression "<n<> u<65383> t<Attr_spec> p<65384> c<65378> l<3799>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffdc);
".

[ERR:UH0700] top.v:3800: Unsupported expression "<n<> u<65419> t<Attr_spec> p<65420> c<65414> l<3800>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3801: Unsupported expression "<n<> u<65449> t<Attr_spec> p<65450> c<65444> l<3801>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:3802: Unsupported expression "<n<> u<65485> t<Attr_spec> p<65486> c<65480> l<3802>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:3803: Unsupported expression "<n<> u<65521> t<Attr_spec> p<65522> c<65516> l<3803>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:3804: Unsupported expression "<n<> u<65547> t<Attr_spec> p<65548> c<65542> l<3804>>   assign \$39  = ~ (* src = "attacks-qbb.py:171" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:3805: Unsupported expression "<n<> u<65576> t<Attr_spec> p<65577> c<65571> l<3805>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:3806: Unsupported expression "<n<> u<65612> t<Attr_spec> p<65613> c<65607> l<3806>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:3807: Unsupported expression "<n<> u<65648> t<Attr_spec> p<65649> c<65643> l<3807>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:3907: Unsupported expression "<n<> u<67254> t<Attr_spec> p<67255> c<67249> l<3907>>   assign \$9  = empty | (* src = "attacks-qbb.py:33" *) \$7 ;
".

[ERR:UH0700] top.v:3908: Unsupported expression "<n<> u<67290> t<Attr_spec> p<67291> c<67285> l<3908>>   assign \$11  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:3909: Unsupported expression "<n<> u<67326> t<Attr_spec> p<67327> c<67321> l<3909>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:3910: Unsupported expression "<n<> u<67362> t<Attr_spec> p<67363> c<67357> l<3910>>   assign \$16  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffffe);
".

[ERR:UH0700] top.v:3911: Unsupported expression "<n<> u<67398> t<Attr_spec> p<67399> c<67393> l<3911>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:3912: Unsupported expression "<n<> u<67424> t<Attr_spec> p<67425> c<67419> l<3912>>   assign \$1  = ~ (* src = "attacks-qbb.py:172" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:3913: Unsupported expression "<n<> u<67453> t<Attr_spec> p<67454> c<67448> l<3913>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:3914: Unsupported expression "<n<> u<67489> t<Attr_spec> p<67490> c<67484> l<3914>>   assign \$23  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffffe);
".

[ERR:UH0700] top.v:3915: Unsupported expression "<n<> u<67525> t<Attr_spec> p<67526> c<67520> l<3915>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:3916: Unsupported expression "<n<> u<67561> t<Attr_spec> p<67562> c<67556> l<3916>>   assign \$28  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hfffffffffffffffc);
".

[ERR:UH0700] top.v:3917: Unsupported expression "<n<> u<67597> t<Attr_spec> p<67598> c<67592> l<3917>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:3918: Unsupported expression "<n<> u<67627> t<Attr_spec> p<67628> c<67622> l<3918>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:3919: Unsupported expression "<n<> u<67663> t<Attr_spec> p<67664> c<67658> l<3919>>   assign \$34  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:3920: Unsupported expression "<n<> u<67695> t<Attr_spec> p<67696> c<67690> l<3920>>   assign \$36  = ~ (* src = "attacks-qbb.py:172" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:3921: Unsupported expression "<n<> u<67724> t<Attr_spec> p<67725> c<67719> l<3921>>   assign \$38  = \$34  & (* src = "attacks-qbb.py:38" *) \$36 ;
".

[ERR:UH0700] top.v:3922: Unsupported expression "<n<> u<67754> t<Attr_spec> p<67755> c<67749> l<3922>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:3923: Unsupported expression "<n<> u<67790> t<Attr_spec> p<67791> c<67785> l<3923>>   assign \$5  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:3924: Unsupported expression "<n<> u<67826> t<Attr_spec> p<67827> c<67821> l<3924>>   assign \$7  = pieces0 & (* src = "attacks-qbb.py:33" *) \$5 ;
".

[ERR:UH0700] top.v:4026: Unsupported expression "<n<> u<69443> t<Attr_spec> p<69444> c<69438> l<4026>>   assign \$9  = \$7  <<< (* src = "attacks-qbb.py:92" *) 4'h9;
".

[ERR:UH0700] top.v:4027: Unsupported expression "<n<> u<69469> t<Attr_spec> p<69470> c<69464> l<4027>>   assign \$12  = ~ (* src = "attacks-qbb.py:93" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4028: Unsupported expression "<n<> u<69498> t<Attr_spec> p<69499> c<69493> l<4028>>   assign \$14  = pieces & (* src = "attacks-qbb.py:93" *) \$12 ;
".

[ERR:UH0700] top.v:4029: Unsupported expression "<n<> u<69528> t<Attr_spec> p<69529> c<69523> l<4029>>   assign \$16  = \$14  <<< (* src = "attacks-qbb.py:93" *) 1'h1;
".

[ERR:UH0700] top.v:4030: Unsupported expression "<n<> u<69554> t<Attr_spec> p<69555> c<69549> l<4030>>   assign \$18  = ~ (* src = "attacks-qbb.py:94" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4031: Unsupported expression "<n<> u<69583> t<Attr_spec> p<69584> c<69578> l<4031>>   assign \$20  = pieces & (* src = "attacks-qbb.py:94" *) \$18 ;
".

[ERR:UH0700] top.v:4032: Unsupported expression "<n<> u<69613> t<Attr_spec> p<69614> c<69608> l<4032>>   assign \$22  = \$20  >>> (* src = "attacks-qbb.py:94" *) 3'h7;
".

[ERR:UH0700] top.v:4033: Unsupported expression "<n<> u<69643> t<Attr_spec> p<69644> c<69638> l<4033>>   assign \$24  = pieces >>> (* src = "attacks-qbb.py:95" *) 4'h8;
".

[ERR:UH0700] top.v:4034: Unsupported expression "<n<> u<69669> t<Attr_spec> p<69670> c<69664> l<4034>>   assign \$26  = ~ (* src = "attacks-qbb.py:96" *) 8'hff;
".

[ERR:UH0700] top.v:4035: Unsupported expression "<n<> u<69698> t<Attr_spec> p<69699> c<69693> l<4035>>   assign \$28  = pieces & (* src = "attacks-qbb.py:96" *) \$26 ;
".

[ERR:UH0700] top.v:4036: Unsupported expression "<n<> u<69728> t<Attr_spec> p<69729> c<69723> l<4036>>   assign \$2  = pieces <<< (* src = "attacks-qbb.py:91" *) 4'h8;
".

[ERR:UH0700] top.v:4037: Unsupported expression "<n<> u<69758> t<Attr_spec> p<69759> c<69753> l<4037>>   assign \$30  = \$28  >>> (* src = "attacks-qbb.py:96" *) 4'h9;
".

[ERR:UH0700] top.v:4038: Unsupported expression "<n<> u<69784> t<Attr_spec> p<69785> c<69779> l<4038>>   assign \$32  = ~ (* src = "attacks-qbb.py:97" *) 8'hff;
".

[ERR:UH0700] top.v:4039: Unsupported expression "<n<> u<69813> t<Attr_spec> p<69814> c<69808> l<4039>>   assign \$34  = pieces & (* src = "attacks-qbb.py:97" *) \$32 ;
".

[ERR:UH0700] top.v:4040: Unsupported expression "<n<> u<69843> t<Attr_spec> p<69844> c<69838> l<4040>>   assign \$36  = \$34  >>> (* src = "attacks-qbb.py:97" *) 1'h1;
".

[ERR:UH0700] top.v:4041: Unsupported expression "<n<> u<69869> t<Attr_spec> p<69870> c<69864> l<4041>>   assign \$39  = ~ (* src = "attacks-qbb.py:98" *) 8'hff;
".

[ERR:UH0700] top.v:4042: Unsupported expression "<n<> u<69898> t<Attr_spec> p<69899> c<69893> l<4042>>   assign \$41  = pieces & (* src = "attacks-qbb.py:98" *) \$39 ;
".

[ERR:UH0700] top.v:4043: Unsupported expression "<n<> u<69928> t<Attr_spec> p<69929> c<69923> l<4043>>   assign \$43  = \$41  <<< (* src = "attacks-qbb.py:98" *) 3'h7;
".

[ERR:UH0700] top.v:4044: Unsupported expression "<n<> u<69954> t<Attr_spec> p<69955> c<69949> l<4044>>   assign \$5  = ~ (* src = "attacks-qbb.py:92" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4045: Unsupported expression "<n<> u<69983> t<Attr_spec> p<69984> c<69978> l<4045>>   assign \$7  = pieces & (* src = "attacks-qbb.py:92" *) \$5 ;
".

[ERR:UH0700] top.v:4151: Unsupported expression "<n<> u<71661> t<Attr_spec> p<71662> c<71656> l<4151>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:4152: Unsupported expression "<n<> u<71691> t<Attr_spec> p<71692> c<71686> l<4152>>   assign \$13  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 1'h1;
".

[ERR:UH0700] top.v:4153: Unsupported expression "<n<> u<71721> t<Attr_spec> p<71722> c<71716> l<4153>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:4154: Unsupported expression "<n<> u<71751> t<Attr_spec> p<71752> c<71746> l<4154>>   assign \$18  = empty0 <<< (* src = "attacks-qbb.py:35" *) 2'h2;
".

[ERR:UH0700] top.v:4155: Unsupported expression "<n<> u<71777> t<Attr_spec> p<71778> c<71772> l<4155>>   assign \$1  = ~ (* src = "attacks-qbb.py:159" *) 8'hff;
".

[ERR:UH0700] top.v:4156: Unsupported expression "<n<> u<71806> t<Attr_spec> p<71807> c<71801> l<4156>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4157: Unsupported expression "<n<> u<71836> t<Attr_spec> p<71837> c<71831> l<4157>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:4158: Unsupported expression "<n<> u<71866> t<Attr_spec> p<71867> c<71861> l<4158>>   assign \$25  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 2'h2;
".

[ERR:UH0700] top.v:4159: Unsupported expression "<n<> u<71896> t<Attr_spec> p<71897> c<71891> l<4159>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:4160: Unsupported expression "<n<> u<71926> t<Attr_spec> p<71927> c<71921> l<4160>>   assign \$30  = empty1 <<< (* src = "attacks-qbb.py:37" *) 3'h4;
".

[ERR:UH0700] top.v:4161: Unsupported expression "<n<> u<71956> t<Attr_spec> p<71957> c<71951> l<4161>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4162: Unsupported expression "<n<> u<71986> t<Attr_spec> p<71987> c<71981> l<4162>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:4163: Unsupported expression "<n<> u<72016> t<Attr_spec> p<72017> c<72011> l<4163>>   assign \$37  = empty2 <<< (* src = "attacks-qbb.py:38" *) 1'h1;
".

[ERR:UH0700] top.v:4164: Unsupported expression "<n<> u<72046> t<Attr_spec> p<72047> c<72041> l<4164>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:4165: Unsupported expression "<n<> u<72072> t<Attr_spec> p<72073> c<72067> l<4165>>   assign \$39  = ~ (* src = "attacks-qbb.py:159" *) 8'hff;
".

[ERR:UH0700] top.v:4166: Unsupported expression "<n<> u<72101> t<Attr_spec> p<72102> c<72096> l<4166>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:4167: Unsupported expression "<n<> u<72131> t<Attr_spec> p<72132> c<72126> l<4167>>   assign \$6  = empty <<< (* src = "attacks-qbb.py:33" *) 1'h1;
".

[ERR:UH0700] top.v:4168: Unsupported expression "<n<> u<72161> t<Attr_spec> p<72162> c<72156> l<4168>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:4269: Unsupported expression "<n<> u<73789> t<Attr_spec> p<73790> c<73784> l<4269>>   assign \$11  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 4'h8;
".

[ERR:UH0700] top.v:4270: Unsupported expression "<n<> u<73819> t<Attr_spec> p<73820> c<73814> l<4270>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:4271: Unsupported expression "<n<> u<73849> t<Attr_spec> p<73850> c<73844> l<4271>>   assign \$16  = empty0 <<< (* src = "attacks-qbb.py:35" *) 5'h10;
".

[ERR:UH0700] top.v:4272: Unsupported expression "<n<> u<73879> t<Attr_spec> p<73880> c<73874> l<4272>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:4273: Unsupported expression "<n<> u<73909> t<Attr_spec> p<73910> c<73904> l<4273>>   assign \$1  = pieces & (* src = "attacks-qbb.py:32" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:4274: Unsupported expression "<n<> u<73939> t<Attr_spec> p<73940> c<73934> l<4274>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4275: Unsupported expression "<n<> u<73969> t<Attr_spec> p<73970> c<73964> l<4275>>   assign \$23  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 5'h10;
".

[ERR:UH0700] top.v:4276: Unsupported expression "<n<> u<73999> t<Attr_spec> p<74000> c<73994> l<4276>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:4277: Unsupported expression "<n<> u<74029> t<Attr_spec> p<74030> c<74024> l<4277>>   assign \$28  = empty1 <<< (* src = "attacks-qbb.py:37" *) 6'h20;
".

[ERR:UH0700] top.v:4278: Unsupported expression "<n<> u<74059> t<Attr_spec> p<74060> c<74054> l<4278>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:4279: Unsupported expression "<n<> u<74089> t<Attr_spec> p<74090> c<74084> l<4279>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4280: Unsupported expression "<n<> u<74119> t<Attr_spec> p<74120> c<74114> l<4280>>   assign \$35  = empty2 <<< (* src = "attacks-qbb.py:38" *) 4'h8;
".

[ERR:UH0700] top.v:4281: Unsupported expression "<n<> u<74149> t<Attr_spec> p<74150> c<74144> l<4281>>   assign \$37  = \$35  & (* src = "attacks-qbb.py:38" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:4282: Unsupported expression "<n<> u<74179> t<Attr_spec> p<74180> c<74174> l<4282>>   assign \$4  = empty <<< (* src = "attacks-qbb.py:33" *) 4'h8;
".

[ERR:UH0700] top.v:4283: Unsupported expression "<n<> u<74209> t<Attr_spec> p<74210> c<74204> l<4283>>   assign \$6  = pieces0 & (* src = "attacks-qbb.py:33" *) \$4 ;
".

[ERR:UH0700] top.v:4284: Unsupported expression "<n<> u<74239> t<Attr_spec> p<74240> c<74234> l<4284>>   assign \$8  = empty | (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:4387: Unsupported expression "<n<> u<75911> t<Attr_spec> p<75912> c<75906> l<4387>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:4388: Unsupported expression "<n<> u<75941> t<Attr_spec> p<75942> c<75936> l<4388>>   assign \$13  = pieces0 <<< (* src = "attacks-qbb.py:34" *) 4'h9;
".

[ERR:UH0700] top.v:4389: Unsupported expression "<n<> u<75971> t<Attr_spec> p<75972> c<75966> l<4389>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:4390: Unsupported expression "<n<> u<76001> t<Attr_spec> p<76002> c<75996> l<4390>>   assign \$18  = empty0 <<< (* src = "attacks-qbb.py:35" *) 5'h12;
".

[ERR:UH0700] top.v:4391: Unsupported expression "<n<> u<76027> t<Attr_spec> p<76028> c<76022> l<4391>>   assign \$1  = ~ (* src = "attacks-qbb.py:158" *) 8'hff;
".

[ERR:UH0700] top.v:4392: Unsupported expression "<n<> u<76056> t<Attr_spec> p<76057> c<76051> l<4392>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4393: Unsupported expression "<n<> u<76086> t<Attr_spec> p<76087> c<76081> l<4393>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:4394: Unsupported expression "<n<> u<76116> t<Attr_spec> p<76117> c<76111> l<4394>>   assign \$25  = pieces1 <<< (* src = "attacks-qbb.py:36" *) 5'h12;
".

[ERR:UH0700] top.v:4395: Unsupported expression "<n<> u<76146> t<Attr_spec> p<76147> c<76141> l<4395>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:4396: Unsupported expression "<n<> u<76176> t<Attr_spec> p<76177> c<76171> l<4396>>   assign \$30  = empty1 <<< (* src = "attacks-qbb.py:37" *) 6'h24;
".

[ERR:UH0700] top.v:4397: Unsupported expression "<n<> u<76206> t<Attr_spec> p<76207> c<76201> l<4397>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4398: Unsupported expression "<n<> u<76236> t<Attr_spec> p<76237> c<76231> l<4398>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:4399: Unsupported expression "<n<> u<76266> t<Attr_spec> p<76267> c<76261> l<4399>>   assign \$37  = empty2 <<< (* src = "attacks-qbb.py:38" *) 4'h9;
".

[ERR:UH0700] top.v:4400: Unsupported expression "<n<> u<76296> t<Attr_spec> p<76297> c<76291> l<4400>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:4401: Unsupported expression "<n<> u<76322> t<Attr_spec> p<76323> c<76317> l<4401>>   assign \$39  = ~ (* src = "attacks-qbb.py:158" *) 8'hff;
".

[ERR:UH0700] top.v:4402: Unsupported expression "<n<> u<76351> t<Attr_spec> p<76352> c<76346> l<4402>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:4403: Unsupported expression "<n<> u<76381> t<Attr_spec> p<76382> c<76376> l<4403>>   assign \$6  = empty <<< (* src = "attacks-qbb.py:33" *) 4'h9;
".

[ERR:UH0700] top.v:4404: Unsupported expression "<n<> u<76411> t<Attr_spec> p<76412> c<76406> l<4404>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:4507: Unsupported expression "<n<> u<78083> t<Attr_spec> p<78084> c<78078> l<4507>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:4508: Unsupported expression "<n<> u<78119> t<Attr_spec> p<78120> c<78114> l<4508>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:4509: Unsupported expression "<n<> u<78155> t<Attr_spec> p<78156> c<78150> l<4509>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:4510: Unsupported expression "<n<> u<78191> t<Attr_spec> p<78192> c<78186> l<4510>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:4511: Unsupported expression "<n<> u<78223> t<Attr_spec> p<78224> c<78218> l<4511>>   assign \$1  = ~ (* src = "attacks-qbb.py:164" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4512: Unsupported expression "<n<> u<78252> t<Attr_spec> p<78253> c<78247> l<4512>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4513: Unsupported expression "<n<> u<78282> t<Attr_spec> p<78283> c<78277> l<4513>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:4514: Unsupported expression "<n<> u<78318> t<Attr_spec> p<78319> c<78313> l<4514>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:4515: Unsupported expression "<n<> u<78354> t<Attr_spec> p<78355> c<78349> l<4515>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:4516: Unsupported expression "<n<> u<78390> t<Attr_spec> p<78391> c<78385> l<4516>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe4);
".

[ERR:UH0700] top.v:4517: Unsupported expression "<n<> u<78426> t<Attr_spec> p<78427> c<78421> l<4517>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4518: Unsupported expression "<n<> u<78456> t<Attr_spec> p<78457> c<78451> l<4518>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:4519: Unsupported expression "<n<> u<78492> t<Attr_spec> p<78493> c<78487> l<4519>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:4520: Unsupported expression "<n<> u<78528> t<Attr_spec> p<78529> c<78523> l<4520>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:4521: Unsupported expression "<n<> u<78554> t<Attr_spec> p<78555> c<78549> l<4521>>   assign \$39  = ~ (* src = "attacks-qbb.py:164" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4522: Unsupported expression "<n<> u<78583> t<Attr_spec> p<78584> c<78578> l<4522>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:4523: Unsupported expression "<n<> u<78619> t<Attr_spec> p<78620> c<78614> l<4523>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:4524: Unsupported expression "<n<> u<78655> t<Attr_spec> p<78656> c<78650> l<4524>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:4625: Unsupported expression "<n<> u<80289> t<Attr_spec> p<80290> c<80284> l<4625>>   assign \$11  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:4626: Unsupported expression "<n<> u<80325> t<Attr_spec> p<80326> c<80320> l<4626>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:4627: Unsupported expression "<n<> u<80361> t<Attr_spec> p<80362> c<80356> l<4627>>   assign \$16  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff0);
".

[ERR:UH0700] top.v:4628: Unsupported expression "<n<> u<80397> t<Attr_spec> p<80398> c<80392> l<4628>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:4629: Unsupported expression "<n<> u<80427> t<Attr_spec> p<80428> c<80422> l<4629>>   assign \$1  = pieces & (* src = "attacks-qbb.py:32" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:4630: Unsupported expression "<n<> u<80457> t<Attr_spec> p<80458> c<80452> l<4630>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4631: Unsupported expression "<n<> u<80493> t<Attr_spec> p<80494> c<80488> l<4631>>   assign \$23  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff0);
".

[ERR:UH0700] top.v:4632: Unsupported expression "<n<> u<80529> t<Attr_spec> p<80530> c<80524> l<4632>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:4633: Unsupported expression "<n<> u<80565> t<Attr_spec> p<80566> c<80560> l<4633>>   assign \$28  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe0);
".

[ERR:UH0700] top.v:4634: Unsupported expression "<n<> u<80601> t<Attr_spec> p<80602> c<80596> l<4634>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:4635: Unsupported expression "<n<> u<80631> t<Attr_spec> p<80632> c<80626> l<4635>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4636: Unsupported expression "<n<> u<80667> t<Attr_spec> p<80668> c<80662> l<4636>>   assign \$35  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:4637: Unsupported expression "<n<> u<80703> t<Attr_spec> p<80704> c<80698> l<4637>>   assign \$37  = \$35  & (* src = "attacks-qbb.py:38" *) 64'hffffffffffffffff;
".

[ERR:UH0700] top.v:4638: Unsupported expression "<n<> u<80739> t<Attr_spec> p<80740> c<80734> l<4638>>   assign \$4  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff8);
".

[ERR:UH0700] top.v:4639: Unsupported expression "<n<> u<80775> t<Attr_spec> p<80776> c<80770> l<4639>>   assign \$6  = pieces0 & (* src = "attacks-qbb.py:33" *) \$4 ;
".

[ERR:UH0700] top.v:4640: Unsupported expression "<n<> u<80805> t<Attr_spec> p<80806> c<80800> l<4640>>   assign \$8  = empty | (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:4743: Unsupported expression "<n<> u<82477> t<Attr_spec> p<82478> c<82472> l<4743>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:4744: Unsupported expression "<n<> u<82513> t<Attr_spec> p<82514> c<82508> l<4744>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:4745: Unsupported expression "<n<> u<82549> t<Attr_spec> p<82550> c<82544> l<4745>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:4746: Unsupported expression "<n<> u<82585> t<Attr_spec> p<82586> c<82580> l<4746>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:4747: Unsupported expression "<n<> u<82617> t<Attr_spec> p<82618> c<82612> l<4747>>   assign \$1  = ~ (* src = "attacks-qbb.py:160" *) 8'hff;
".

[ERR:UH0700] top.v:4748: Unsupported expression "<n<> u<82646> t<Attr_spec> p<82647> c<82641> l<4748>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4749: Unsupported expression "<n<> u<82676> t<Attr_spec> p<82677> c<82671> l<4749>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:4750: Unsupported expression "<n<> u<82712> t<Attr_spec> p<82713> c<82707> l<4750>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffff2);
".

[ERR:UH0700] top.v:4751: Unsupported expression "<n<> u<82748> t<Attr_spec> p<82749> c<82743> l<4751>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:4752: Unsupported expression "<n<> u<82784> t<Attr_spec> p<82785> c<82779> l<4752>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffe4);
".

[ERR:UH0700] top.v:4753: Unsupported expression "<n<> u<82820> t<Attr_spec> p<82821> c<82815> l<4753>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4754: Unsupported expression "<n<> u<82850> t<Attr_spec> p<82851> c<82845> l<4754>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:4755: Unsupported expression "<n<> u<82886> t<Attr_spec> p<82887> c<82881> l<4755>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:4756: Unsupported expression "<n<> u<82922> t<Attr_spec> p<82923> c<82917> l<4756>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:4757: Unsupported expression "<n<> u<82948> t<Attr_spec> p<82949> c<82943> l<4757>>   assign \$39  = ~ (* src = "attacks-qbb.py:160" *) 8'hff;
".

[ERR:UH0700] top.v:4758: Unsupported expression "<n<> u<82977> t<Attr_spec> p<82978> c<82972> l<4758>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:4759: Unsupported expression "<n<> u<83013> t<Attr_spec> p<83014> c<83008> l<4759>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff9);
".

[ERR:UH0700] top.v:4760: Unsupported expression "<n<> u<83049> t<Attr_spec> p<83050> c<83044> l<4760>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:4863: Unsupported expression "<n<> u<84720> t<Attr_spec> p<84721> c<84715> l<4863>>   assign \$10  = empty | (* src = "attacks-qbb.py:33" *) \$8 ;
".

[ERR:UH0700] top.v:4864: Unsupported expression "<n<> u<84756> t<Attr_spec> p<84757> c<84751> l<4864>>   assign \$13  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:4865: Unsupported expression "<n<> u<84792> t<Attr_spec> p<84793> c<84787> l<4865>>   assign \$15  = pieces0 & (* src = "attacks-qbb.py:34" *) \$13 ;
".

[ERR:UH0700] top.v:4866: Unsupported expression "<n<> u<84828> t<Attr_spec> p<84829> c<84823> l<4866>>   assign \$18  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hffffffffffffffee);
".

[ERR:UH0700] top.v:4867: Unsupported expression "<n<> u<84860> t<Attr_spec> p<84861> c<84855> l<4867>>   assign \$1  = ~ (* src = "attacks-qbb.py:162" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4868: Unsupported expression "<n<> u<84889> t<Attr_spec> p<84890> c<84884> l<4868>>   assign \$20  = pieces1 & (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4869: Unsupported expression "<n<> u<84919> t<Attr_spec> p<84920> c<84914> l<4869>>   assign \$22  = empty0 | (* src = "attacks-qbb.py:35" *) \$20 ;
".

[ERR:UH0700] top.v:4870: Unsupported expression "<n<> u<84955> t<Attr_spec> p<84956> c<84950> l<4870>>   assign \$25  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hffffffffffffffee);
".

[ERR:UH0700] top.v:4871: Unsupported expression "<n<> u<84991> t<Attr_spec> p<84992> c<84986> l<4871>>   assign \$27  = pieces1 & (* src = "attacks-qbb.py:36" *) \$25 ;
".

[ERR:UH0700] top.v:4872: Unsupported expression "<n<> u<85027> t<Attr_spec> p<85028> c<85022> l<4872>>   assign \$30  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hffffffffffffffdc);
".

[ERR:UH0700] top.v:4873: Unsupported expression "<n<> u<85063> t<Attr_spec> p<85064> c<85058> l<4873>>   assign \$32  = pieces2 & (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4874: Unsupported expression "<n<> u<85093> t<Attr_spec> p<85094> c<85088> l<4874>>   assign \$34  = empty1 | (* src = "attacks-qbb.py:37" *) \$32 ;
".

[ERR:UH0700] top.v:4875: Unsupported expression "<n<> u<85129> t<Attr_spec> p<85130> c<85124> l<4875>>   assign \$37  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:4876: Unsupported expression "<n<> u<85165> t<Attr_spec> p<85166> c<85160> l<4876>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:4877: Unsupported expression "<n<> u<85191> t<Attr_spec> p<85192> c<85186> l<4877>>   assign \$39  = ~ (* src = "attacks-qbb.py:162" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4878: Unsupported expression "<n<> u<85220> t<Attr_spec> p<85221> c<85215> l<4878>>   assign \$41  = \$37  & (* src = "attacks-qbb.py:38" *) \$39 ;
".

[ERR:UH0700] top.v:4879: Unsupported expression "<n<> u<85256> t<Attr_spec> p<85257> c<85251> l<4879>>   assign \$6  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hfffffffffffffff7);
".

[ERR:UH0700] top.v:4880: Unsupported expression "<n<> u<85292> t<Attr_spec> p<85293> c<85287> l<4880>>   assign \$8  = pieces0 & (* src = "attacks-qbb.py:33" *) \$6 ;
".

[ERR:UH0700] top.v:4980: Unsupported expression "<n<> u<86898> t<Attr_spec> p<86899> c<86893> l<4980>>   assign \$9  = empty | (* src = "attacks-qbb.py:33" *) \$7 ;
".

[ERR:UH0700] top.v:4981: Unsupported expression "<n<> u<86934> t<Attr_spec> p<86935> c<86929> l<4981>>   assign \$11  = $signed(pieces0) <<< (* src = "attacks-qbb.py:34" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:4982: Unsupported expression "<n<> u<86970> t<Attr_spec> p<86971> c<86965> l<4982>>   assign \$13  = pieces0 & (* src = "attacks-qbb.py:34" *) \$11 ;
".

[ERR:UH0700] top.v:4983: Unsupported expression "<n<> u<87006> t<Attr_spec> p<87007> c<87001> l<4983>>   assign \$16  = $signed(empty0) <<< (* src = "attacks-qbb.py:35" *) $signed(64'hfffffffffffffffe);
".

[ERR:UH0700] top.v:4984: Unsupported expression "<n<> u<87042> t<Attr_spec> p<87043> c<87037> l<4984>>   assign \$18  = pieces1 & (* src = "attacks-qbb.py:35" *) \$16 ;
".

[ERR:UH0700] top.v:4985: Unsupported expression "<n<> u<87068> t<Attr_spec> p<87069> c<87063> l<4985>>   assign \$1  = ~ (* src = "attacks-qbb.py:163" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4986: Unsupported expression "<n<> u<87097> t<Attr_spec> p<87098> c<87092> l<4986>>   assign \$20  = empty0 | (* src = "attacks-qbb.py:35" *) \$18 ;
".

[ERR:UH0700] top.v:4987: Unsupported expression "<n<> u<87133> t<Attr_spec> p<87134> c<87128> l<4987>>   assign \$23  = $signed(pieces1) <<< (* src = "attacks-qbb.py:36" *) $signed(64'hfffffffffffffffe);
".

[ERR:UH0700] top.v:4988: Unsupported expression "<n<> u<87169> t<Attr_spec> p<87170> c<87164> l<4988>>   assign \$25  = pieces1 & (* src = "attacks-qbb.py:36" *) \$23 ;
".

[ERR:UH0700] top.v:4989: Unsupported expression "<n<> u<87205> t<Attr_spec> p<87206> c<87200> l<4989>>   assign \$28  = $signed(empty1) <<< (* src = "attacks-qbb.py:37" *) $signed(64'hfffffffffffffffc);
".

[ERR:UH0700] top.v:4990: Unsupported expression "<n<> u<87241> t<Attr_spec> p<87242> c<87236> l<4990>>   assign \$30  = pieces2 & (* src = "attacks-qbb.py:37" *) \$28 ;
".

[ERR:UH0700] top.v:4991: Unsupported expression "<n<> u<87271> t<Attr_spec> p<87272> c<87266> l<4991>>   assign \$32  = empty1 | (* src = "attacks-qbb.py:37" *) \$30 ;
".

[ERR:UH0700] top.v:4992: Unsupported expression "<n<> u<87307> t<Attr_spec> p<87308> c<87302> l<4992>>   assign \$34  = $signed(empty2) <<< (* src = "attacks-qbb.py:38" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:4993: Unsupported expression "<n<> u<87339> t<Attr_spec> p<87340> c<87334> l<4993>>   assign \$36  = ~ (* src = "attacks-qbb.py:163" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:4994: Unsupported expression "<n<> u<87368> t<Attr_spec> p<87369> c<87363> l<4994>>   assign \$38  = \$34  & (* src = "attacks-qbb.py:38" *) \$36 ;
".

[ERR:UH0700] top.v:4995: Unsupported expression "<n<> u<87398> t<Attr_spec> p<87399> c<87393> l<4995>>   assign \$3  = pieces & (* src = "attacks-qbb.py:32" *) \$1 ;
".

[ERR:UH0700] top.v:4996: Unsupported expression "<n<> u<87434> t<Attr_spec> p<87435> c<87429> l<4996>>   assign \$5  = $signed(empty) <<< (* src = "attacks-qbb.py:33" *) $signed(64'hffffffffffffffff);
".

[ERR:UH0700] top.v:4997: Unsupported expression "<n<> u<87470> t<Attr_spec> p<87471> c<87465> l<4997>>   assign \$7  = pieces0 & (* src = "attacks-qbb.py:33" *) \$5 ;
".

[ERR:UH0700] top.v:5111: Unsupported expression "<n<> u<89359> t<Attr_spec> p<89360> c<89354> l<5111>>   assign \$9  = knights <<< (* src = "attacks-qbb.py:62" *) 4'ha;
".

[ERR:UH0700] top.v:5112: Unsupported expression "<n<> u<89385> t<Attr_spec> p<89386> c<89380> l<5112>>   assign \$11  = ~ (* src = "attacks-qbb.py:62" *) 8'hff;
".

[ERR:UH0700] top.v:5113: Unsupported expression "<n<> u<89414> t<Attr_spec> p<89415> c<89409> l<5113>>   assign \$13  = \$9  & (* src = "attacks-qbb.py:62" *) \$11 ;
".

[ERR:UH0700] top.v:5114: Unsupported expression "<n<> u<89440> t<Attr_spec> p<89441> c<89435> l<5114>>   assign \$15  = ~ (* src = "attacks-qbb.py:62" *) 16'haaaa;
".

[ERR:UH0700] top.v:5115: Unsupported expression "<n<> u<89469> t<Attr_spec> p<89470> c<89464> l<5115>>   assign \$17  = \$13  & (* src = "attacks-qbb.py:62" *) \$15 ;
".

[ERR:UH0700] top.v:5116: Unsupported expression "<n<> u<89499> t<Attr_spec> p<89500> c<89494> l<5116>>   assign \$19  = knights >>> (* src = "attacks-qbb.py:63" *) 3'h6;
".

[ERR:UH0700] top.v:5117: Unsupported expression "<n<> u<89525> t<Attr_spec> p<89526> c<89520> l<5117>>   assign \$21  = ~ (* src = "attacks-qbb.py:63" *) 8'hff;
".

[ERR:UH0700] top.v:5118: Unsupported expression "<n<> u<89554> t<Attr_spec> p<89555> c<89549> l<5118>>   assign \$23  = \$19  & (* src = "attacks-qbb.py:63" *) \$21 ;
".

[ERR:UH0700] top.v:5119: Unsupported expression "<n<> u<89580> t<Attr_spec> p<89581> c<89575> l<5119>>   assign \$25  = ~ (* src = "attacks-qbb.py:63" *) 16'haaaa;
".

[ERR:UH0700] top.v:5120: Unsupported expression "<n<> u<89609> t<Attr_spec> p<89610> c<89604> l<5120>>   assign \$27  = \$23  & (* src = "attacks-qbb.py:63" *) \$25 ;
".

[ERR:UH0700] top.v:5121: Unsupported expression "<n<> u<89639> t<Attr_spec> p<89640> c<89634> l<5121>>   assign \$2  = knights <<< (* src = "attacks-qbb.py:61" *) 5'h11;
".

[ERR:UH0700] top.v:5122: Unsupported expression "<n<> u<89669> t<Attr_spec> p<89670> c<89664> l<5122>>   assign \$29  = knights >>> (* src = "attacks-qbb.py:64" *) 4'hf;
".

[ERR:UH0700] top.v:5123: Unsupported expression "<n<> u<89695> t<Attr_spec> p<89696> c<89690> l<5123>>   assign \$31  = ~ (* src = "attacks-qbb.py:64" *) 8'hff;
".

[ERR:UH0700] top.v:5124: Unsupported expression "<n<> u<89724> t<Attr_spec> p<89725> c<89719> l<5124>>   assign \$33  = \$29  & (* src = "attacks-qbb.py:64" *) \$31 ;
".

[ERR:UH0700] top.v:5125: Unsupported expression "<n<> u<89754> t<Attr_spec> p<89755> c<89749> l<5125>>   assign \$35  = knights >>> (* src = "attacks-qbb.py:65" *) 5'h11;
".

[ERR:UH0700] top.v:5126: Unsupported expression "<n<> u<89780> t<Attr_spec> p<89781> c<89775> l<5126>>   assign \$37  = ~ (* src = "attacks-qbb.py:65" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5127: Unsupported expression "<n<> u<89809> t<Attr_spec> p<89810> c<89804> l<5127>>   assign \$39  = \$35  & (* src = "attacks-qbb.py:65" *) \$37 ;
".

[ERR:UH0700] top.v:5128: Unsupported expression "<n<> u<89839> t<Attr_spec> p<89840> c<89834> l<5128>>   assign \$41  = knights >>> (* src = "attacks-qbb.py:66" *) 4'ha;
".

[ERR:UH0700] top.v:5129: Unsupported expression "<n<> u<89865> t<Attr_spec> p<89866> c<89860> l<5129>>   assign \$43  = ~ (* src = "attacks-qbb.py:66" *) 56'h81020408102040;
".

[ERR:UH0700] top.v:5130: Unsupported expression "<n<> u<89894> t<Attr_spec> p<89895> c<89889> l<5130>>   assign \$45  = \$41  & (* src = "attacks-qbb.py:66" *) \$43 ;
".

[ERR:UH0700] top.v:5131: Unsupported expression "<n<> u<89920> t<Attr_spec> p<89921> c<89915> l<5131>>   assign \$47  = ~ (* src = "attacks-qbb.py:66" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5132: Unsupported expression "<n<> u<89945> t<Attr_spec> p<89946> c<89940> l<5132>>   assign \$4  = ~ (* src = "attacks-qbb.py:61" *) 8'hff;
".

[ERR:UH0700] top.v:5133: Unsupported expression "<n<> u<89974> t<Attr_spec> p<89975> c<89969> l<5133>>   assign \$49  = \$45  & (* src = "attacks-qbb.py:66" *) \$47 ;
".

[ERR:UH0700] top.v:5134: Unsupported expression "<n<> u<90004> t<Attr_spec> p<90005> c<89999> l<5134>>   assign \$52  = knights <<< (* src = "attacks-qbb.py:67" *) 3'h6;
".

[ERR:UH0700] top.v:5135: Unsupported expression "<n<> u<90030> t<Attr_spec> p<90031> c<90025> l<5135>>   assign \$54  = ~ (* src = "attacks-qbb.py:67" *) 56'h81020408102040;
".

[ERR:UH0700] top.v:5136: Unsupported expression "<n<> u<90059> t<Attr_spec> p<90060> c<90054> l<5136>>   assign \$56  = \$52  & (* src = "attacks-qbb.py:67" *) \$54 ;
".

[ERR:UH0700] top.v:5137: Unsupported expression "<n<> u<90085> t<Attr_spec> p<90086> c<90080> l<5137>>   assign \$58  = ~ (* src = "attacks-qbb.py:67" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5138: Unsupported expression "<n<> u<90114> t<Attr_spec> p<90115> c<90109> l<5138>>   assign \$60  = \$56  & (* src = "attacks-qbb.py:67" *) \$58 ;
".

[ERR:UH0700] top.v:5139: Unsupported expression "<n<> u<90144> t<Attr_spec> p<90145> c<90139> l<5139>>   assign \$63  = knights <<< (* src = "attacks-qbb.py:68" *) 4'hf;
".

[ERR:UH0700] top.v:5140: Unsupported expression "<n<> u<90170> t<Attr_spec> p<90171> c<90165> l<5140>>   assign \$65  = ~ (* src = "attacks-qbb.py:68" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5141: Unsupported expression "<n<> u<90199> t<Attr_spec> p<90200> c<90194> l<5141>>   assign \$67  = \$63  & (* src = "attacks-qbb.py:68" *) \$65 ;
".

[ERR:UH0700] top.v:5142: Unsupported expression "<n<> u<90229> t<Attr_spec> p<90230> c<90224> l<5142>>   assign \$6  = \$2  & (* src = "attacks-qbb.py:61" *) \$4 ;
".

[ERR:UH0700] top.v:5329: Unsupported expression "<n<> u<93029> t<Attr_spec> p<93030> c<93024> l<5329>>   assign \$9  = knights <<< (* src = "attacks-qbb.py:62" *) 4'ha;
".

[ERR:UH0700] top.v:5330: Unsupported expression "<n<> u<93055> t<Attr_spec> p<93056> c<93050> l<5330>>   assign \$11  = ~ (* src = "attacks-qbb.py:62" *) 8'hff;
".

[ERR:UH0700] top.v:5331: Unsupported expression "<n<> u<93084> t<Attr_spec> p<93085> c<93079> l<5331>>   assign \$13  = \$9  & (* src = "attacks-qbb.py:62" *) \$11 ;
".

[ERR:UH0700] top.v:5332: Unsupported expression "<n<> u<93110> t<Attr_spec> p<93111> c<93105> l<5332>>   assign \$15  = ~ (* src = "attacks-qbb.py:62" *) 16'haaaa;
".

[ERR:UH0700] top.v:5333: Unsupported expression "<n<> u<93139> t<Attr_spec> p<93140> c<93134> l<5333>>   assign \$17  = \$13  & (* src = "attacks-qbb.py:62" *) \$15 ;
".

[ERR:UH0700] top.v:5334: Unsupported expression "<n<> u<93169> t<Attr_spec> p<93170> c<93164> l<5334>>   assign \$19  = knights >>> (* src = "attacks-qbb.py:63" *) 3'h6;
".

[ERR:UH0700] top.v:5335: Unsupported expression "<n<> u<93195> t<Attr_spec> p<93196> c<93190> l<5335>>   assign \$21  = ~ (* src = "attacks-qbb.py:63" *) 8'hff;
".

[ERR:UH0700] top.v:5336: Unsupported expression "<n<> u<93224> t<Attr_spec> p<93225> c<93219> l<5336>>   assign \$23  = \$19  & (* src = "attacks-qbb.py:63" *) \$21 ;
".

[ERR:UH0700] top.v:5337: Unsupported expression "<n<> u<93250> t<Attr_spec> p<93251> c<93245> l<5337>>   assign \$25  = ~ (* src = "attacks-qbb.py:63" *) 16'haaaa;
".

[ERR:UH0700] top.v:5338: Unsupported expression "<n<> u<93279> t<Attr_spec> p<93280> c<93274> l<5338>>   assign \$27  = \$23  & (* src = "attacks-qbb.py:63" *) \$25 ;
".

[ERR:UH0700] top.v:5339: Unsupported expression "<n<> u<93309> t<Attr_spec> p<93310> c<93304> l<5339>>   assign \$2  = knights <<< (* src = "attacks-qbb.py:61" *) 5'h11;
".

[ERR:UH0700] top.v:5340: Unsupported expression "<n<> u<93339> t<Attr_spec> p<93340> c<93334> l<5340>>   assign \$29  = knights >>> (* src = "attacks-qbb.py:64" *) 4'hf;
".

[ERR:UH0700] top.v:5341: Unsupported expression "<n<> u<93365> t<Attr_spec> p<93366> c<93360> l<5341>>   assign \$31  = ~ (* src = "attacks-qbb.py:64" *) 8'hff;
".

[ERR:UH0700] top.v:5342: Unsupported expression "<n<> u<93394> t<Attr_spec> p<93395> c<93389> l<5342>>   assign \$33  = \$29  & (* src = "attacks-qbb.py:64" *) \$31 ;
".

[ERR:UH0700] top.v:5343: Unsupported expression "<n<> u<93424> t<Attr_spec> p<93425> c<93419> l<5343>>   assign \$35  = knights >>> (* src = "attacks-qbb.py:65" *) 5'h11;
".

[ERR:UH0700] top.v:5344: Unsupported expression "<n<> u<93450> t<Attr_spec> p<93451> c<93445> l<5344>>   assign \$37  = ~ (* src = "attacks-qbb.py:65" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5345: Unsupported expression "<n<> u<93479> t<Attr_spec> p<93480> c<93474> l<5345>>   assign \$39  = \$35  & (* src = "attacks-qbb.py:65" *) \$37 ;
".

[ERR:UH0700] top.v:5346: Unsupported expression "<n<> u<93509> t<Attr_spec> p<93510> c<93504> l<5346>>   assign \$41  = knights >>> (* src = "attacks-qbb.py:66" *) 4'ha;
".

[ERR:UH0700] top.v:5347: Unsupported expression "<n<> u<93535> t<Attr_spec> p<93536> c<93530> l<5347>>   assign \$43  = ~ (* src = "attacks-qbb.py:66" *) 56'h81020408102040;
".

[ERR:UH0700] top.v:5348: Unsupported expression "<n<> u<93564> t<Attr_spec> p<93565> c<93559> l<5348>>   assign \$45  = \$41  & (* src = "attacks-qbb.py:66" *) \$43 ;
".

[ERR:UH0700] top.v:5349: Unsupported expression "<n<> u<93590> t<Attr_spec> p<93591> c<93585> l<5349>>   assign \$47  = ~ (* src = "attacks-qbb.py:66" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5350: Unsupported expression "<n<> u<93615> t<Attr_spec> p<93616> c<93610> l<5350>>   assign \$4  = ~ (* src = "attacks-qbb.py:61" *) 8'hff;
".

[ERR:UH0700] top.v:5351: Unsupported expression "<n<> u<93644> t<Attr_spec> p<93645> c<93639> l<5351>>   assign \$49  = \$45  & (* src = "attacks-qbb.py:66" *) \$47 ;
".

[ERR:UH0700] top.v:5352: Unsupported expression "<n<> u<93674> t<Attr_spec> p<93675> c<93669> l<5352>>   assign \$52  = knights <<< (* src = "attacks-qbb.py:67" *) 3'h6;
".

[ERR:UH0700] top.v:5353: Unsupported expression "<n<> u<93700> t<Attr_spec> p<93701> c<93695> l<5353>>   assign \$54  = ~ (* src = "attacks-qbb.py:67" *) 56'h81020408102040;
".

[ERR:UH0700] top.v:5354: Unsupported expression "<n<> u<93729> t<Attr_spec> p<93730> c<93724> l<5354>>   assign \$56  = \$52  & (* src = "attacks-qbb.py:67" *) \$54 ;
".

[ERR:UH0700] top.v:5355: Unsupported expression "<n<> u<93755> t<Attr_spec> p<93756> c<93750> l<5355>>   assign \$58  = ~ (* src = "attacks-qbb.py:67" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5356: Unsupported expression "<n<> u<93784> t<Attr_spec> p<93785> c<93779> l<5356>>   assign \$60  = \$56  & (* src = "attacks-qbb.py:67" *) \$58 ;
".

[ERR:UH0700] top.v:5357: Unsupported expression "<n<> u<93814> t<Attr_spec> p<93815> c<93809> l<5357>>   assign \$63  = knights <<< (* src = "attacks-qbb.py:68" *) 4'hf;
".

[ERR:UH0700] top.v:5358: Unsupported expression "<n<> u<93840> t<Attr_spec> p<93841> c<93835> l<5358>>   assign \$65  = ~ (* src = "attacks-qbb.py:68" *) 64'h8080808080808080;
".

[ERR:UH0700] top.v:5359: Unsupported expression "<n<> u<93869> t<Attr_spec> p<93870> c<93864> l<5359>>   assign \$67  = \$63  & (* src = "attacks-qbb.py:68" *) \$65 ;
".

[ERR:UH0700] top.v:5360: Unsupported expression "<n<> u<93899> t<Attr_spec> p<93900> c<93894> l<5360>>   assign \$6  = \$2  & (* src = "attacks-qbb.py:61" *) \$4 ;
".

[WRN:EL0500] top.v:1260: Cannot find a module definition for "work@black_pawns::step$1 ".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 771
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00639 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00639 top_new.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_new.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00826 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00527 sd_rrmux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sd_rrmux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00086 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00086 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] top_fault.v:3:11: Syntax error: extraneous input ''H0' expecting ';',
reg N=0.0/0'H0;
           ^-- ./slpp_all/work/./top_fault.v:3:11:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00086 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00432 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00432 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:31: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00084 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00084 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00128 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00128 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00361 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00361 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:42: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00253 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00253 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00102 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00102 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00186 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00186 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00182 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00182 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01273 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00524 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:5: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
);
^-- ./slpp_all/work/./top.v:5:0:.

[WRN:EL0500] top.v:8: Cannot find a module definition for "work@top::GP_IOBUF".

[WRN:EL0500] top.v:14: Cannot find a module definition for "work@top::GP_IOBUF".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00111 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00111 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_01284 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01284 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd regression/issue_00781 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00781 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00867 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01033 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00093 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:1:34: Syntax error: mismatched input '+' expecting {Pound_delay, '(', 'type', 'local', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
module top(b);inout b;reg c;assign+0-c=b;endmodule
                                  ^-- ./slpp_all/work/./top.v:1:34:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00093 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00210 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00210 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00088 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00088 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00582 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:4: Cannot find a module definition for "work@FullAdder::SB_LUT4".

[WRN:EL0500] top.v:5: Cannot find a module definition for "work@FullAdder::SB_CARRY".

[WRN:EL0500] top.v:36: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:37: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:38: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:39: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:40: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:56: Cannot find a module definition for "work@Mux2::SB_LUT4".

[WRN:EL0500] top.v:117: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:118: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:119: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:120: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:121: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:122: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:123: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:124: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:145: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:146: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:147: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:148: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:149: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:150: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:151: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:152: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:193: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:194: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:195: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:196: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:499: Cannot find a module definition for "work@main::SB_LUT4".

[WRN:EL0500] top.v:500: Cannot find a module definition for "work@main::SB_LUT4".

[WRN:EL0500] top.v:219: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:220: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:221: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:222: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:223: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:224: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:225: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:226: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:254: Cannot find a module definition for "work@Or2::SB_LUT4".

[WRN:EL0500] top.v:260: Cannot find a module definition for "work@And2::SB_LUT4".

[WRN:EL0500] top.v:514: Cannot find a module definition for "work@main::STEN".

[WRN:EL0500] top.v:374: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:375: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:376: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:377: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:378: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:379: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:380: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:381: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:382: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0512] Nb undefined modules: 13.

[WRN:EL0513] Nb undefined instances: 554.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 52
[   NOTE] : 0
Processing: -cd regression/issue_00582 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::main".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00457 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00457 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::assert_X".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00862 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00982 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00306 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00306 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00961 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01132 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00635 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:10: Syntax error: extraneous input '<EOF>' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00635 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00065 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00065 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00623 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00134 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00134 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:25: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[3]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[4]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[5]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[6]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[7]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[8]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[9]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[10]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[11]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[12]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[13]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[14]::assert_X".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[15]::assert_X".

[WRN:EL0512] Nb undefined modules: 17.

[WRN:EL0513] Nb undefined instances: 17.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 19
[   NOTE] : 0
Processing: -cd regression/issue_00391 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00391 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00391 top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00089 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:6:14: Syntax error: no viable alternative at input 'A <= '0';',
      A <= '0';
              ^-- ./slpp_all/work/./top.v:6:14:.

[ERR:UH0701] top.v:1: Unsupported statement "<n<> u<0> t<Null_rule> p<90> s<89> l<1>> module top(A, clk, rst);
".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00089 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00349 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00349 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:31: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00317 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00317 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_01128 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00955 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01329 dff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dff.v.log
[WRN:EL0500] dff.v:34: Cannot find a module definition for "work@dff::synchronizer".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00329 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00954 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01070 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01047 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01216 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00287 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00287 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:42: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd regression/issue_00081 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00081 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] top_fault.v:18:17: Syntax error: mismatched input ''' expecting ';',
    assign y0 = 1'b_ >= (-1 * -1.17);
                 ^-- ./slpp_all/work/./top_fault.v:18:17:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00081 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00656 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00737 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:10: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00655 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:9804: Cannot find a module definition for "work@top::lm32_cpu".

[WRN:EL0500] top.v:9904: Cannot find a module definition for "work@top::PLLE2_BASE".

[WRN:EL0500] top.v:9936: Cannot find a module definition for "work@top::BUFG".

[WRN:EL0500] top.v:9942: Cannot find a module definition for "work@top::BUFG".

[WRN:EL0500] top.v:9948: Cannot find a module definition for "work@top::BUFG".

[WRN:EL0500] top.v:9954: Cannot find a module definition for "work@top::BUFG".

[WRN:EL0500] top.v:9960: Cannot find a module definition for "work@top::BUFG".

[WRN:EL0500] top.v:9966: Cannot find a module definition for "work@top::BUFG".

[WRN:EL0500] top.v:9972: Cannot find a module definition for "work@top::IDELAYCTRL".

[WRN:EL0500] top.v:9977: Cannot find a module definition for "work@top::BUFR".

[WRN:EL0500] top.v:9987: Cannot find a module definition for "work@top::BUFG".

[WRN:EL0500] top.v:9992: Cannot find a module definition for "work@top::DNA_PORT".

[WRN:EL0500] top.v:10000: Cannot find a module definition for "work@top::XADC".

[WRN:EL0500] top.v:10046: Cannot find a module definition for "work@top::STARTUPE2".

[WRN:EL0500] top.v:10058: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10080: Cannot find a module definition for "work@top::OBUFDS".

[WRN:EL0500] top.v:10086: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10108: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10130: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10152: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10174: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10196: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10218: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10240: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10262: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10284: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10306: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10328: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10350: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10372: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10394: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10416: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10438: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10460: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10482: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10504: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10526: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10548: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10570: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10592: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10614: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10636: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10662: Cannot find a module definition for "work@top::OBUFTDS".

[WRN:EL0500] top.v:10669: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10691: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10717: Cannot find a module definition for "work@top::OBUFTDS".

[WRN:EL0500] top.v:10724: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10749: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:10774: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:10793: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:10800: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10825: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:10850: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:10869: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:10876: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10901: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:10926: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:10945: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:10952: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:10977: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11002: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11021: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11028: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11053: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11078: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11097: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11104: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11129: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11154: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11173: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11180: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11205: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11230: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11249: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11256: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11281: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11306: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11325: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11332: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11357: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11382: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11401: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11408: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11433: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11458: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11477: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11484: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11509: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11534: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11553: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11560: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11585: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11610: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11629: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11636: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11661: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11686: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11705: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11712: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11737: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11762: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11781: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11788: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11813: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11838: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11857: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:11864: Cannot find a module definition for "work@top::OSERDESE2".

[WRN:EL0500] top.v:11889: Cannot find a module definition for "work@top::ISERDESE2".

[WRN:EL0500] top.v:11914: Cannot find a module definition for "work@top::IDELAYE2".

[WRN:EL0500] top.v:11933: Cannot find a module definition for "work@top::IOBUF".

[WRN:EL0500] top.v:12222: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0500] top.v:12232: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0500] top.v:12242: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0500] top.v:12252: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0500] top.v:12262: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0500] top.v:12272: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0500] top.v:12282: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0500] top.v:12292: Cannot find a module definition for "work@top::FDPE".

[WRN:EL0512] Nb undefined modules: 15.

[WRN:EL0513] Nb undefined instances: 118.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 120
[   NOTE] : 0
Processing: -cd regression/issue_00655 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:65: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/config_minimal lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/config_lite lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/config lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/test lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/test tb_lm32_system.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tb_lm32_system.v.log
[ERR:PP0101] tb_lm32_system.v:31: Cannot open include file "lm32_include.v".

[ERR:PP0102] tb_lm32_system.v:291:22: Unknown macro "TRUE".

[ERR:PP0102] tb_lm32_system.v:296:22: Unknown macro "TRUE".

[SNT:PA0207] tb_lm32_system.v:291:22: Syntax error: no viable alternative at input 'module soc();\n\ninteger i;\n\nreg sys_rst;\nreg sys_clk;\nreg [31:0] interrupt;\n\nreg i_ack;\nwire [31:0] i_adr;\nwire i_cyc;\nwire [31:0] i_dat;\nwire i_stb;\n\nreg d_ack;\nwire [31:0] d_adr;\nwire d_cyc;\nwire [31:0] d_dat_i;\nwire [31:0] d_dat_o;\nwire [3:0] d_sel;\nwire d_stb;\n\nlm32_top lm32(\n\t.clk_i(sys_clk),\n\t.rst_i(sys_rst),\n\n\t.interrupt(interrupt),\n\n\t.I_ACK_I(i_ack),\n\t.I_ADR_O(i_adr),\n\t.I_BTE_O(),\n\t.I_CTI_O(),\n\t.I_CYC_O(i_cyc),\n\t.I_DAT_I(i_dat),\n\t.I_DAT_O(),\n\t.I_ERR_I(1'b0),\n\t.I_LOCK_O(),\n\t.I_RTY_I(1'b0),\n\t.I_SEL_O(),\n\t.I_STB_O(i_stb),\n\t.I_WE_O(),\n\n\t.D_ACK_I(d_ack),\n\t.D_ADR_O(d_adr),\n\t.D_BTE_O(),\n\t.D_CTI_O(),\n\t.D_CYC_O(d_cyc),\n\t.D_DAT_I(d_dat_i),\n\t.D_DAT_O(d_dat_o),\n\t.D_ERR_I(1'b0),\n\t.D_LOCK_O(),\n\t.D_RTY_I(1'b0),\n\t.D_SEL_O(d_sel),\n\t.D_STB_O(d_stb),\n\t.D_WE_O(d_we)\n);\n\n// clock\ninitial sys_clk = 1'b0;\nalways #5 sys_clk = ~sys_clk;\n\n// reset\ninitial begin\n\tsys_rst = 1'b1;\n\t#20\n\tsys_rst = 1'b0;\nend\n\n// memory\nreg [7:0] mem[0:65536];\ninitial begin\n\tfor(i=0;i<65536;i=i+1)\n\t\tmem[i] = 8'b0;\nend\n\nwire [31:0] dmem_dat_i;\nreg [31:0] dmem_dat_o;\nwire [13:0] dmem_adr;\nwire [3:0] dmem_we;\nalways @(posedge sys_clk) begin\n\tif(dmem_we[0]) mem[{dmem_adr, 2'b11}] <= dmem_dat_i[7:0];\n\tif(dmem_we[1]) mem[{dmem_adr, 2'b10}] <= dmem_dat_i[15:8];\n\tif(dmem_we[2]) mem[{dmem_adr, 2'b01}] <= dmem_dat_i[23:16];\n\tif(dmem_we[3]) mem[{dmem_adr, 2'b00}] <= dmem_dat_i[31:24];\n\tdmem_dat_o[7:0]   <= mem[{dmem_adr, 2'b11}];\n\tdmem_dat_o[15:8]  <= mem[{dmem_adr, 2'b10}];\n\tdmem_dat_o[23:16] <= mem[{dmem_adr, 2'b01}];\n\tdmem_dat_o[31:24] <= mem[{dmem_adr, 2'b00}];\nend\nreg [31:0] pmem_dat_o;\nwire [13:0] pmem_adr;\nalways @(posedge sys_clk) begin\n\tpmem_dat_o[7:0]   <= mem[{pmem_adr, 2'b11}];\n\tpmem_dat_o[15:8]  <= mem[{pmem_adr, 2'b10}];\n\tpmem_dat_o[23:16] <= mem[{pmem_adr, 2'b01}];\n\tpmem_dat_o[31:24] <= mem[{pmem_adr, 2'b00}];\nend\n\n// uart\nalways @(posedge sys_clk) begin\n\tif(d_cyc & d_stb & d_we & d_ack)\n\t\tif(d_adr == 32'hff000000)\n\t\t\t$write("%c", d_dat_o[7:0]);\nend\n\n// wishbone interface for instruction bus\nalways @(posedge sys_clk) begin\n\tif(sys_rst)\n\t\ti_ack <= 1'b0;\n\telse begin\n\t\ti_ack <= 1'b0;\n\t\tif(i_cyc & i_stb & ~i_ack)\n\t\t\ti_ack <= 1'b1;\n\tend\nend\n\nassign i_dat = pmem_dat_o;\nassign pmem_adr = i_adr[15:2];\n\ntask dump_processor_state;\nbegin\n\t$display("Processor state:");\n\t$display("  PSW=%08x", lm32.cpu.psw);\n\t$display("  IE=%08x IP=%08x IM=%08x",\n\t\tlm32.cpu.interrupt_unit.ie,\n\t\tlm32.cpu.interrupt_unit.ip,\n\t\tlm32.cpu.interrupt_unit.im\n\t);\n\tfor(i=0; i<32; i=i+1) begin\n\t\tif(i%4 == 0)\n\t\t\t$write("  ");\n\t\t$write("r%02d=%08x ", i, lm32.cpu.reg_0.mem[i]);\n\t\tif((i+1)%4 == 0)\n\t\t\t$write("\n");\n\tend\nend\nendtask\n\n// QEMU test core\nreg [15:0] testname_adr;\nreg [8*32:0] testname;\nreg testname_end;\nalways @(posedge sys_clk) begin\n\tif(d_cyc & d_stb & d_we & d_ack)\n\tbegin\n\t\tif(d_adr == 32'hffff0000)\n\t\t\t$finish;\n\t\telse if(d_adr == 32'hffff0004) begin\n\t\t\t// is there any better way to do this?\n\t\t\ttestname_end = 1'b0;\n\t\t\tfor(i=0; i<32; i=i+1) begin\n\t\t\t\ttestname = testname << 8;\n\t\t\t\tif(testname_end == 1'b0) begin\n\t\t\t\t\ttestname[7:0] = mem[testname_adr+i];\n\t\t\t\t\tif(mem[testname_adr+i] == 8'b0)\n\t\t\t\t\t\ttestname_end = 1'b1;\n\t\t\t\tend else\n\t\t\t\t\ttestname[7:0] = 8'b0;\n\t\t\tend\n\t\t\t$display("TC %-32s %s", testname, (|d_dat_o) ? "FAILED" : "OK");\n\t\t\tif(|d_dat_o)\n\t\t\t\tdump_processor_state();\n\t\tend\n\t\telse if(d_adr == 32'hffff0008)\n\t\t\ttestname_adr <= d_dat_o[15:0];\n\tend\nend\n\n// wishbone interface for data bus\nalways @(posedge sys_clk) begin\n\tif(sys_rst)\n\t\td_ack <= 1'b0;\n\telse begin\n\t\td_ack <= 1'b0;\n\t\tif(d_cyc & d_stb & ~d_ack)\n\t\t\td_ack <= 1'b1;\n\tend\nend\n\nassign d_dat_i = dmem_dat_o;\nassign dmem_dat_i = d_dat_o;\nassign dmem_adr = d_adr[15:2];\nassign dmem_we = {4{d_cyc & d_stb & d_we & ~|d_adr[31:16]}} & d_sel;\n\n// interrupts\ninitial interrupt <= 32'b0;\n\n// simulation end request\nalways @(posedge sys_clk) begin\n\tif(d_cyc & d_stb & d_we & d_ack)\n\t\tif(d_adr == 32'hdead0000 && d_dat_o == 32'hbeef)\n\t\t\t$finish;\nend\n\n// traces\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n// dump signals\nreg [256*8:0] vcdfile;\ninitial begin\n\tif($value$plusargs("dump=%s", vcdfile)) begin\n\t\t$dumpfile(vcdfile);\n\t\t$dumpvars(0, soc);\n\tend\nend\n\n// init memory\nreg [256*8:0] prog;\ninitial begin\n\tif(! $value$plusargs("prog=%s", prog)) begin\n\t\t$display("ERROR: please specify +prog=<file>.vh to start.");\n\t\t$finish;\n\tend\nend\n\ninitial $readmemh(prog, mem);\n\n// trace pipeline\nreg [256*8:0] tracefile;\ninteger trace_started;\ninteger trace_enabled;\ninteger cycle;\ninteger tracefd;\ninitial begin\n\tif($value$plusargs("trace=%s", tracefile)) begin\n\t\ttrace_enabled = 1;\n\t\tcycle = 0;\n\t\ttracefd = $fopen(tracefile);\n\t\ttrace_started = 0;\n\tend else\n\t\ttrace_enabled = 0;\nend\n\n\n\nassign icache_ready = SURELOG_MACRO_NOT_DEFINED:TRUE!!!',
assign icache_ready = SURELOG_MACRO_NOT_DEFINED:TRUE!!! ;
                      ^-- ./slpp_all/work/./tb_lm32_system.v:291:22:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_dp_ram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_dp_ram.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_addsub.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_addsub.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_ram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_ram.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_debug.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_debug.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_instruction_unit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_instruction_unit.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[ERR:PP0102] lm32_instruction_unit.v:188:22: Unknown macro "CFG_EBA_RESET".

[ERR:PP0102] lm32_instruction_unit.v:196:57: Unknown macro "CLOG2".

[SNT:PA0207] lm32_instruction_unit.v:188:22: Syntax error: no viable alternative at input 'module lm32_instruction_unit (\n    // ----- Inputs -------\n    clk_i,\n    rst_i,\n\n\n\n\n\n    // From pipeline\n    stall_a,\n    stall_f,\n    stall_d,\n    stall_x,\n    stall_m,\n    valid_f,\n    valid_d,\n    kill_f,\n    branch_predict_taken_d,\n    branch_predict_address_d,\n\n\n\n\n    exception_m,\n    branch_taken_m,\n    branch_mispredict_taken_m,\n    branch_target_m,\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // From Wishbone\n    i_dat_i,\n    i_ack_i,\n    i_err_i,\n\n\n\n\n\n\n\n    // ----- Outputs -------\n    // To pipeline\n    pc_f,\n    pc_d,\n    pc_x,\n    pc_m,\n    pc_w,\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // To Wishbone\n    i_dat_o,\n    i_adr_o,\n    i_cyc_o,\n    i_sel_o,\n    i_stb_o,\n    i_we_o,\n    i_cti_o,\n    i_lock_o,\n    i_bte_o,\n\n\n\n\n\n\n    bus_error_d,\n\n\n\n\n    instruction_d\n    );\n\n/////////////////////////////////////////////////////\n// Parameters\n/////////////////////////////////////////////////////\n\nparameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!!',
parameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!! ;
                      ^-- ./slpp_all/work/./lm32_instruction_unit.v:554:22:.

[ERR:PA0203] lm32_instruction_unit.v:196: Unknown macro "CLOG2".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_decoder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_decoder.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_interrupt.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_interrupt.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_logic_op.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_logic_op.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_include.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_include.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_top.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[WRN:EL0500] lm32_top.v:235: Cannot find a module definition for "work@lm32_top::lm32_cpu".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_mc_arithmetic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_mc_arithmetic.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_adder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_adder.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[WRN:EL0500] lm32_adder.v:100: Cannot find a module definition for "work@lm32_adder::lm32_addsub".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_dcache.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_dcache.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_jtag.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_jtag.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_icache.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_icache.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_cpu.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_cpu.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[ERR:PP0102] lm32_cpu.v:191:22: Unknown macro "CFG_EBA_RESET".

[SNT:PA0207] lm32_cpu.v:190:22: Syntax error: no viable alternative at input 'module lm32_cpu (\n    // ----- Inputs -------\n    clk_i,\n\n\n\n    rst_i,\n\n\n\n\n\n    // From external devices\n\n    interrupt,\n\n    // From user logic\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // Instruction Wishbone master\n    I_DAT_I,\n    I_ACK_I,\n    I_ERR_I,\n    I_RTY_I,\n\n    // Data Wishbone master\n    D_DAT_I,\n    D_ACK_I,\n    D_ERR_I,\n    D_RTY_I,\n    // ----- Outputs -------\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // Instruction Wishbone master\n    I_DAT_O,\n    I_ADR_O,\n    I_CYC_O,\n    I_SEL_O,\n    I_STB_O,\n    I_WE_O,\n    I_CTI_O,\n    I_LOCK_O,\n    I_BTE_O,\n\n    // Data Wishbone master\n    D_DAT_O,\n    D_ADR_O,\n    D_CYC_O,\n    D_SEL_O,\n    D_STB_O,\n    D_WE_O,\n    D_CTI_O,\n    D_LOCK_O,\n    D_BTE_O\n    );\n\n/////////////////////////////////////////////////////\n// Parameters\n/////////////////////////////////////////////////////\n\nparameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!!',
parameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!! ;                           // Reset value for EBA CSR
                      ^-- ./slpp_all/work/./lm32_cpu.v:556:22:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_load_store_unit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_load_store_unit.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[ERR:PP0102] lm32_load_store_unit.v:159:57: Unknown macro "CLOG2".

[SNT:PA0207] lm32_load_store_unit.v:159:57: Syntax error: no viable alternative at input 'module lm32_load_store_unit (\n    // ----- Inputs -------\n    clk_i,\n    rst_i,\n    // From pipeline\n    stall_a,\n    stall_x,\n    stall_m,\n    kill_m,\n    exception_m,\n    store_operand_x,\n    load_store_address_x,\n    load_store_address_m,\n    load_store_address_w,\n\n\n\n\n    load_x,\n    store_x,\n    load_q_x,\n    store_q_x,\n    load_q_m,\n    store_q_m,\n    sign_extend_x,\n    size_x,\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // From Wishbone\n    d_dat_i,\n    d_ack_i,\n    d_err_i,\n    d_rty_i,\n    // ----- Outputs -------\n    // To pipeline\n\n\n\n\n\n\n\n\n\n\n\n\n    load_data_w,\n    stall_wb_load,\n\n\n\n\n\n\n    // To Wishbone\n    d_dat_o,\n    d_adr_o,\n    d_cyc_o,\n    d_sel_o,\n    d_stb_o,\n    d_we_o,\n    d_cti_o,\n    d_lock_o,\n    d_bte_o\n    );\n\n/////////////////////////////////////////////////////\n// Parameters\n/////////////////////////////////////////////////////\n\nparameter associativity = 1;                            // Associativity of the cache (Number of ways)\nparameter sets = 512;                                   // Number of sets\nparameter bytes_per_line = 16;                          // Number of bytes per cache line\nparameter base_address = 0;                             // Base address of cachable memory\nparameter limit = 0;                                    // Limit (highest address) of cachable memory\n\n// For bytes_per_line == 4, we set 1 so part-select range isn't reversed, even though not really used\nlocalparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!!',
localparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!! -2;
                                                         ^-- ./slpp_all/work/./lm32_load_store_unit.v:525:57:.

[ERR:PA0203] lm32_load_store_unit.v:159: Unknown macro "CLOG2".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_itlb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_itlb.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_multiplier.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_multiplier.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_dtlb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_dtlb.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl jtag_tap_spartan6.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l jtag_tap_spartan6.v.log
[WRN:EL0500] jtag_tap_spartan6.v:46: Cannot find a module definition for "work@jtag_tap::BSCAN_SPARTAN6".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl jtag_cores.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l jtag_cores.v.log
[WRN:EL0500] jtag_cores.v:48: Cannot find a module definition for "work@jtag_cores::jtag_tap".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_shifter.v.log
[ERR:PP0101] lm32_include.v:61: Cannot open include file "lm32_config.v".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00071 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00071 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00071 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_01225 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src skid_buffer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l skid_buffer.v.log
[WRN:EL0500] skid_buffer.v:43: Cannot find a module definition for "work@skid_buffer::skid_buffer_fsm".

[WRN:EL0500] skid_buffer.v:64: Cannot find a module definition for "work@skid_buffer::skid_buffer_datapath".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Read_Data_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Read_Data_Channel.v.log
[WRN:EL0500] Master_AXI_Read_Data_Channel.v:88: Cannot find a module definition for "work@Master_AXI_Read_Data_Channel::Annuller".

[WRN:EL0500] Master_AXI_Read_Data_Channel.v:99: Cannot find a module definition for "work@Master_AXI_Read_Data_Channel::Annuller".

[WRN:EL0500] Master_AXI_Read_Data_Channel.v:115: Cannot find a module definition for "work@Master_AXI_Read_Data_Channel::Annuller".

[WRN:EL0500] Master_AXI_Read_Data_Channel.v:126: Cannot find a module definition for "work@Master_AXI_Read_Data_Channel::Annuller".

[WRN:EL0500] Master_AXI_Read_Data_Channel.v:148: Cannot find a module definition for "work@Master_AXI_Read_Data_Channel::skid_buffer".

[WRN:EL0500] Master_AXI_Read_Data_Channel.v:188: Cannot find a module definition for "work@Master_AXI_Read_Data_Channel::posedge_pulse_generator".

[WRN:EL0500] Master_AXI_Read_Data_Channel.v:207: Cannot find a module definition for "work@Master_AXI_Read_Data_Channel::pulse_to_level".

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 7.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Down_Counter_Zero.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Down_Counter_Zero.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Write_Data_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Write_Data_Channel.v.log
[WRN:EL0500] Master_AXI_Write_Data_Channel.v:83: Cannot find a module definition for "work@Master_AXI_Write_Data_Channel::posedge_pulse_generator".

[WRN:EL0500] Master_AXI_Write_Data_Channel.v:106: Cannot find a module definition for "work@Master_AXI_Write_Data_Channel::Annuller".

[WRN:EL0500] Master_AXI_Write_Data_Channel.v:117: Cannot find a module definition for "work@Master_AXI_Write_Data_Channel::Annuller".

[WRN:EL0500] Master_AXI_Write_Data_Channel.v:148: Cannot find a module definition for "work@Master_AXI_Write_Data_Channel::Down_Counter_Zero".

[WRN:EL0500] Master_AXI_Write_Data_Channel.v:174: Cannot find a module definition for "work@Master_AXI_Write_Data_Channel::skid_buffer".

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Delay_Line.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Delay_Line.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Write_Sequencer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Write_Sequencer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src skid_buffer_datapath.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l skid_buffer_datapath.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Transactor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Transactor.v.log
[WRN:EL0500] Master_AXI_Transactor.v:126: Cannot find a module definition for "work@Master_AXI_Transactor::Master_AXI_Address_Channel".

[WRN:EL0500] Master_AXI_Transactor.v:163: Cannot find a module definition for "work@Master_AXI_Transactor::Master_AXI_Address_Channel".

[WRN:EL0500] Master_AXI_Transactor.v:200: Cannot find a module definition for "work@Master_AXI_Transactor::Master_AXI_Read_Data_Channel".

[WRN:EL0500] Master_AXI_Transactor.v:231: Cannot find a module definition for "work@Master_AXI_Transactor::Master_AXI_Write_Data_Channel".

[WRN:EL0500] Master_AXI_Transactor.v:265: Cannot find a module definition for "work@Master_AXI_Transactor::Master_AXI_Write_Response_Channel".

[WRN:EL0500] Master_AXI_Transactor.v:288: Cannot find a module definition for "work@Master_AXI_Transactor::Master_AXI_Sequencer_Read".

[WRN:EL0500] Master_AXI_Transactor.v:303: Cannot find a module definition for "work@Master_AXI_Transactor::Master_AXI_Sequencer_Write".

[WRN:EL0512] Nb undefined modules: 6.

[WRN:EL0513] Nb undefined instances: 7.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 0
Processing: -cd regression/issue_00810/src posedge_pulse_generator.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l posedge_pulse_generator.v.log
[WRN:EL0500] posedge_pulse_generator.v:24: Cannot find a module definition for "work@posedge_pulse_generator::Delay_Line".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Annuller.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Annuller.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Read_Sequencer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Read_Sequencer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src pulse_to_level.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pulse_to_level.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src skid_buffer_fsm.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l skid_buffer_fsm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Write_Response_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Write_Response_Channel.v.log
[WRN:EL0500] Master_AXI_Write_Response_Channel.v:55: Cannot find a module definition for "work@Master_AXI_Write_Response_Channel::Annuller".

[WRN:EL0500] Master_AXI_Write_Response_Channel.v:66: Cannot find a module definition for "work@Master_AXI_Write_Response_Channel::Annuller".

[WRN:EL0500] Master_AXI_Write_Response_Channel.v:82: Cannot find a module definition for "work@Master_AXI_Write_Response_Channel::Annuller".

[WRN:EL0500] Master_AXI_Write_Response_Channel.v:93: Cannot find a module definition for "work@Master_AXI_Write_Response_Channel::Annuller".

[WRN:EL0500] Master_AXI_Write_Response_Channel.v:107: Cannot find a module definition for "work@Master_AXI_Write_Response_Channel::skid_buffer".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd regression/issue_00810/src faxi_master.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l faxi_master.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Address_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Address_Channel.v.log
[WRN:EL0500] Master_AXI_Address_Channel.v:100: Cannot find a module definition for "work@Master_AXI_Address_Channel::pulse_to_level".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_01217 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00449 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00174 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00174 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_dff".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_dff".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_dff".

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd regression/issue_00767 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00767 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_01034 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00922 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00067 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00067 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00067 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00870 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01022 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00341 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00341 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:33: Cannot find a module definition for "work@testbench::gold".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top_r".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::top_w".

[WRN:EL0500] testbench.v:58: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:59: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:60: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd regression/issue_01084 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00126 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00126 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00589 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:568:14: Syntax error: no viable alternative at input 'corebit_and join',
  corebit_and join(
              ^-- ./slpp_all/work/./top.v:568:14:.

[WRN:EL0500] top.v:4: Cannot find a module definition for "work@FullAdder::SB_LUT4".

[WRN:EL0500] top.v:5: Cannot find a module definition for "work@FullAdder::SB_CARRY".

[WRN:EL0500] top.v:36: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:37: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:38: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:39: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:40: Cannot find a module definition for "work@Register5CE::SB_DFFE".

[WRN:EL0500] top.v:56: Cannot find a module definition for "work@Mux2::SB_LUT4".

[WRN:EL0500] top.v:117: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:118: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:119: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:120: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:121: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:122: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:123: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:124: Cannot find a module definition for "work@Register8R::SB_DFFSR".

[WRN:EL0500] top.v:145: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:146: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:147: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:148: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:149: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:150: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:151: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:152: Cannot find a module definition for "work@EQ8::SB_LUT4".

[WRN:EL0500] top.v:193: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:194: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:195: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:196: Cannot find a module definition for "work@Register4CE::SB_DFFE".

[WRN:EL0500] top.v:502: Cannot find a module definition for "work@main::SB_LUT4".

[WRN:EL0500] top.v:503: Cannot find a module definition for "work@main::SB_LUT4".

[WRN:EL0500] top.v:219: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:220: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:221: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:222: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:223: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:224: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:225: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:226: Cannot find a module definition for "work@Register8CE::SB_DFFE".

[WRN:EL0500] top.v:254: Cannot find a module definition for "work@Or2::SB_LUT4".

[WRN:EL0500] top.v:260: Cannot find a module definition for "work@And2::SB_LUT4".

[WRN:EL0500] top.v:590: Cannot find a module definition for "work@bitopn_U8::in0".

[WRN:EL0500] top.v:569: Cannot find a module definition for "work@bitopn_U17::in0".

[WRN:EL0500] top.v:374: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:375: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:376: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:377: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:378: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:379: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:380: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:381: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0500] top.v:382: Cannot find a module definition for "work@Register9CE::SB_DFFE".

[WRN:EL0512] Nb undefined modules: 14.

[WRN:EL0513] Nb undefined instances: 560.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 53
[   NOTE] : 0
Processing: -cd regression/issue_00589 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::main".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_01193 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00173 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00173 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_dff".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_dff".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_dff".

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd regression/issue_00567 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:4: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00567 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00940 SuperTopEntity.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l SuperTopEntity.v.log
[WRN:EL0500] SuperTopEntity.v:38: Cannot find a module definition for "work@SuperTopEntity::TopEntity".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00940 TopEntity.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l TopEntity.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01243 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00196 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:11: Cannot find a module definition for "work@top::GP_LFOSC".

[WRN:EL0500] top.v:27: Cannot find a module definition for "work@top::GP_POR".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00196 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00987 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00831 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01135 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00099 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00099 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:33: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd regression/issue_00644 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00644 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00300 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00300 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00291 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00291 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00873 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00444 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:PP0113] top.v:4:8: Unused macro argument "_expr_".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd regression/issue_00444 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:25: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00481 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:8: Cannot find a module definition for "work@top::SB_PLL40_CORE".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00481 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::assert_X".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00594 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:970: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:977: Cannot find a module definition for "work@top::SB_GB".

[WRN:EL0500] top.v:982: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:991: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1000: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1009: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1018: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1027: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1036: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1045: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1054: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1063: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1072: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1081: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1090: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1099: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1108: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1117: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1126: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1135: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1144: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1153: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1162: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1171: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1180: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1189: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1198: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0500] top.v:1207: Cannot find a module definition for "work@top::SB_IO".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 28.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 30
[   NOTE] : 0
Processing: -cd regression/issue_00594 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::main".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00041 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00041 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00938 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00502 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:14:38: Syntax error: token recognition error at: '\',
   MY_AND2 inst_a1 (.A(A), .B(B), .Y( \\SUM/N10 ) ); // needs whitespaces around net name
                                      ^-- ./slpp_all/work/./top.v:14:38:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00814 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00814 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:42: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:43: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:44: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:45: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 11
[   NOTE] : 0
Processing: -cd regression/issue_00474 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00474 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::assert_X".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00630 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00630 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00896 outreg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l outreg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00896 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[ERR:PP0101] testbench.v:1: Cannot open include file "../outreg.v".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@tb::dut".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@tb::dut_syn".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00095 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:1:21: Syntax error: missing ';' at '=',
module top(b);inout b=0==c;assign c=^K;assign c=9^k;integer c#0;endmodule
                     ^-- ./slpp_all/work/./top.v:1:21:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00095 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00705 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00705 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00362 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00362 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:42: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00133 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00133 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:25: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[3]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[4]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[5]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[6]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[7]::assert_Z".

[WRN:EL0512] Nb undefined modules: 9.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 11
[   NOTE] : 0
Processing: -cd regression/issue_00175 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00175 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00956 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00096 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:2: Syntax error: no viable alternative at input 'module top(b);integer\ninout',
inout b;reg c;assign&0=0;assign 0=0;always
^-- ./slpp_all/work/./top.v:2:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00096 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00628 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:12: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:14: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:15: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:17: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:18: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:19: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:20: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:22: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:23: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:24: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:25: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:27: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:28: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:29: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0500] top.v:30: Cannot find a module definition for "work@top::SB_LUT4".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 16.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 18
[   NOTE] : 0
Processing: -cd regression/issue_00628 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd regression/issue_00160 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:6: Cannot find a module definition for "work@Add2::SB_LUT4".

[WRN:EL0500] top.v:7: Cannot find a module definition for "work@Add2::SB_CARRY".

[WRN:EL0500] top.v:8: Cannot find a module definition for "work@Add2::SB_LUT4".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@Add2::SB_CARRY".

[WRN:EL0500] top.v:18: Cannot find a module definition for "work@Register2CE::SB_DFFE".

[WRN:EL0500] top.v:19: Cannot find a module definition for "work@Register2CE::SB_DFFE".

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd regression/issue_00160 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:33: Cannot find a module definition for "work@testbench::assert_X".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_01372 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01126 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01063 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00968 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01091 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00098 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00098 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_01016 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00350 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00350 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00082 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00082 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] top_fault.v:6: Syntax error: mismatched input 'endmodule' expecting {Pound_delay, ATSTAR, AT_PARENS_STAR, ';', 'virtual', 'type', 'bind', 'const', 'static', 'local', 'super', '{', '->', 'if', 'foreach', 'automatic', 'localparam', 'parameter', 'import', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', 'var', 'void', '$', 'endtask', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
endmodule
^-- ./slpp_all/work/./top_fault.v:6:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00082 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00059 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00059 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00194 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00194 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00078 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00078 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00078 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00675 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00675 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_01144 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00372 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00372 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:25: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00807 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:4: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
);
^-- ./slpp_all/work/./top.v:4:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00807 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_X".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket freechips.rocketchip.system.LowRiscConfig.behav_srams.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l freechips.rocketchip.system.LowRiscConfig.behav_srams.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket SimDTM.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l SimDTM.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket plusarg_reader.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l plusarg_reader.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket AsyncResetReg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l AsyncResetReg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket EICG_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l EICG_wrapper.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00997 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00699 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00699 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_01065 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:8: Cannot find a module definition for "work@top::unknown_module".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00282 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00282 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00785 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01291 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00183 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:EL0500] top.v:2: Cannot find a module definition for "work@top::SB_DFF".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00183 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00114 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00114 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:17: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00993 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01040 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00809 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00809 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd regression/issue_01131 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] top.v:4:6: Syntax error: no viable alternative at input 'q <= '81',
q <= '81;
      ^-- ./slpp_all/work/./top.v:4:6:.

[ERR:UH0701] top.v:1: Unsupported statement "<n<> u<0> t<Null_rule> p<51> s<50> l<1>> module minimal;
".

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00195 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00195 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:18: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_01360 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00790 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00790 top_assert.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_assert.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00790 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:31: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00603 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:UH0700] top.v:2: Unsupported expression "<n<> u<0> t<Null_rule> p<112> s<111> l<2>> module top #(
".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00603 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::main".

[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd regression/issue_00171 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00171 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:33: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:44: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_dff".

[WRN:EL0500] testbench.v:44: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_dff".

[WRN:EL0500] testbench.v:44: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_dff".

[WRN:EL0500] testbench.v:44: Cannot find a module definition for "work@testbench.gen_code_label[3]::assert_dff".

[WRN:EL0512] Nb undefined modules: 5.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd regression/issue_00935 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:PP0113] top.v:30:10: Unused macro argument "debug_command".

[WRN:PP0113] top.v:42:10: Unused macro argument "assert_expr".

[ERR:UH0701] top.v:315: Unsupported statement "<n<> u<2470> t<Attribute_instance> p<2647> c<2469> s<2646> l<315>> 		(* parallel_case *)
".

[ERR:UH0701] top.v:386: Unsupported statement "<n<> u<3698> t<Attribute_instance> p<4191> c<3697> s<4190> l<386>> 		(* full_case *)
".

[ERR:UH0701] top.v:1101: Unsupported statement "<n<> u<17025> t<Attribute_instance> p<17293> c<17024> s<17292> l<1101>> 			case (1'b1)
".

[ERR:UH0701] top.v:1231: Unsupported statement "<n<> u<19007> t<Attribute_instance> p<19204> c<19003> s<19203> l<1231>> 		case (1'b1)
".

[ERR:UH0701] top.v:1248: Unsupported statement "<n<> u<19227> t<Attribute_instance> p<19455> c<19223> s<19454> l<1248>> 		case (1'b1)
".

[ERR:UH0701] top.v:1294: Unsupported statement "<n<> u<19758> t<Attribute_instance> p<20001> c<19757> s<20000> l<1294>> 			case (1'b1)
".

[ERR:UH0701] top.v:1465: Unsupported statement "<n<> u<21377> t<Attribute_instance> p<26426> c<21373> s<26425> l<1465>> 		case (cpu_state)
".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 2
[   NOTE] : 0
Processing: -cd regression/issue_01002 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00314 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00314 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_Z".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_Z".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_Z".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[3]::assert_Z".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[4]::assert_Z".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[5]::assert_Z".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[6]::assert_Z".

[WRN:EL0500] testbench.v:35: Cannot find a module definition for "work@testbench.gen_code_label[7]::assert_Z".

[WRN:EL0512] Nb undefined modules: 9.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 11
[   NOTE] : 0
Processing: -cd regression/issue_00857 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01364 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01115 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01118 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00132 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00132 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:25: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[3]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[4]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[5]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[6]::assert_Z".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench.gen_code_label[7]::assert_Z".

[WRN:EL0512] Nb undefined modules: 9.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 11
[   NOTE] : 0
Processing: -cd regression/issue_01231 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00763 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00763 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:28: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_00689 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00689 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_out_larger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_out_larger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/tristate_case top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_case testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/flowmap_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/tristate_const_0 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_0 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/fsm_expand top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_expand testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:67: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:68: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:69: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:70: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd simple/nlutmap_opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap_opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/muxcover top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/muxcover testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/dff2dffe_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffe_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/tristate_proc_asmt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_proc_asmt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/proc_arst top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/proc_arst testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/opt_lut_ice40 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_lut_ice40 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:27: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/async2sync top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/async2sync testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/muxcover_mux8 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/muxcover_mux8 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/share_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/shregmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/share_shr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_shr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/zinit top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/zinit testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:76: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:77: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:78: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:79: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/proc_arst_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/proc_arst_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/tristate_if top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_if testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/full_adder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/full_adder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/extract_counter_sync_reset top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_sync_reset testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/fsm_export top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_export testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket freechips.rocketchip.system.LowRiscConfig.behav_srams.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l freechips.rocketchip.system.LowRiscConfig.behav_srams.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket SimDTM.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l SimDTM.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket plusarg_reader.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l plusarg_reader.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket AsyncResetReg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l AsyncResetReg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket EICG_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l EICG_wrapper.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_adder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_adder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/simplemap_mem_slice_concat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap_mem_slice_concat testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/nlutmap_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_signed top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_signed testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/submod_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/wreduce_mul top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_mul testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_acc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_acc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/nlutmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/extract_counter_negative_reset top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_negative_reset testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/hierarchy top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/memory words.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l words.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/dffsr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffsr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/alu top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/alu testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[SNT:PA0207] testbench.v:30:12: Syntax error: mismatched input 'ref' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
	reg [31:0] ref;
            ^-- ./slpp_all/work/./testbench.v:30:12:.

[ERR:UH0700] testbench.v:34: Unsupported expression "<n<> u<290> t<Primary> p<291> l<34>> 		0: ref <= dinA + dinB;
".

[ERR:UH0700] testbench.v:35: Unsupported expression "<n<> u<313> t<Primary> p<314> l<35>> 		1: ref <= dinA - dinB;
".

[ERR:UH0700] testbench.v:36: Unsupported expression "<n<> u<336> t<Primary> p<337> l<36>> 		2: ref <= dinA >> dinB;
".

[ERR:UH0700] testbench.v:37: Unsupported expression "<n<> u<365> t<Primary> p<366> l<37>> 		3: ref <= $signed(dinA) >>> dinB;
".

[ERR:UH0700] testbench.v:38: Unsupported expression "<n<> u<388> t<Primary> p<389> l<38>> 		4: ref <= dinA << dinB;
".

[ERR:UH0700] testbench.v:39: Unsupported expression "<n<> u<411> t<Primary> p<412> l<39>> 		5: ref <= dinA & dinB;
".

[ERR:UH0700] testbench.v:40: Unsupported expression "<n<> u<434> t<Primary> p<435> l<40>> 		6: ref <= dinA | dinB;
".

[ERR:UH0700] testbench.v:41: Unsupported expression "<n<> u<457> t<Primary> p<458> l<41>> 		7: ref <= dinA ^ dinB;
".

[ERR:UH0700] testbench.v:69: Unsupported expression "<n<> u<794> t<Expression> p<795> l<69>> 			if (ref != dout) begin
".

[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 9
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/attrmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/attrmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/tribuf_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tribuf_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/extract_counter_no_reset top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_no_reset testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/zinit_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/zinit_error synth.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth.v.log
[ERR:UH0700] synth.v:48: Unsupported expression "<n<> u<466> t<Attr_spec> p<467> c<461> l<48>>   assign _2_ = ! (* src = "../top.v:23" *) clr;
".

[ERR:UH0700] synth.v:82: Unsupported expression "<n<> u<858> t<Attr_spec> p<859> c<853> l<82>>   assign _3_ = _4_ ? (* src = "../top.v:39" *) d : 1'hx;
".

[ERR:UH0700] synth.v:166: Unsupported expression "<n<> u<1979> t<Attr_spec> p<1980> c<1974> l<166>>   assign _10_ = ! (* src = "../top.v:71" *) clr;
".

[ERR:UH0700] synth.v:167: Unsupported expression "<n<> u<2004> t<Attr_spec> p<2005> c<1999> l<167>>   assign _11_ = ! (* src = "../top.v:77" *) pre;
".

[WRN:CP0310] synth.v:5: Port "q" definition missing its direction (input, output, inout).

[WRN:CP0310] synth.v:31: Port "q" definition missing its direction (input, output, inout).

[WRN:CP0310] synth.v:60: Port "q" definition missing its direction (input, output, inout).

[WRN:CP0310] synth.v:90: Port "q" definition missing its direction (input, output, inout).

[WRN:CP0310] synth.v:130: Port "q" definition missing its direction (input, output, inout).

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/zinit_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:76: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:77: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:78: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:79: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/fsm_export_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_export_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/iopadmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/iopadmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd simple/synth top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/synth testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/flowmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/wreduce_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/extract_counter top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/fsm_recode_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_recode_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/tristate_const_data top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_data testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/dffc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:43: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/extract top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/dffr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/uniquify top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/uniquify testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/shregmap_resetable top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap_resetable testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/opt_merge_share_all top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:PP0113] top.v:4:8: Unused macro argument "_expr_".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd simple/opt_merge_share_all testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:25: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/tribuf top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tribuf testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/tristate_const_1 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_1 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/memory_bram_error rules.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rules.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_bram_error words.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l words.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_bram_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_bram_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/memory_single_port words.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l words.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_single_port top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_single_port testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/opt_demorgan top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_demorgan testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/expose top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/opt_demorgan_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_demorgan_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:54: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/macc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/macc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/extract_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/opt_expr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_expr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:47: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/extract_counter_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/inout_port top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/inout_port testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_b_larger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_b_larger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/share top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/design_import top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/design_import testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:23: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_comb".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/prep_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/prep_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/hierarchy_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_a_larger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_a_larger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/dffcp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffcp testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/fsm_opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/fsm_unreach top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_unreach testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/aigmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/aigmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:39: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:40: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0500] testbench.v:41: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd simple/simplemap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/tristate top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_tri".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/share_macc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_macc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/dffsr2dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffsr2dff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/opt_lut top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_lut testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:24: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/dff2dffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/synth_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/synth_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/prep top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/prep testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/techmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/techmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/fsm_command top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_command testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/dff2dffe_unmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffe_unmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/wreduce_div top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_div testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:19: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:30: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/fsm_recode top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_recode testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/opt_merge_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_merge_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:54: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/flowmap_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:67: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:68: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:69: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:70: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:26: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/submod_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/wreduce_memx testbench_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench_.v.log
[WRN:EL0500] testbench_.v:25: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[0]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[1]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[2]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[3]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[4]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[5]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[6]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[7]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[8]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[9]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[10]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[11]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[12]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[13]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[14]::assert_X".

[WRN:EL0500] testbench_.v:34: Cannot find a module definition for "work@testbench.gen_code_label[15]::assert_X".

[WRN:EL0512] Nb undefined modules: 17.

[WRN:EL0513] Nb undefined instances: 17.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 19
[   NOTE] : 0
Processing: -cd simple/wreduce_memx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_memx top_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_memx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:29: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/clk2fflogic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/extract_counter_down top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_down testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/expose_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:71: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:72: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:73: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:74: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:75: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
Processing: -cd simple/dff_d0 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff_d0 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/shregmap_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd simple/inout_port_demote top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/inout_port_demote testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd simple/submod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:37: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:52: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0500] testbench.v:53: Cannot find a module definition for "work@testbench::assert_Z".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
Processing: -cd simple/expose_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose_dff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:32: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd simple/test_pmgen top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/test_pmgen testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:22: Cannot find a module definition for "work@testbench::top".

[WRN:EL0500] testbench.v:34: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:36: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0500] testbench.v:38: Cannot find a module definition for "work@testbench::assert_dff".

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
Processing: -cd simple/simplemap_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[WRN:EL0500] testbench.v:21: Cannot find a module definition for "work@testbench::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd verific/sva gotorep.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l gotorep.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva intersect.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l intersect.sv.log
[SNT:PA0207] intersect.sv:32:53: Syntax error: no viable alternative at input '@(posedge clock) (A |=> ((B ##1 !B [*]',
	assert property (@(posedge clock) (A |=> ((B ##1 !B [*] ##1 B) intersect (C [+] ##1 D)) ##1 B ##1 C ##1 D));
                                                     ^-- ./slpp_all/work/./intersect.sv:32:53:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva seq_or.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l seq_or.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva until_trig.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l until_trig.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva until.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l until.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva firstmatch.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l firstmatch.sv.log
[SNT:PA0207] firstmatch.sv:32:56: Syntax error: no viable alternative at input '@(posedge clock) (first_match(A ##1 B [*]',
	assert property (@(posedge clock) (first_match(A ##1 B [*] ##1 C) |=> D));
                                                        ^-- ./slpp_all/work/./firstmatch.sv:32:56:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva seq_and.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l seq_and.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva within.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l within.sv.log
[SNT:PA0207] within.sv:32:62: Syntax error: no viable alternative at input '@(posedge clock) (A |=> (B [*3] within (C [+]',
	assert property (@(posedge clock) (A |=> (B [*3] within (C [+])) ##1 D));
                                                              ^-- ./slpp_all/work/./within.sv:32:62:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva nonconsrep.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l nonconsrep.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva triggered.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l triggered.sv.log
[SNT:PA0207] triggered.sv:34:6: Syntax error: no viable alternative at input 'A [+]',
		A [+] ##1 C;
      ^-- ./slpp_all/work/./triggered.sv:34:6:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva repzero.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l repzero.sv.log
[SNT:PA0207] repzero.sv:32:49: Syntax error: no viable alternative at input '@(posedge clock) A |=> B ##1 C [*]',
	assert property (@(posedge clock) A |=> B ##1 C [*] ##1 D);
                                                 ^-- ./slpp_all/work/./repzero.sv:32:49:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva consrep.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l consrep.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers rednor.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rednor.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers wide_mux.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wide_mux.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers wselect.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wselect.sv.log
[ERR:UH0701] wselect.sv:3: Unsupported statement "<n<> u<84> t<Attribute_instance> p<194> c<80> s<193> l<3>>     (* parallel_case, full_case *)
".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers sel_mux.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sel_mux.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers select.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l select.sv.log
[ERR:UH0701] select.sv:3: Unsupported statement "<n<> u<51> t<Attribute_instance> p<243> c<50> s<242> l<3>>     (* parallel_case *)
".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/vhdl tb.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tb.sv.log
[WRN:EL0500] tb.sv:4: Cannot find a module definition for "work@tb::top".

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
Processing: -cd regression/issue_01145 top.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01329 synchronizer.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synchronizer.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processed 1309 tests.
[  FATAL] : 0
[ SYNTAX] : 67
[  ERROR] : 907
[WARNING] : 2492
[   NOTE] : 0

