{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611934862332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611934862345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 16:41:02 2021 " "Processing started: Fri Jan 29 16:41:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611934862345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934862345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Soc_system -c Soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off Soc_system -c Soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934862345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611934885850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611934885850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/core.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_irq_mapper_001 " "Found entity 1: core_irq_mapper_001" {  } { { "core/synthesis/submodules/core_irq_mapper_001.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_irq_mapper " "Found entity 1: core_irq_mapper" {  } { { "core/synthesis/submodules/core_irq_mapper.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0 " "Found entity 1: core_mm_interconnect_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934907996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934907996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "core/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "core/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_mux " "Found entity 1: core_mm_interconnect_0_rsp_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908262 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux_001 " "Found entity 1: core_mm_interconnect_0_rsp_demux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux " "Found entity 1: core_mm_interconnect_0_rsp_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_mux " "Found entity 1: core_mm_interconnect_0_cmd_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_demux " "Found entity 1: core_mm_interconnect_0_cmd_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908576 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908576 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908576 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908576 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "core/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "core/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "core/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "core/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "core/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908892 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_004_default_decode " "Found entity 1: core_mm_interconnect_0_router_004_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908939 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_004 " "Found entity 2: core_mm_interconnect_0_router_004" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_003_default_decode " "Found entity 1: core_mm_interconnect_0_router_003_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908960 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_003 " "Found entity 2: core_mm_interconnect_0_router_003" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611934908987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_default_decode " "Found entity 1: core_mm_interconnect_0_router_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908994 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router " "Found entity 2: core_mm_interconnect_0_router" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934908994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934908994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "core/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sysid " "Found entity 1: core_sysid" {  } { { "core/synthesis/submodules/core_sysid.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_pll_0 " "Found entity 1: core_pll_0" {  } { { "core/synthesis/submodules/core_pll_0.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_jtag " "Found entity 1: core_master_jtag" {  } { { "core/synthesis/submodules/core_master_jtag.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_jtag_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_jtag_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_jtag_p2b_adapter " "Found entity 1: core_master_jtag_p2b_adapter" {  } { { "core/synthesis/submodules/core_master_jtag_p2b_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_jtag_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_jtag_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_jtag_b2p_adapter " "Found entity 1: core_master_jtag_b2p_adapter" {  } { { "core/synthesis/submodules/core_master_jtag_b2p_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file core/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909440 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909440 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909440 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909440 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909440 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909440 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_jtag_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_jtag_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_jtag_timing_adt " "Found entity 1: core_master_jtag_timing_adt" {  } { { "core/synthesis/submodules/core_master_jtag_timing_adt.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file core/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909676 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909676 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "core/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "core/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_hps_system.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_hps_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_hps_system " "Found entity 1: core_hps_system" {  } { { "core/synthesis/submodules/core_hps_system.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_hps_system_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_hps_system_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_hps_system_hps_io " "Found entity 1: core_hps_system_hps_io" {  } { { "core/synthesis/submodules/core_hps_system_hps_io.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "core/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934909992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934909992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "core/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "core/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "core/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "core/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "core/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "core/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "core/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "core/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "core/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "core/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "core/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "core/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_hps_system_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_hps_system_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_hps_system_hps_io_border " "Found entity 1: core_hps_system_hps_io_border" {  } { { "core/synthesis/submodules/core_hps_system_hps_io_border.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_hps_system_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_hps_system_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_hps_system_fpga_interfaces " "Found entity 1: core_hps_system_fpga_interfaces" {  } { { "core/synthesis/submodules/core_hps_system_fpga_interfaces.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934910807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934910807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/hacheur_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/synthesis/submodules/hacheur_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hacheur_top-struct " "Found design unit 1: hacheur_top-struct" {  } { { "core/synthesis/submodules/hacheur_top.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hacheur_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912023 ""} { "Info" "ISGN_ENTITY_NAME" "1 hacheur_top " "Found entity 1: hacheur_top" {  } { { "core/synthesis/submodules/hacheur_top.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hacheur_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934912023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc_param.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calc_param.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_param-arch " "Found design unit 1: calc_param-arch" {  } { { "calc_param.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/calc_param.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912035 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc_param " "Found entity 1: calc_param" {  } { { "calc_param.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/calc_param.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934912035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_gen-arch " "Found design unit 1: out_gen-arch" {  } { { "out_gen.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/out_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912046 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_gen " "Found entity 1: out_gen" {  } { { "out_gen.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/out_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934912046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hacheur_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hacheur_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hacheur_top-struct " "Found design unit 1: hacheur_top-struct" {  } { { "hacheur_top.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/hacheur_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912061 ""} { "Info" "ISGN_ENTITY_NAME" "1 hacheur_top " "Found entity 1: hacheur_top" {  } { { "hacheur_top.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/hacheur_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934912061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavior " "Found design unit 1: controller-Behavior" {  } { { "controller.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912070 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934912070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934912070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "core/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934912076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611934912648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hacheur_top hacheur_top:a_4_quadrant_chopper_0 " "Elaborating entity \"hacheur_top\" for hierarchy \"hacheur_top:a_4_quadrant_chopper_0\"" {  } { { "core/synthesis/core.v" "a_4_quadrant_chopper_0" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934912798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller hacheur_top:a_4_quadrant_chopper_0\|controller:controller_b " "Elaborating entity \"controller\" for hierarchy \"hacheur_top:a_4_quadrant_chopper_0\|controller:controller_b\"" {  } { { "core/synthesis/submodules/hacheur_top.vhd" "controller_b" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hacheur_top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934912888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_param hacheur_top:a_4_quadrant_chopper_0\|calc_param:calc_param_b " "Elaborating entity \"calc_param\" for hierarchy \"hacheur_top:a_4_quadrant_chopper_0\|calc_param:calc_param_b\"" {  } { { "core/synthesis/submodules/hacheur_top.vhd" "calc_param_b" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hacheur_top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934913003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_gen hacheur_top:a_4_quadrant_chopper_0\|out_gen:out_gen_b " "Elaborating entity \"out_gen\" for hierarchy \"hacheur_top:a_4_quadrant_chopper_0\|out_gen:out_gen_b\"" {  } { { "core/synthesis/submodules/hacheur_top.vhd" "out_gen_b" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hacheur_top.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934913176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_hps_system core_hps_system:hps_system " "Elaborating entity \"core_hps_system\" for hierarchy \"core_hps_system:hps_system\"" {  } { { "core/synthesis/core.v" "hps_system" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934913299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_hps_system_fpga_interfaces core_hps_system:hps_system\|core_hps_system_fpga_interfaces:fpga_interfaces " "Elaborating entity \"core_hps_system_fpga_interfaces\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_fpga_interfaces:fpga_interfaces\"" {  } { { "core/synthesis/submodules/core_hps_system.v" "fpga_interfaces" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934913481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_hps_system_hps_io core_hps_system:hps_system\|core_hps_system_hps_io:hps_io " "Elaborating entity \"core_hps_system_hps_io\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\"" {  } { { "core/synthesis/submodules/core_hps_system.v" "hps_io" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934913659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_hps_system_hps_io_border core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border " "Elaborating entity \"core_hps_system_hps_io_border\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\"" {  } { { "core/synthesis/submodules/core_hps_system_hps_io.v" "border" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_hps_io.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934913728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "core/synthesis/submodules/core_hps_system_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_hps_io_border.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934913837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "core/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934914006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "core/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934914007 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "core/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611934914008 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "core/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934914070 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "core/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934914075 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "core/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934914431 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1611934914457 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934914461 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1611934914510 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611934914511 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934914907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934914909 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934914909 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934915033 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611934915086 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611934915087 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611934915087 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611934915087 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934915195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934916060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934916180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934916241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934916438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934916877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934916972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934916973 ""}  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611934916973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934917379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934917379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934917413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934917552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934917663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "core/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934917767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "core/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934918470 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "core/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1611934918472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "core/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934918527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934918631 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934918631 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934918631 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934918631 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934918631 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934918631 "|core|core_hps_system:hps_system|core_hps_system_hps_io:hps_io|core_hps_system_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "core/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "core/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_jtag core_master_jtag:master_jtag " "Elaborating entity \"core_master_jtag\" for hierarchy \"core_master_jtag:master_jtag\"" {  } { { "core/synthesis/core.v" "master_jtag" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934920725 ""}  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611934920725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934920831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934921209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934921969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934922320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934922527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934922558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934922558 ""}  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611934922558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934922613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934922952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934922988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934922988 ""}  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611934922988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_jtag_timing_adt core_master_jtag:master_jtag\|core_master_jtag_timing_adt:timing_adt " "Elaborating entity \"core_master_jtag_timing_adt\" for hierarchy \"core_master_jtag:master_jtag\|core_master_jtag_timing_adt:timing_adt\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "timing_adt" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready core_master_jtag_timing_adt.sv(82) " "Verilog HDL or VHDL warning at core_master_jtag_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_master_jtag_timing_adt.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934923840 "|core|core_master_jtag:master_jtag|core_master_jtag_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "fifo" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934923893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets core_master_jtag:master_jtag\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "b2p" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934924080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes core_master_jtag:master_jtag\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "p2b" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934924146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master core_master_jtag:master_jtag\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_packets_to_master:transacto\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "transacto" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934924296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master core_master_jtag:master_jtag\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"core_master_jtag:master_jtag\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934924507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_jtag_b2p_adapter core_master_jtag:master_jtag\|core_master_jtag_b2p_adapter:b2p_adapter " "Elaborating entity \"core_master_jtag_b2p_adapter\" for hierarchy \"core_master_jtag:master_jtag\|core_master_jtag_b2p_adapter:b2p_adapter\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "b2p_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934924894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel core_master_jtag_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at core_master_jtag_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_master_jtag_b2p_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934924895 "|core|core_master_jtag:master_jtag|core_master_jtag_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 core_master_jtag_b2p_adapter.sv(90) " "Verilog HDL assignment warning at core_master_jtag_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "core/synthesis/submodules/core_master_jtag_b2p_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611934924895 "|core|core_master_jtag:master_jtag|core_master_jtag_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_jtag_p2b_adapter core_master_jtag:master_jtag\|core_master_jtag_p2b_adapter:p2b_adapter " "Elaborating entity \"core_master_jtag_p2b_adapter\" for hierarchy \"core_master_jtag:master_jtag\|core_master_jtag_p2b_adapter:p2b_adapter\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "p2b_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core_master_jtag:master_jtag\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core_master_jtag:master_jtag\|altera_reset_controller:rst_controller\"" {  } { { "core/synthesis/submodules/core_master_jtag.v" "rst_controller" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_master_jtag.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core_master_jtag:master_jtag\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core_master_jtag:master_jtag\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core_master_jtag:master_jtag\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core_master_jtag:master_jtag\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_pll_0 core_pll_0:pll_0 " "Elaborating entity \"core_pll_0\" for hierarchy \"core_pll_0:pll_0\"" {  } { { "core/synthesis/core.v" "pll_0" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll core_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"core_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "core/synthesis/submodules/core_pll_0.v" "altera_pll_i" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925608 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1611934925645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"core_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "core/synthesis/submodules/core_pll_0.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"core_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611934925690 ""}  } { { "core/synthesis/submodules/core_pll_0.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611934925690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sysid core_sysid:sysid " "Elaborating entity \"core_sysid\" for hierarchy \"core_sysid:sysid\"" {  } { { "core/synthesis/core.v" "sysid" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0 core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"core_mm_interconnect_0\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "core/synthesis/core.v" "mm_interconnect_0" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934925814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_jtag_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_jtag_master_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "master_jtag_master_translator" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934926407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:a_4_quadrant_chopper_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:a_4_quadrant_chopper_0_avalon_slave_0_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "a_4_quadrant_chopper_0_avalon_slave_0_translator" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934926599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934926770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_system_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_system_h2f_lw_axi_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "hps_system_h2f_lw_axi_master_agent" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934926934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_system_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_system_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "core/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934927127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_jtag_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_jtag_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "master_jtag_master_agent" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934927272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:a_4_quadrant_chopper_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:a_4_quadrant_chopper_0_avalon_slave_0_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "a_4_quadrant_chopper_0_avalon_slave_0_agent" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934927377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:a_4_quadrant_chopper_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:a_4_quadrant_chopper_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934927559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:a_4_quadrant_chopper_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:a_4_quadrant_chopper_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "a_4_quadrant_chopper_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934927702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:a_4_quadrant_chopper_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:a_4_quadrant_chopper_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "a_4_quadrant_chopper_0_avalon_slave_0_agent_rdata_fifo" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934927954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "sysid_control_slave_agent" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "sysid_control_slave_agent_rdata_fifo" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router " "Elaborating entity \"core_mm_interconnect_0_router\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_default_decode core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_default_decode\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_003 core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"core_mm_interconnect_0_router_003\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_003" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_003_default_decode core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\|core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\|core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934928921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_004 core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"core_mm_interconnect_0_router_004\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_004:router_004\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_004" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_004_default_decode core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_004:router_004\|core_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_004_default_decode\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_004:router_004\|core_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_system_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_system_h2f_lw_axi_master_wr_limiter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "hps_system_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934929888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934930037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:a_4_quadrant_chopper_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934930098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "sysid_control_slave_burst_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934930461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934930625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934930933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_demux core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"core_mm_interconnect_0_cmd_demux\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_mux core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"core_mm_interconnect_0_cmd_mux\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"core_mm_interconnect_0_rsp_demux\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux_001 core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"core_mm_interconnect_0_rsp_demux_001\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_mux core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"core_mm_interconnect_0_rsp_mux\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934931953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "a_4_quadrant_chopper_0_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934932102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934932120 "|core|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934932121 "|core|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611934932122 "|core|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "a_4_quadrant_chopper_0_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934932327 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611934932375 "|core|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611934932375 "|core|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:a_4_quadrant_chopper_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "core/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934932554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "crosser" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934932675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934932800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934933165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934933748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934933812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter_001 core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934933873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934934272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_irq_mapper core_irq_mapper:irq_mapper " "Elaborating entity \"core_irq_mapper\" for hierarchy \"core_irq_mapper:irq_mapper\"" {  } { { "core/synthesis/core.v" "irq_mapper" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934934327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_irq_mapper_001 core_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"core_irq_mapper_001\" for hierarchy \"core_irq_mapper_001:irq_mapper_001\"" {  } { { "core/synthesis/core.v" "irq_mapper_001" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934934378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f84 " "Found entity 1: altsyncram_2f84" {  } { { "db/altsyncram_2f84.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/altsyncram_2f84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934946615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934946615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/mux_hlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934947965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934947965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934948903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934948903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h7i " "Found entity 1: cntr_h7i" {  } { { "db/cntr_h7i.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/cntr_h7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934949983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934949983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/cntr_a2j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934950533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934950533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/cntr_49i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934951648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934951648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934951924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934951924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934952517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934952517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934952801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934952801 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611934954351 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611934956091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.29.16:42:44 Progress: Loading sld88c58a11/alt_sld_fab_wrapper_hw.tcl " "2021.01.29.16:42:44 Progress: Loading sld88c58a11/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934964205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934972926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934973391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934986200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934986489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934986794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934987171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934987188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934987190 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611934989561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88c58a11/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88c58a11/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld88c58a11/alt_sld_fab.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ip/sld88c58a11/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934990300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934990300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934990607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934990607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934990698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934990698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934990896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934990896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934991142 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934991142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934991142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/ip/sld88c58a11/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611934991351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611934991351 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611935003392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611935003392 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611935003392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611935003543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"core_master_jtag:master_jtag\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611935003543 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611935003543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611935003827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611935003827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611935008351 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611935013508 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1611935013508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611935014371 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "470 " "470 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611935019127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "core_hps_system_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"core_hps_system_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611935020094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611935022603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/output_files/Soc_system.map.smsg " "Generated suppressed messages file C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/output_files/Soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611935025724 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 48 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 48 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1611935320092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "24 0 1 0 0 " "Adding 24 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611935320270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611935320270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4629 " "Implemented 4629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611935322357 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611935322357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1611935322357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3855 " "Implemented 3855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611935322357 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611935322357 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1611935322357 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1611935322357 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1611935322357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611935322357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5164 " "Peak virtual memory: 5164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611935322539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 16:48:42 2021 " "Processing ended: Fri Jan 29 16:48:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611935322539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:40 " "Elapsed time: 00:07:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611935322539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:20 " "Total CPU time (on all processors): 00:07:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611935322539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611935322539 ""}
