$date
	Tue Aug 19 02:18:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! out $end
$var wire 1 " car $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$scope module ha $end
$var wire 1 " carry $end
$var wire 1 # input1 $end
$var wire 1 $ input2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1!
1#
#4
1$
0#
#6
0!
1"
1#
