

================================================================
== Vivado HLS Report for 'relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s'
================================================================
* Date:           Tue Oct 31 15:29:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.114|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     196|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|     196|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_1_fu_70_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_1_2_fu_92_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_1_3_fu_114_p2               |   icmp   |      0|  0|  18|          32|           1|
    |tmp_1_fu_48_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |res_0_V_write_assign_fu_58_p3   |  select  |      0|  0|  31|           1|          31|
    |res_1_V_write_assign_fu_80_p3   |  select  |      0|  0|  31|           1|          31|
    |res_2_V_write_assign_fu_102_p3  |  select  |      0|  0|  31|           1|          31|
    |res_3_V_write_assign_fu_124_p3  |  select  |      0|  0|  31|           1|          31|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 196|         132|         128|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> | return value |
|ap_return_0    | out |   32| ap_ctrl_hs | relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> | return value |
|ap_return_1    | out |   32| ap_ctrl_hs | relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> | return value |
|ap_return_2    | out |   32| ap_ctrl_hs | relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> | return value |
|ap_return_3    | out |   32| ap_ctrl_hs | relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> | return value |
|data_0_V_read  |  in |   32|   ap_none  |                               data_0_V_read                              |    scalar    |
|data_1_V_read  |  in |   32|   ap_none  |                               data_1_V_read                              |    scalar    |
|data_2_V_read  |  in |   32|   ap_none  |                               data_2_V_read                              |    scalar    |
|data_3_V_read  |  in |   32|   ap_none  |                               data_3_V_read                              |    scalar    |
+---------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

