[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of OPA657N/250 production of TEXAS INSTRUMENTS from the text:Frequency□(Hz)116\n106\n96\n86\n76\n66\n100k 1M 10M 50MTransimpedance□Gain□(dB)10MHz□Bandwidth\nOPA657\n(12pF)l\n-Vb200k Ω\nVO0.1pF\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nOPA657 1.6-GHz, Low-Noise, FET-Input Operational Amplifier\n1Features 3Description\nThe OPA657 device combines ahigh-gain bandwidth,\n1•High Gain Bandwidth Product: 1.6GHz\nlow-distortion, voltage-feedback operational amplifier•High Bandwidth 275MHz (G=10)with alow-voltage noise JFET-input stage tooffer a\n•Slew Rate 700V/µs(G=10,1-VStep) very high dynamic range amplifier forhigh-precision\nADC (analog-to-digital converter) driving orwideband •Available inHigh Grade With Improved DC\ntransimpedance applications. Photodiode applications Specifications\nsee improved noise and bandwidth using this•Operating Temperature Range: –40°Cto85°Cdecompensated, high-gain bandwidth amplifier.\n•Low-Input Offset Voltage: ±250µVVery lowlevel signals canbesignificantly amplified in•Low-Input Bias Current: 2pAasingle OPA657 gain stage with exceptional\n•Low-Input Voltage Noise: 4.8nV/√Hz bandwidth andaccuracy. Having ahigh 1.6-GHz gain\nbandwidth product gives greater than 10-MHz signal •High-Output Current: 70mA\nbandwidths uptogains of160 V/V(44dB). The very•Fast Overdrive Recoverylowinput bias current and capacitance supports this\nperformance even for relatively high source2Applicationsimpedances.\n•Wideband Photodiode AmplifierBroadband photodetector applications benefit from\n•Wafer Scanning Equipment thelow-voltage noise JFET inputs fortheOPA657.\nThe JFET input contributes virtually nocurrent noise •ADC Input Amplifier\nwhile forbroadband applications, alowvoltage noise•Test andMeasurement Front Endisalso required. The low 4.8nV/√Hzinput voltage•High Gain Precision Amplifiernoise provides exceptional input sensitivity forhigher\nbandwidth applications. The example shown below •Optical Time Domain Reflectometry (OTDR)\ngives atotal equivalent input noise current of1.8\npA/√Hzover a10-MHz bandwidth.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nSOT-23 (5) 2.90 mm×1.60 mm\nOPA657\nSOIC (8) 4.90 mm×3.91 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nFrequency Response of200-kΩTransimpedance\nWideband Photodiode Transimpedance Amplifier Amplifier\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nTable ofContents\n8.2 Feature Description ................................................. 13 1Features .................................................................. 1\n8.3 Device Functional Modes ........................................ 13 2Applications ........................................................... 1\n9Application andImplementation ........................ 14 3Description ............................................................. 1\n9.1 Application Information ............................................ 144Revision History ..................................................... 2\n9.2 Typical Application .................................................. 215Related Operational Amplifier Products .............. 3\n10Power Supply Recommendations ..................... 246PinConfiguration andFunctions ......................... 3\n11Layout ................................................................... 247Specifications ......................................................... 4\n11.1 Layout Guidelines ................................................. 247.1 Absolute Maximum Ratings ...................................... 4\n11.2 Layout Example .................................................... 267.2 ESD Ratings .............................................................. 4\n11.3 Thermal Considerations ........................................ 267.3 Recommended Operating Conditions ....................... 4\n12Device andDocumentation Support ................. 287.4 Thermal Information .................................................. 4\n12.1 Community Resources .......................................... 287.5 Electrical Characteristics: VS=±5V......................... 5\n12.2 Trademarks ........................................................... 287.6 Electrical Characteristics: VS-±5V,High-Grade DC\n12.3 Electrostatic Discharge Caution ............................ 28 Specifications ............................................................. 7\n12.4 Glossary ................................................................ 28 7.7 Typical Characteristics: VS=±5V............................ 8\n13Mechanical, Packaging, andOrderable 8Detailed Description ............................................ 13\nInformation ........................................................... 28 8.1 Overview ................................................................. 13\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(December 2008) toRevision F Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Deleted lead temperature parameter from Absolute Maximum Ratings table ....................................................................... 4\n•Added Power Supply, Minimum Operating Voltage specification to±5VElectrical Characteristics table ............................. 6\nChanges from Revision D(March 2006) toRevision E Page\n•Changed minimum storage temperature range from –40°Cto–65°C................................................................................... 4\n2 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\n1\n2\n35\n4+VS\nVIN–VOUT\n-VS\nVIN+\nA57\n15 4\nPin Orientation/Package Marking2 3\n1\n2\n3\n48\n7\n6\n5NC\n+VS\nVOUT\nNCNC\nVIN–\nVIN+\n-VS\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\n5Related Operational Amplifier Products\nSLEW RATE VOLTAGE NOISE\nDEVICE VS(V) BW(MHz) (V/μs) (nV/√Hz) AMPLIFIER DESCRIPTION\nOPA657 ±5 1600 700 4.8 Gain of+7stable FET Input\nOPA656 ±5 230 290 7 Unity-Gain Stable FET-Input\nOPA659 ±6 350 2550 8.9 Unity-Gain Stable FET-Input\nLMH6629 5 4000 1600 0.69 Gain of+10stable Bipolar Input\nTHS4631 ±15 210 1000 7 Unity-Gain Stable FET-Input\nProgrammable Gain (5kΩ/20kΩ)OPA857 5 4750 220 —Transimpedance Amplifier\n6PinConfiguration andFunctions\nDPackageDBV Package8-Pin SOIC Surface-Mount5-Pin SOT-23TopViewTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME SOIC SOT-23\n1\nNC 5 — — NoConnection\n8\nVIN– 2 4 I Inverting Input\nVIN+ 3 3 I Noninverting Input\n–VS 4 2 POW Negative Power Supply\nVOUT 6 1 O Output ofamplifier\n+VS 7 5 POW Positive Power Supply\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: OPA657\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage (Total Bipolar Supplies) ±6.5 V\nInternal power dissipation See Thermal Information\nDifferential input voltage –VS +VS V\nInput voltage –VS +VS V\nJunction temperature (TJ) 175 °C\nStorage temperature –65 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n7.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nCharged-device model (CDM), perJEDEC specification JESD22-V(ESD) Electrostatic discharge ±500 VC101(2)\nMachine Model (MM) ±200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVS Total supply voltage 8 10 12 V\nTA Ambient temperature –40 25 85 °C\n7.4 Thermal Information\nOPA657\nTHERMAL METRIC(1)D(SOIC) DBV (SOT-23) UNIT\n8PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 125 150 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 85.2 140.8 °C/W\nRθJB Junction-to-board thermal resistance 75.9 62.8 °C/W\nψJT Junction-to-top characterization parameter 26.2 24.4 °C/W\nψJB Junction-to-board characterization parameter 75.4 61.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — — °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\n7.5 Electrical Characteristics: VS=±5V\nAtRF=+453Ω,RL=+100Ω,andG=+10V/V, unless otherwise noted. See Figure 29forACperformance.\nTESTPARAMETER TEST CONDITIONS MIN TYP MAX UNITLEVEL(1)\nACPERFORMANCE (see Figure 29)\nG=+7V/V, VO=200mV PP TJ=25°C 350\nSmall-signal bandwidth G=+10V/V, VO=200mV PP TJ=25°C 275 MHz C\nG=+20V/V, VO=200mV PP TJ=25°C 90\nGain-bandwidth product G>+40V/V TJ=25°C 1600 dB C\nBandwidth for0.1dB Flatness G=+10V/V, 2VPP TJ=25°C 30 MHz C\nPeaking ataGain of+7 TJ=25°C 7 dB C\nLarge-Signal Bandwidth G=+10V/V, 2VPP TJ=25°C 180 MHz C\nSlew Rate G=+10V/V, 1-VStep TJ=25°C 700 V/μs C\nRise-and-Fall Time 0.2-V Step TJ=25°C 1 ns C\nSettling Time to0.02% G=+10V/V, VO=2-VStep TJ=25°C 20 ns C\nHarmonic Distortion G=+10V/V, f=5MHz, VO=2VPP C\nRL=200Ω TJ=25°C –70 dBc C\n2nd-Harmonic\nRL>500Ω TJ=25°C –74 dBc C\nRL=200Ω TJ=25°C –99 dBc C\n3rd-Harmonic\nRL>500Ω TJ=25°C –106 dBc C\nInput Voltage Noise f>100kHz TJ=25°C 4.8 nV/√Hz C\nInput Current Noise f>100kHz TJ=25°C 1.3 fA/√Hz C\nDCPERFORMANCE(2)\nTJ=25°C 65 70\nOpen-Loop Voltage Gain (AOL) VCM=0V,RL=100Ω TJ=0°Cto70°C(3)64 dB A\nTJ=–40°Cto85°C(3)63\nTJ=25°C ±0.25 ±1.8\nInput Offset Voltage VCM=0V TJ=0°Cto70°C(3)±2.2 mV A\nTJ=–40°Cto85°C(3)±2.6\nTJ=25°C ±12 ±2\nAverage Offset Voltage Drift VCM=0V TJ=0°Cto70°C(3)±12 μV/°C A\nTJ=–40°Cto85°C(3)±12\nTJ=25°C ±2 ±20\nInput Bias Current VCM=0V TJ=0°Cto70°C(3)±1800 pA A\nTJ=–40°Cto85°C(3)±5000\nTJ=25°C ±1 ±10\nInput Offset Current VCM=0V TJ=0°Cto70°C(3)±900 pA A\nTJ=–40°Cto85°C(3)±2500\nINPUT\nTJ=25°C 2 2.5\nMost Positive Input Voltage(4)TJ=0°Cto70°C(3)1.9 V A\nTJ=–40°Cto85°C(3)1.8\nTJ=25°C –3.5 –4\nMost Negative Input Voltage(4)TJ=0°Cto70°C(3)–3.4 V A\nTJ=–40°Cto85°C(3)–3.3\nTJ=25°C 83 89\nCommon-Mode Rejection Ratio (CMRR) VCM=±0.5V TJ=0°Cto70°C(3)81 dB A\nTJ=–40°Cto85°C(3)79\nInput Impendance\n(1) Test Levels: (A)100% tested at+25°C.Over-temperature limits bycharacterization andsimulation. (B)Limits setbycharacterization\nandsimulation. (C)Typical value only forinformation.\n(2) Current isconsidered positive out-of-node. VCMistheinput common-mode voltage.\n(3) Junction temperature =ambient atlowtemperature limit: junction temperature =ambient +20°Cathigh temperature limit forover\ntemperature specifications.\n(4) Tested <3dB below minimum specified CMRR at±CMIR limits.\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: OPA657\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nElectrical Characteristics: VS=±5V(continued)\nAtRF=+453Ω,RL=+100Ω,andG=+10V/V, unless otherwise noted. See Figure 29forACperformance.\nTESTPARAMETER TEST CONDITIONS MIN TYP MAX UNITLEVEL(1)\nDifferential TJ=25°C Ω||pF C 1012||0.7\nCommon-Mode TJ=25°C Ω||pF C 1012||4.5\nOUTPUT\nTJ=25°C ±3.9\nNoload V A\nTJ=0°Cto70°C(3)±3.7\nVoltage Output Swing TJ=25°C ±3.3 ±3.5\nRL=100Ω TJ=0°Cto70°C(3)±3.2 V B\nTJ=–40°Cto85°C(3)±3.1\nTJ=25°C 50 70\nCurrent Output, Sourcing TJ=0°Cto70°C(3)48 mA A\nTJ=–40°Cto85°C(3)46\nTJ=25°C –50 –70\nCurrent Output, Sinking TJ=0°Cto70°C(3)–48 mA A\nTJ=–40°Cto85°C(3)–46\nClosed-Loop Output Impedance G=+10V/V, f=0.1MHz TJ=25°C 0.02 Ω A\nPOWER SUPPLY\nSpecified Operating Voltage TJ=25°C ±5 V A\nMinimum Operating Voltage TJ=25°C ±4 V C\nTJ=25°C ±6\nMaximum Operating Voltage Range TJ=0°Cto70°C(3)±6 V A\nTJ=–40°Cto85°C(3)±6\nTJ=25°C 14 16\nMaximum Quiescent Current TJ=0°Cto70°C(3)16.2 mA A\nTJ=–40°Cto85°C(3)16.3\nTJ=25°C 11.7 14\nMinimum Quiescent Current TJ=0°Cto70°C(3)11.4 mA A\nTJ=–40°Cto85°C(3)11.1\nTJ=25°C 76 80\nPower-Supply Rejection Ratio (+PSRR) +VS =4.5Vto5.5V TJ=0°Cto70°C(3)74 dB A\nTJ=–40°Cto85°C(3)72\nTJ=25°C 62 68\nPower-Supply Rejection Ratio (–PSRR) –VS=4.5Vto5.5V TJ=0°Cto70°C(3)60 dB A\nTJ=–40°Cto85°C(3)58\nTEMPERATURE RANGE\nSpecified Operating Range: U,NTJ=25°C –40to+85 °CPackage\nThermal Resistance, RθJA Junction-to-Ambient\nU:SO-8 TJ=25°C 125 °C/W\nN:SOT23-5 TJ=25°C 150 °C/W\n6 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\n7.6 Electrical Characteristics: VS-±5V,High-Grade DCSpecifications\nAtRF=453Ω,RL=100Ω,andG=+10V/V, unless otherwise noted.(1)\nTEST\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT LEVEL(\n2)\nTJ=25°C ±0.1 ±0.6(3)\nInput Offset Voltage VCM=0V TJ=0°Cto70°C(4)±0.85 mV A\nTJ=–40°Cto85°C(4)±0.9\nTJ=25°C ±2 ±6(3)\nInput Offset Voltage Drift VCM=0V TJ=0°Cto70°C(4)±6μV/°C A\nTJ=–40°Cto85°C(4)±6\nTJ=25°C ±1 ±5(3)\nInput Bias Current VCM=0V TJ=0°Cto70°C(4)±450 pA A\nTJ=–40°Cto85°C(4)±1250\nTJ=25°C ±0.5 ±5(3)\nInput Offset Current VCM=0V TJ=0°Cto70°C(4)±450 pA A\nTJ=–40°Cto85°C(4)±1250\nTJ=25°C 91(3)98\nCommon-Mode RejectionVCM=±0.5V TJ=0°Cto70°C(4)89 dB ARatio (CMRR)\nTJ=–40°Cto85°C(4)87\nTJ=25°C 78(3)82\nPower-Supply Rejection+VS=4.5Vto5.5V TJ=0°Cto70°C(4)76 dB ARatio (+PSRR)\nTJ=–40°Cto85°C(4)74\nTJ=25°C 68(3)74\nPower-Supply Rejection–VS=–4.5Vto–5.5V TJ=0°Cto70°C(4)66 dB ARatio (–PSRR)\nTJ=–40°Cto85°C(4)64\n(1) Allother specifications arethesame asthestandard-grade.\n(2) Test Levels: (A)100% tested at+25°C.Over temperature limits bycharacterization andsimulation.\n(3) Junction temperature =ambient for+25°Cspecifications.\n(4) Junction temperature =ambient atlowtemperature limit: junction temperature =ambient +20°Cathigh temperature limit forover\ntemperature specifications.\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: OPA657\nTime□(10ns/div)Small-Signal□Output□Voltage□(200mV/div)Large-Signal□Output□Voltage□(400mV/div) 0.8\n0.6\n0.4\n0.2\n0\n/c450.2\n/c450.4\n/c450.6\n/c450.81.6\n1.2\n0.8\n0.4\n0\n/c450.4\n/c450.8\n/c451.2\n/c451.6Large-Signal□Right□Scale\nSmall-Signal□Left□Scale\nSee□Figure□28G□=□+10\nTime□(10ns/div)Small-Signal□Output□Voltage□(200mV/div)Large-Signal□Output□Voltage□(400mV/div) 0.8\n0.6\n0.4\n0.2\n0\n/c450.2\n/c450.4\n/c450.6\n/c450.81.6\n1.2\n0.8\n0.4\n0\n/c450.4\n/c450.8\n/c451.2\n/c451.6Large-Signal□Right□Scale\nSmall-Signal□Left□Scale\nSee□Figure□29G□= 20 /c45\n10 0.5 1 500 100\nFrequency□(MHz)Gain□(dB)26\n23\n20\n17\n14\n11\n8\n5\n2\n/c451\n/c454See□Figure□28G□=□+10\nV =□5VO PPV =□2VO PPV =□1VO PPV =□0.2VO PP\n10 0.5 1 500 100\nFrequency□(MHz)Gain□(dB)32\n29\n26\n23\n20\n17\n14\n11\n8\n5\n2See□Figure□29G□= 20 /c45\nR =□1k /c87F\nV =□5VO PPV =□1VO PP\nV =□1VO PPV =□0.2VO PP\n10 0.5 1 500 100\nFrequency□(MHz)Normalized□Gain□(dB)9\n6\n3\n0\n/c453\n/c456\n/c459\n/c4512\n/c4515\n/c4518\n/c4521See□Figure□28G□=□+20\nG□=□+50G□=□+10V =□0.2VO PP\nG□=□+7\n10 0.5 1 500 100\nFrequency□(MHz)Normalized□Gain□(dB)9\n6\n3\n0\n/c453\n/c456\n/c459\n/c4512\n/c4515\n/c4518\n/c4521See□Figure□29V =□0.2VO PP\nR =□50G /c87 G□= 12 /c45\nG□= 20 /c45\nG□= 50 /c45\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\n7.7 Typical Characteristics: VS=±5V\nAtTA=25°C,G=10V/V, RF=453Ω,andRL=100Ω,unless otherwise noted.\nFigure 1.Noninverting Small-Signal Frequency Response Figure 2.Inverting Small-Signal Frequency Response\nFigure 3.Noninverting Large-Signal Frequency Response Figure 4.Inverting Large-Signal Frequency Response\nFigure 5.Noninverting Pulse Response Figure 6.Inverting Pulse Response\n8 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\n5 10 50\nGain□(V/V)Harmonic□Distortion□(dBc)/c4540\n/c4550\n/c4560\n/c4570\n/c4580\n/c4590\n/c45100\n/c45110V =□2VO PP\nf□=□5MHz\nR =□200 /c87L\n2nd□Harmonic\n3rd□Harmonic\nSee□Figure□28,□R AdjustedG\n10 50\nGain□(V/V)Harmonic□Distortion□(dBc)/c4540\n/c4550\n/c4560\n/c4570\n/c4580\n/c4590\n/c45100\n/c45110V =□2VO PP\nR =□50 /c87G\nf□=□5MHz\nR =□200 /c87L\nSee□Figure□29,□R AdjustedF2nd□Harmonic\n3rd□Harmonic\n0.5 1 5\nOutput□Voltage□Swing□(V )PPHarmonic□Distortion□(dBc)/c4570\n/c4575\n/c4580\n/c4585\n/c4590\n/c4595\n/c45100\n/c45105\n/c45110f□=□1MHz\nR =□200 /c87L\nSee□Figure□282nd□Harmonic\n3rd□Harmonic\n0.2 1 20 10\nFrequency□(MHz)Harmonic□Distortion□(dBc)/c4550\n/c4560\n/c4570\n/c4580\n/c4590\n/c45100\n/c451103rd□Harmonic2nd□HarmonicV =□2VO PP\nR =□200 /c87L\nSee□Figure□28\n0.5 1 5\nOutput□Voltage□Swing□(V )PPHarmonic□Distortion□(dBc)/c4560\n/c4565\n/c4570\n/c4575\n/c4580\n/c4585\n/c4590\n/c4595\n/c45100\n/c45105f□=□5MHz\nR =□200 /c87L 2nd□Harmonic\n3rd□Harmonic See□Figure□28\n100 1k\nResistance□( ) /c87Harmonic□Distortion□(dBc)/c4560\n/c4565\n/c4570\n/c4575\n/c4580\n/c4585\n/c4590\n/c4595\n/c45100\n/c45105\n/c45110V =□2VO PP\nf□=□5MHz\nSee□Figure□282nd□Harmonic\n3rd□Harmonic\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nTypical Characteristics: VS=±5V(continued)\nAtTA=25°C,G=10V/V, RF=453Ω,andRL=100Ω,unless otherwise noted.\nFigure 7.Harmonic Distortion vsLoad Resistance Figure 8.Harmonic Distortion vsOutput Voltage (5MHz)\nFigure 9.Harmonic Distortion vsFrequency Figure 10.Harmonic Distortion vsOutput Voltage (1MHz)\nFigure 11.Harmonic Distortion vsNoninverting Gain Figure 12.Harmonic Distortion vsInverting Gain\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: OPA657\n10 100 1k\nCapacitive□Load□(pF)R (S/c87)100\n10\n1For□Maximally-Flat□Frequency□Response\n1 10 100 500\nFrequency□(MHz)Normalized□Gain□to□Capacitive□Load□(dB)23\n20\n17\n14\n11\n8\n5\n2RS\n50/c87\n1k/c87VI\nVO\nCL\n50/c87453/c87OPA657C =□22pFL\nC =□100pFLC =□10pFL\n1k 100k 1M 10M 10k 100M\nFrequency□(Hz)CMRR,□PSRR□(dB)110\n100\n90\n80\n70\n60\n50\n40\n30\n20CMRR\n+PSRR\n/c45PSRR\n–270–225–180–135–90–45045\n–40–20020406080100\nOpen Loop Gain - Phase ( )°\nOpen Loop Gain - Magnitude (dB)\nFrequency (Hz)Aol Magnitude\nAol Phase\nD00120log10(AOL)\n/c208AOL\n100 1k 10k 100k 1M 10M 100M 1G\n/c4510 /c458 /c456 /c454 /c452 4 2 0 6 8\nSingle- ower□(dBm) Tone□Load□P3rd-Order□Spurious□Level□(dBc)/c4550\n/c4560\n/c4570\n/c4580\n/c4590\n/c451005MHz15MHz20MHz\n10MHz50/c87\n50/c87\n50/c87PI\nPO\n50/c87453/c87OPA657\n10 100 1k 10k 100k 1M 10M\nFrequency□(Hz)e (nV/n/c214),□i (fA/n/c214)\nHz Hz100\n10\n1Input□Voltage□Noise□4.8nV/ /c214Hz\nInput□Current□Noise□1.3fA/ /c214Hz\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics: VS=±5V(continued)\nAtTA=25°C,G=10V/V, RF=453Ω,andRL=100Ω,unless otherwise noted.\nFigure 13.Input Current And Voltage Noise Density Figure 14.2-Tone, 3rd-Order IMDSpurious\nFigure 16.Open-Loop Gain andPhase Figure 15.Common-Mode Rejection Ratio andPower-\nSupply Rejection Ratio vsFrequency\nFigure 17.Recommended RSvsCapacitive Load Figure 18.Frequency Response vsCapacitive Load\n10 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nTime□(20ns/div)5\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c455See□Figure□29Output□Voltage□(V)Input□Voltage□(V)0.25\n0.2\n0.15\n0.1\n0.05\n0\n/c450.05\n/c450.1\n/c450.15\n/c450.2\n/c450.25G□= 20 /c45\nOutput□Voltage\nLeft□ScaleInput□Voltage\nRight□Scale\nTime□(20ns/div)Output□Voltage□(V)Input□Voltage□(V)5\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c4550.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5G□=□+10\nSee□Figure□28Output□Voltage\nLeft□ScaleInput□Voltage\nRight□Scale\n/c4550 /c4525 0 25 50 75 100 125\nAmbient□T emperature□( C) /c176Input□Bias□Current□(pA)1000\n900\n800\n700\n600\n500\n400\n300\n200\n100\n0\n/c4550 /c4525 0 25 50 75 100 125\nAmbient□T emperature□( /c176C)Output□Current□(25mA/div)Supply□Current□(3mA/div)150\n125\n100\n75\n50\n25\n018\n15\n12\n9\n6\n3\n0Supply□Current Right□Scale\nLeft□ScaleSourcing□Current\nSinking□CurrentLeft□Scale\n/c4550 /c4525 0 25 50 75 100 125\nAmbient□T emperature□( C) /c176Input□Offset□Voltage□(mV)1\n0.5\n0\n/c450.5\n/c451\n/c453 /c452 /c451 0 1 2 3\nCommon-Mode□Input□Voltage□(V)Input□Bias□Current□(pA)2\n1.5\n1\n0.5\n0\n/c450.5\n/c451\n/c451.5\n/c452\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nTypical Characteristics: VS=±5V(continued)\nAtTA=25°C,G=10V/V, RF=453Ω,andRL=100Ω,unless otherwise noted.\nFigure 19.Typical Input Offset Voltage Over Temperature Figure 20.Typical Input Bias Current vsCommon-Mode\nInput Voltage\nFigure 21.Typical Input Bias Current Over Temperature Figure 22.Supply And Output Current vsTemperature\nFigure 23.Noninverting Input Overdrive Recovery Figure 24.Inverting Input Overdrive Recovery\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: OPA657\n/c455 /c454 /c453 /c452 /c451 5 4 3 2 1 0\nCommon-Mode□Input□Voltage□(V)CMRR□(dB)110\n90\n70\n50\n/c45100 /c4580 /c4560 /c4540 /c4520 0 20 40 60 80 100\nI (mA)OV (V)O5\n4\n3\n2\n1\n0\n/c451\n/c452\n/c453\n/c454\n/c4551W□Internal□Power\nR =□100 /c87L\nR =□50 /c87L\nR =□25 /c87L\n1W□Internal□Power\n0.1 1 10 100\nFrequency (MHz)Output Impedance (W)10\n1\n0.1\n0.01ZO\n50Ω453ΩOPA657\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics: VS=±5V(continued)\nAtTA=25°C,G=10V/V, RF=453Ω,andRL=100Ω,unless otherwise noted.\nFigure 26.Closed-Loop Output Impedance vsFrequency Figure 25.Output Voltage andCurrent Limitations\nFigure 27.Common-Mode Rejection Ratio vsCommon-Mode Input Voltage\n12 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nExternal\nPin+VCC\n/c45VCCInternal\nCircuitry\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\n8Detailed Description\n8.1 Overview\nThe OPA657 ishigh gain-bandwidth, voltage feedback operational amplifier featuring alownoise JFET input\nstage. The OPA657 has been decompensated toallow foroptimized Bandwidth toQuiescent current\nperformance and better optimize itsvoltage noise performance. The OPA657 finds wide useinoptical front-end\napplications andintestandmeasurement systems thatrequire high input impedance. Itisbuilt using avery high\nspeed complementary bipolar process.\n8.2 Feature Description\n8.2.1 Input andESD Protection\nThe internal junction breakdown voltages are relatively low forthese very small geometry devices. These\nbreakdowns arereflected intheAbsolute Maximum Ratings table. Alldevice pins areprotected with internal ESD\nprotection diodes tothepower supplies, asshown inFigure 28.\nThese diodes provide moderate protection toinput overdrive voltages above thesupplies aswell. The protection\ndiodes can typically support 30-mA continuous current. Where higher currents arepossible (that is,insystems\nwith ±12-V supply parts driving intotheOPA657), current limiting series resistors should beadded intothetwo\ninputs. Keep these resistor values aslowaspossible because high values degrade both noise performance and\nfrequency response.\nFigure 28.Internal ESD Protection\n8.3 Device Functional Modes\n8.3.1 Split-Supply Operation (±4-Vto±6-V)\nTofacilitate testing with common labequipment, theOPA657 may beconfigured toallow forsplit-supply\noperation. This configuration eases labtesting because themid-point between thepower rails isground, and\nmost signal generators, network analyzers, oscilloscopes, spectrum analyzers andother labequipment reference\ntheir inputs and outputs toground. Figure 29and Figure 30show the OPA657 configured inasimple\nnoninverting and inverting configuration respectively with ±5-V supplies. The input and output will swing\nsymmetrically around ground. Due toitsease ofuse, split-supply operation ispreferred insystems where signals\nswing around ground, butitrequires generation oftwosupply rails.\n8.3.2 Single-Supply Operation (8-V to12-V)\nMany newer systems use single power supply toimprove efficiency and reduce thecost oftheextra power\nsupply. The OPA657 isdesigned foruse with split-supply configuration; however, itcan beused with asingle-\nsupply with nochange inperformance, aslong astheinput and output arebiased within thelinear operation of\nthedevice. Tochange thecircuit from split supply tosingle supply, level shift allthevoltages by1/2the\ndifference between thepower supply rails. Anadditional advantage ofconfiguring anamplifier forsingle-supply\noperation isthattheeffects of-PSRR willbeminimized because thelowsupply railhasbeen grounded.\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: OPA657\nOPA657+5V\n/c455V/c45VS+VS\n50/c87 VOVI50/c87\n+0.1 F/c109+6.8 F/c109\n6.8 F/c109RG\n50/c87RF\n453/c8750 Source/c87\n50 Load/c870.1 F/c109\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\n9.1.1 Wideband, Noninverting Operation\nThe OPA657 provides aunique combination oflow-input voltage noise, very high-gain bandwidth, and theDC\nprecision ofatrimmed JFET-input stage togive anexceptional high input impedance, high-gain stage amplifier.\nItsvery high gain bandwidth product (GBP) canbeused toeither deliver high-signal bandwidths athigh gains, or\ntoextend theachievable bandwidth orgain inphotodiode-transimpedance applications. Toachieve thefull\nperformance oftheOPA657, careful attention toprinted circuit board (PCB) layout and component selection is\nrequired asdiscussed inthefollowing sections ofthisdata sheet.\nFigure 29shows the noninverting gain of+10-V/V circuit used asthe basis formost ofthe Typical\nCharacteristics: VS=±5V.Most ofthecurves are characterized using signal sources with 50-Ωdriving\nimpedance, and with measurement equipment presenting a50-Ωload impedance. InFigure 29,the50-Ωshunt\nresistor attheVIterminal matches thesource impedance ofthetestgenerator, while the50-Ωseries resistor at\ntheVOterminal provides amatching resistor forthemeasurement equipment load. Generally, data sheet voltage\nswing specifications areattheoutput pin(VOinFigure 29)while output power specifications areatthematched\n50-Ωload. The total 100-Ωload attheoutput combined with the500-Ωtotal feedback network load presents the\nOPA657 with aneffective output load of83Ωforthecircuit ofFigure 29.\nFigure 29.Noninverting G=+10V/VSpecifications andTest Circuit\nVoltage-feedback operational amplifiers, unlike current-feedback amplifiers, can use awide range ofresistor\nvalues tosetthegain. Toretain acontrolled frequency response forthenoninverting voltage amplifier of\nFigure 29,the parallel combination ofRF||RGshould always beless than 150Ω.Inthe noninverting\nconfiguration, theparallel combination ofRF||RGforms apole with theparasitic input capacitance atthe\ninverting node oftheOPA657 (including layout parasitics). For best performance, this pole should beata\nfrequency greater than theclosed-loop bandwidth fortheOPA657. For lower noninverting gains than the\nminimum recommended gain of+7fortheOPA657, consider theunity-gain stable JFET input OPA656 orhigh\nslew rate, lowgain stable OPA659.\n14 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nOPA657+5V\n/c455V+VS\n/c45VS50/c87 VO\nVI+6.8 F/c109 0.1 F/c109\n+6.8 F/c109 0.1 F/c109RF\n1k/c87RG\n50/c8750 Source/c8750 Load/c87\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nApplication Information (continued)\n9.1.2 Wideband, Inverting Gain Operation\nThere canbesignificant benefits tooperating theOPA657 asaninverting amplifier. This isparticularly true when\namatched input impedance isrequired. Figure 30shows theinverting gain circuit used asastarting point forthe\nTypical Characteristics showing inverting-mode performance.\nDriving thiscircuit from a50-Ωsource, and constraining thegain resistor (RG)toequal 50Ωgives both asignal\nbandwidth and noise advantage. RGinthiscase isacting asboth theinput termination resistor and thegain\nsetting resistor forthecircuit. Although thesignal gain forthecircuit ofFigure 30isdouble thatforFigure 29,the\nnoise gains areequal when the50-Ωsource resistor isincluded. This hastheinteresting effect ofdoubling the\nequivalent GBP fortheamplifier. This canbeseen incomparing theG=+10 V/Vand G=–20V/Vsmall-signal\nfrequency response curves. Both show about 250-MHz bandwidth, buttheinverting configuration ofFigure 30is\ngiving 6-dB higher signal gain. Ifthesignal source isactually thelow-impedance output ofanother amplifier, RG\nshould beincreased totheminimum value allowed attheoutput ofthat amplifier and RFadjusted togetthe\ndesired gain. Itiscritical forstable operation oftheOPA657 that thisdriving amplifier show avery lowoutput\nimpedance through frequencies exceeding theexpected closed-loop bandwidth fortheOPA657.\nFigure 30.Inverting G=–20V/VSpecifications andTest Circuit\nFigure 30also shows thenoninverting input tied directly toground. Often, abias current canceling resistor to\nground isincluded here tonullouttheDCerrors caused bytheinput bias currents. This isonly useful when the\ninput bias currents arematched. ForaJFET part liketheOPA657, theinput bias currents donotmatch butare\nsolowtobegin with (<5pA)thatDCerrors asaresult ofinput bias currents arenegligible. Hence, noresistor is\nrecommended atthenoninverting input fortheinverting signal gain condition.\n9.1.3 Low-Gain Compensation\nWhere alowgain isdesired, andinverting operation isacceptable, anew external compensation technique may\nbeused toretain thefullslew rate and noise benefits oftheOPA657 while maintaining theincreased loop gain\nandtheassociated improvement indistortion offered bythedecompensated architecture. This technique shapes\ntheloop gain forgood stability while giving aneasily-controlled second-order low-pass frequency response.\nConsidering only thenoise gain forthecircuit ofFigure 31,thelow-frequency noise gain, (NG 1)issetbythe\nresistor ratios while thehigh frequency noise gain (NG 2)issetbythecapacitor ratios. The capacitor values set\nboth thetransition frequencies and thehigh-frequency noise gain. Ifthisnoise gain, determined byNG 2=1+\nCS/CF,issettoavalue greater than therecommended minimum stable gain fortheoperational amplifier andthe\nnoise gain pole, setby1/R FCF,isplaced correctly, avery well controlled second-order low-pass frequency\nresponse results.\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: OPA657\nZ GBPO (=□130MHz) f /c64/c453dB\nC =□(NG 1)C /c45S 2 F (=□27.2pF)\nC =F1\n2 R Z NG/c112 /c180F O 2(=□2.86pF)\nZ =O 1 2/c45GBP\nNG12NG1\nNG21/c45NG1\nNG2/c45\nRF\n500/c87\nCS\n27pFOPA657+5V\n/c455VV = 2 /c45 /c180 VO I\nVI\nCF\n2.9pFRG\n250/c87\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nApplication Information (continued)\nFigure 31.Broadband Low-Gain Inverting External Compensation\nTochoose thevalues forboth CSand CF,twoparameters and only three equations must besolved. The first\nparameter isthetarget high-frequency noise gain NG 2,which should begreater than theminimum stable gain for\ntheOPA657. Here, atarget NG 2of10.5 V/Visused. The second parameter isthedesired low-frequency signal\ngain, which also sets thelow-frequency noise gain NG 1.Tosimplify this discussion, target amaximally-flat\nsecond-order low-pass Butterworth frequency response (Q=0.707). The signal gain of–2V/V shown in\nFigure 31sets thelow-frequency noise gain toNG 1=1+RF/RG(=3inthisexample). Then, using only these two\ngains andtheGBP fortheOPA657 (1600 MHz), thekeyfrequency inthecompensation canbedetermined as:\n(1)\nPhysically, thisZO(10.6 MHz forthevalues shown above) issetby1/(2π×RF(CF+CS))andisthefrequency at\nwhich therising portion ofthenoise gain would intersect unity gain ifprojected back to0-dB gain. The actual\nzero inthenoise gain occurs atNG 1×ZOand thepole inthenoise gain occurs atNG 2×ZO.Because GBP is\nexpressed inHz,multiply ZOby2πandusethistogetCFbysolving:\n(2)\nFinally, because CSandCFsetthehigh-frequency noise gain, determine CSbyusing [NG 2=10.5]:\n(3)\nThe resulting closed-loop bandwidth isapproximately equal to:\n(4)\nForthevalues shown inFigure 31,thef–3dBisapproximately 130MHz. This isless than thatpredicted bysimply\ndividing theGBP product byNG 1.The compensation network controls thebandwidth toalower value while\nproviding thefullslew rate attheoutput andanexceptional distortion performance duetoincreased loop gain at\nfrequencies below NG 1×ZO.The capacitor values shown inFigure 31arecalculated forNG 1=3and NG 2=\n10.5 with noadjustment forparasitics.\nFigure 32shows thegain of–2V/V (6dB) measured frequency response forthecircuit ofFigure 31.The\namplifier displays exceptional gain flatness through 70MHz anda–3-dB bandwidth of170MHz.\n16 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\n4kT\nRGRGRFRSOPA657\nIBIEO\nIBN\n4kT□=□1.6E 20J /c45\nat□290 K /c176ERSENI\n/c2144kTRS\n/c2144kTRF***\n12\n9\n6\n3\n0\n/c453\n/c456\n/c459\n/c4512\n/c4515\n/c4518\nFrequency□(MHz)Gain□(3dB/div)\n1 10 100 500170MHz\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nApplication Information (continued)\nFigure 32.G=–2Frequency Response With External Compensation\nThe real benefit tothiscompensation istoallow ahigh slew rate, exceptional DCprecision operational amplifier\ntoprovide alowovershoot, fast settling pulse response. Fora1-Voutput step, the700-V/μsslew rate ofthe\nOPA657 allows arisetime limited edge rate (2ns fora170-MHz bandwidth). While unity-gain stable operational\namplifiers may offer comparable bandwidths, thelower slew rates extend thesettling time forlarger steps. For\ninstance, theOPA656 can also provide a150-MHz gain of–2-V/V bandwidth implying a2.3-ns transition time.\nHowever, thelower slew rate ofthisunity-gain stable amplifier (290 V/μs)limits a1-Vstep transition to3.5ns\nand delays thesettling time astheslewing transition isrecovered. The combination ofhigher slew rate and\nexceptional DCprecision fortheOPA657 can yield one ofthefastest, most precise, pulse amplifiers using the\ncircuit ofFigure 31.\nAnadded benefit tothecompensation ofFigure 31istoincrease theloop gain above that achievable at\ncomparable gains byinternally-compensated amplifiers. The circuit ofFigure 31has lower harmonic distortion\nthrough 10MHz than theOPA656 operated atagain of–2V/V.\n9.1.4 Operating Suggestions\n9.1.4.1 Setting Resistor Values toMinimize Noise\nThe OPA657 provides avery lowinput noise voltage while requiring alow14mAofquiescent current. Totake\nfulladvantage ofthis low input noise, careful attention totheother possible noise contributors isrequired.\nFigure 33shows theoperational amplifier noise analysis model with allthenoise terms included. Inthismodel,\nallthenoise terms aretaken tobenoise voltage orcurrent density terms ineither nV/√HzorpA/√Hz.\nFigure 33.Operational Amplifier Noise Analysis Model\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: OPA657\nE +□(I R ) +□4kTRNI BN S S +2 2E =N +I RBI F\nNG24kTRF\nNG\nE +□(I R ) +□4kTRNI BN S S2 2E =O NG +□(I R ) +□4kTR NGBI F F2 2\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nApplication Information (continued)\nThe total output spot noise voltage canbecomputed asthesquare root ofthesquared contributing terms tothe\noutput noise voltage. This computation isadding allthecontributing noise powers attheoutput bysuperposition,\nthen taking thesquare root togetback toaspot noise voltage. Equation 5shows thegeneral form forthisoutput\nnoise voltage using theterms shown inFigure 28:\n(5)\nDividing thisexpression bythenoise gain (GN=1+RF/RG)gives theequivalent input referred spot noise voltage\natthenoninverting input, asshown inEquation 6:\n(6)\nPutting high resistor values into Equation 6can quickly dominate thetotal equivalent input referred noise. A\nsource impedance onthenoninverting input of1.6kΩadds aJohnson voltage noise term equal tojustthat for\ntheamplifier itself (5nV/√Hz). While theJFET input oftheOPA657 isideal forhigh source impedance\napplications, both theoverall bandwidth and noise may belimited bythese higher source impedances inthe\nnoninverting configuration ofFigure 29.\n9.1.4.2 Frequency Response Control\nVoltage-feedback operational amplifiers exhibit decreasing closed-loop bandwidth asthesignal gain isincreased.\nIntheory, this relationship isdescribed bythe gain bandwidth product (GBP) shown inthe Electrical\nCharacteristics: VS=±5V.Ideally, dividing GBP bythenoninverting signal gain (also called thenoise gain, or\nNG) predicts theclosed-loop bandwidth. Inpractice, thisonly holds true when thephase margin approaches 90°,\nasitdoes inhigh-gain configurations. Atlowgains (increased feedback factors), most high-speed amplifiers\nexhibit amore complex response with lower phase margin. The OPA657 iscompensated togive amaximally-\nflat, second-order, Butterworth, closed-loop response atanoninverting gain of+10 V/V (see Figure 29).This\nresults inatypical gain of+10-V/V bandwidth of275MHz, farexceeding thatpredicted bydividing the1600-MHz\nGBP by10.Increasing thegain causes thephase margin toapproach 90°and thebandwidth tomore closely\napproach thepredicted value of(GBP/NG). Atagain of+50 V/V theOPA657 shows the32-MHz bandwidth\npredicted using thesimple formula andthetypical GBP of1600 MHz. Inverting operation offers some interesting\nopportunities toincrease theavailable gain-bandwidth product. When thesource impedance ismatched bythe\ngain resistor (see Figure 30),thesignal gain is–(RF/RG)while thenoise gain forbandwidth purposes is(1+\nRF/RG).This cuts thenoise gain inhalf, increasing theminimum stable gain forinverting operation under these\nconditions to–12V/Vandtheequivalent gain bandwidth product to3.2GHz.\n9.1.4.3 Driving Capacitive Loads\nOne ofthemost demanding and yetvery common load conditions foranoperational amplifier iscapacitive\nloading. Often, thecapacitive load istheinput ofanADC —including additional external capacitance which may\nberecommended toimprove A/Dlinearity. Ahigh-speed, high open-loop gain amplifier such astheOPA657 can\nbevery susceptible todecreased stability and closed-loop response peaking when acapacitive load isplaced\ndirectly ontheoutput pin. When theamplifier open-loop output resistance isconsidered, this capacitive load\nintroduces anadditional pole inthesignal path thatcandecrease thephase margin. Several external solutions to\nthis problem have been suggested. When theprimary considerations arefrequency response flatness, pulse\nresponse fidelity, and/or distortion, thesimplest and most effective solution istoisolate thecapacitive load from\nthefeedback loop byinserting aseries isolation resistor between theamplifier output and thecapacitive load.\nThis does noteliminate thepole from theloop response, butrather shifts itand adds azero atahigher\nfrequency. The additional zero acts tocancel thephase lagfrom thecapacitive load pole, thus increasing the\nphase margin andimproving stability.\n18 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nApplication Information (continued)\nThe Typical Characteristics illustrate theRecommended RSvsCapacitive Load (Figure 17)and theresulting\nfrequency response attheload. Inthiscase, adesign target ofamaximally-flat frequency response isused.\nLower values ofRSmay beused ifsome peaking canbetolerated. Also, operating athigher gains (than the+10\nV/Vused intheTypical Characteristics) require lower values ofRSforaminimally-peaked frequency response.\nParasitic capacitive loads greater than 2pFcan begin todegrade theperformance oftheOPA657. Long PC\nboard traces, unmatched cables, and connections tomultiple devices can easily cause this value tobe\nexceeded. Always consider thiseffect carefully, andaddtherecommended series resistor asclose aspossible to\ntheOPA657 output pin(see theLayout Guidelines section).\n9.1.4.4 Distortion Performance\nThe OPA657 iscapable ofdelivering alow-distortion signal athigh frequencies over awide range ofgains. The\ndistortion plots intheTypical Characteristics: VS=±5Vshow thetypical distortion under awide variety of\nconditions.\nGenerally, until thefundamental signal reaches very high frequencies orpowers, thesecond-harmonic dominates\nthedistortion with anegligible third-harmonic component. Focusing then onthesecond-harmonic, increasing the\nload impedance improves distortion directly. Remember thatthetotal load includes thefeedback network —inthe\nnoninverting configuration this issum ofRF+RG,while intheinverting configuration this isjust RF(see\nFigure 29).Increasing output voltage swing increases harmonic distortion directly. A6-dB increase inoutput\nswing generally increases thesecond-harmonic 12dBand thethird-harmonic 18dB.Increasing thesignal gain\nalso increases thesecond-harmonic distortion. Again, a6-dB increase ingain increases thesecond- and third-\nharmonic byapproximately 6dB,even with aconstant output power and frequency. And finally, thedistortion\nincreases asthefundamental frequency increases duetotheroll-off intheloop gain with frequency. Conversely,\nthedistortion improves going tolower frequencies down tothedominant open-loop pole atapproximately 100\nkHz. Starting from the–70-dBc second-harmonic fora5-MHz, 2VPPfundamental intoa200-Ωload atG=+10\nV/V(from theTypical Characteristics: VS=±5V),thesecond-harmonic distortion forfrequencies lower than 100\nkHz isapproximately less than –90dBc.\nThe OPA657 has anextremely lowthird-order harmonic distortion. This also shows upinthetwo-tone, third-\norder, intermodulation spurious (IM3) response curves. The third-order spurious levels areextremely low(<–80\ndBc) atlowoutput power levels. The output stage continues tohold them loweven asthefundamental power\nreaches higher levels. Asshown inTypical Characteristics: VS=±5V,thespurious intermodulation powers do\nnotincrease aspredicted byatraditional intercept model. Asthefundamental power level increases, the\ndynamic range does notdecrease significantly. Fortwo tones centered at10MHz, with 4dBm/tone into a\nmatched 50-Ωload (that is,1VPPforeach tone attheload, which requires 4VPPfortheoverall two-tone\nenvelope attheoutput pin), theTypical Characteristics: VS=±5Vshow a82-dBc difference between thetest\ntone and thethird-order intermodulation spurious levels. This exceptional performance improves further when\noperating atlower frequencies and/or higher load impedances.\n9.1.4.5 DCAccuracy and Offset Control\nThe OPA657 can provide excellent DCaccuracy due toitshigh open-loop gain, high common-mode rejection,\nhigh power-supply rejection, and itstrimmed input offset voltage (and drift) along with thenegligible errors\nintroduced bythelow input bias current. For thebest DCprecision, ahigh-grade version (OPA657UB or\nOPA657NB) screens thekeyDCparameters toaneven tighter limit. Both standard- and high-grade versions\ntake advantage ofanew final test technique to100% test input offset voltage drift over temperature. This\ndiscussion uses thehigh-grade typical andmin/max Electrical Characteristics: VS=±5Vforillustration; however,\nanidentical analysis applies tothestandard-grade version.\nThe total output DCoffset voltage inany configuration and temperature isthecombination ofanumber of\npossible error terms. InaJFET part such astheOPA657, theinput bias current terms aretypically quite lowbut\nareunmatched. Using bias-current cancellation techniques, more typical inbipolar input amplifiers, does not\nimprove output DC offset errors. Errors due totheinput bias current only become dominant atelevated\ntemperatures. The OPA657 shows thetypical 2×increase inevery 10°Ccommon toJFET-input stage amplifiers.\nUsing the5-pA maximum tested value at+25°C,and a+20°Cinternal selfheating (see thermal analysis), the\nmaximum input bias current at+85°Cambient is5pA×2(105 –25)/10=1280 pA.Fornoninverting configurations,\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: OPA657\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nApplication Information (continued)\nthisterm only begins tobeasignificant term versus theinput offset voltage forsource impedances greater than\n750 kΩ.This would also bethefeedback resistor value fortransimpedance applications (see Figure 34)where\ntheoutput DCerror due toinverting input bias current isontheorder ofthat contributed bytheinput offset\nvoltage. Ingeneral, except forthese extremely high-impedance values, theoutput DCerrors duetotheinput bias\ncurrent may beneglected.\nAfter theinput offset voltage itself, themost significant term contributing tooutput offset voltage isthePSRR for\nthenegative supply. This term ismodeled asaninput offset voltage shift due tochanges inthenegative power-\nsupply voltage (and similarly forthe+PSRR). The high-grade testlimit for–PSRR is68dB.This translates into\n0.4-mV/V input offset voltage shift =10(–68/20).This lowsensitivity tothenegative supply voltage requires a1.5-V\nchange inthenegative supply tomatch the±0.6mV input offset voltage error. The +PSRR istested toa\nminimum value of78dB.This translates into 10(–78/20)=0.125 mV/V sensitivity fortheinput offset voltage to\npositive power-supply changes.\nAsanexample, compute theworst-case output DCerror forthetransimpedance circuit ofFigure 34at25°Cand\nthen theshift over the0°Cto70°Crange given thefollowing assumptions.\nNegative Power Supply\n=–5V±0.2Vwith a±5mV/°Cworst-case shift\nPositive Power Supply\n=+5V±0.2Vwith a±5mV/°Cworst-case shift\nInitial 25°COutput DCError Band\n=±0.6mV(OPA657 high-grade input offset voltage limit)\n±0.08 mV(due tothe–PSRR =0.4mV/V ×±0.2V)\n±0.04 mV(due tothe+PSRR =0.2mV/V ×±0.2V)\nTotal =±0.72mV\nThis would betheworst-case error band involume production at25°Cacceptance testing given theconditions\nstated. Over thetemperature range (0°Cto70°C),expect thefollowing worst-case shifting from initial value. A\n20°Cinternal junction self-heating isassumed here.\n±0.36 mV(OPA657 high-grade input offset drift)\n=±6μV/°C×(70°C+20°C–25°C)\n±0.11 mV(–PSRR of66dB with 5mV ×(70°C–25°C)supply shift)\n±0.04 mV(+PSRR of76dB with 5mV ×(70°C–25°C)supply shift)\nTotal =±0.51mV\nThis would betheworst-case shift from aninitial offset over a0°Cto70°Cambient fortheconditions stated.\nTypical initial output DC error bands and shifts over temperature are much lower than these worst-case\nestimates.\nInthetransimpedance configuration, theCMRR errors can beneglected because theinput common-mode\nvoltage isheld atground. Fornoninverting gain configurations (see Figure 29),theCMRR term needs tobe\nconsidered butistypically farlower than theinput offset voltage term. With atested minimum of91dB(28μV/V),\ntheadded apparent DCerror isnomore than ±0.06 mVfora±2-Vinput swing tothecircuit ofFigure 29.\n20 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\n1\n2 R C/c112F F=GBP\n4 R C/c112F D\nVB\n+\n CD\n49 pF CPCB\n0.3 pFOPA657+5 V\n-5 V\n CF + CPCB\n0.55 pFRS\n50 /c0d\nOscilloscope \nwith 50 /c0d/c03Inputs\nRF\n200 k/c0d/c03Supply Decoupling not \nshown \nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\n9.2 Typical Application\nThe high GBP and low input voltage and current noise forthe OPA657 make itanideal wideband\ntransimpedance amplifier formoderate tohigh transimpedance gains. Unity-gain stability intheoperational\namplifier isnotrequired forapplication asatransimpedance amplifier.\nFigure 34.Wideband, High-Sensitivity, Transimpedance Amplifier Diagram\n9.2.1 Design Requirements\nDesign ahigh-bandwidth, high-gain transimpedance amplifier with thedesign requirements shown inTable 1.\nTable 1.Design Requirements\nTARGET BANDWIDTH (MHz) TRANSIMPEDANCE GAIN (kΩ)PHOTODIODE CAPACITANCE (pF)\n1 200 49\n9.2.2 Detailed Design Procedure\nDesigns that require high bandwidth from alarge area detector with relatively high transimpedance gain benefit\nfrom thelowinput voltage noise oftheOPA657. This input voltage noise ispeaked upover frequency bythe\ndiode source capacitance, and can, inmany cases, become thelimiting factor toinput sensitivity. The key\nelements tothedesign aretheexpected diode capacitance (CD)with thereverse bias voltage (VB)applied, the\ndesired transimpedance gain, RF,andtheGBP fortheOPA657 (1600 MHz). Figure 34shows atransimpedance\ncircuit with theparameters asdescribed inTable 1.With these three variables set(and including theparasitic\ninput capacitance fortheOPA657 and thePCB added toCD),thefeedback capacitor value (CF)may besetto\ncontrol thefrequency response. Toachieve amaximally-flat second-order Butterworth frequency response, the\nfeedback pole should besetto:\n(7)\nAdding thecommon-mode anddifferential mode input capacitance (0.7 +4.5) pFandthetrace PCB capacitance\nofapproximately 0.3 pFtothe 49-pF diode source capacitance ofFigure 34,and targeting a200-kΩ\ntransimpedance gain using the1600-MHz GBP fortheOPA657 requires afeedback pole setto3.5MHz. This\nrequires atotal feedback capacitance of0.2pF.Such lowcapacitance values aredifficult toachieve due to\nparasitics from thePCB andthesurface mount components.\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: OPA657\nFrequency (Hz)Output Noise (nV/vHz)\n10203050701002003005007001000\nD002100 1k 10k 100k 1M 10M 100M\nFrequency (Hz)Output Noise (nV/vHz)\n10010203050701002003005007001000\nD0041k 10k 100k 1M 10M 100M\n/c40 /c41 3dB F Df GBP / 2 R C Hz/c45 /c61 /c112\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\nEquation 8gives theapproximate closed loop bandwidth ofthesystem tobe4.8MHz. Because thetarget\nbandwidth isonly 1MHz, thefeedback capacitance canbeincreased toamore practical value while maintaining\nthebandwidth requirements ofthedesign. Afeedback capacitance of0.550 pfwas chosen. This includes the\nphysical 0.4-pF feedback capacitor inaddition tothe0.1-pF parasitic capacitance from thefeedback resistor and\naround 50-fF capacitance from thePCB traces. Removing theground and power planes from under thesurface\nmount components helps tominimize this parasitic capacitance. The simulated closed loop bandwidth of\nFigure 34was 1.7MHz. The phase margin was close to82°.This design should result inasystem with\nnegligible overshoot toapulsed input.\n(8)\nFigure 35shows themeasured output noise ofthesystem which matches thesimulated output noise in\nFigure 36very closely. The low-frequency output noise of60nV/√Hzgets input-referred to0.3pA/√Hz.The\ntransimpedance gain resistor isthedominant noise source with theoperational amplifier itself contributing a\nnegligible amount, reflecting one ofthe main benefits inusing aJFET input amplifier inahigh-gain\ntransimpedance application. Ifthetotal output noise oftheTIA isbandlimited toafrequency less than the\nfeedback pole frequency, avery simple expression fortheequivalent output noise voltage canbederived as:see\nEquation 9.Figure 37shows themeasured pulse response toa5-µAinput current pulse. The output voltage\nmeasured onthescope is0.5Vbecause ofthe50-Ωtermination tothescope.\nwhere\n•VOUTN =Equivalent output noise when band limited toF<1/(2ΩRfCf)\n•IN=Input current noise fortheoperational amplifier inverting input\n•EN=Input voltage noise fortheoperational amplifier\n•CD=Diode capacitance including operational amplifier andPCB parasitic capacitance\n•F=Band-limiting frequency inHz(usually apostfilter before further signal processing)\n•4kT=1.6e–20JatT=290°K (9)\n9.2.3 Application Curves\nFigure 35.Measured Total TIANoise Figure 36.Simulated TIAOutput Noise\n22 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nTime (usec)Output Voltage (V)\n0510152025303540 45-0.6-0.5-0.4-0.3-0.2-0.100.1\nD003\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nRise Time =239ns FallTime =224ns\nFigure 37.Transient Pulse Response to5-µAInput Current Pulse\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: OPA657\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\n10Power Supply Recommendations\nThe OPA657 isprincipally intended towork inasupply range of±4Vto±6V.Good power-supply bypassing is\nrequired. Minimize thedistance (<0.1inch) from thepower-supply pins tohigh frequency, 0.1-μFdecoupling\ncapacitors. Often alarger capacitor (2.2 µFistypical) isused along with ahigh-frequency, 0.1-µFsupply\ndecoupling capacitor atthedevice supply pins. Forsingle-supply operation, only thepositive supply has these\ncapacitors. When asplit supply isused, usethese capacitors foreach supply toground. Ifnecessary, place the\nlarger capacitors somewhat farther from thedevice and share these capacitors among several devices inthe\nsame area ofthePCB. Avoid narrow power andground traces tominimize inductance between thepins andthe\ndecoupling capacitors. Anoptional supply decoupling capacitor across thetwo power supplies (for bipolar\noperation) improves second harmonic distortion performance.\n11Layout\n11.1 Layout Guidelines\nAchieving optimum performance with ahigh-frequency amplifier such astheOPA657 requires careful attention to\nboard layout parasitics andexternal component types. Recommendations thatoptimize performance include:\n1.Minimize parasitic capacitance toanyACground forallofthesignal I/Opins. Parasitic capacitance onthe\noutput and inverting input pins cancause instability —onthenoninverting input, itcanreact with thesource\nimpedance tocause unintentional bandlimiting. Toreduce unwanted capacitance, awindow around the\nsignal I/Opins should beopened inalloftheground andpower planes around those pins. Otherwise, ground\nandpower planes should beunbroken elsewhere ontheboard.\n2.Minimize thedistance (<0.25") from thepower-supply pins tohigh-frequency 0.1-μFdecoupling capacitors.\nAtthedevice pins, theground andpower-plane layout should notbeinclose proximity tothesignal I/Opins.\nAvoid narrow power and ground traces tominimize inductance between thepins and thedecoupling\ncapacitors. The power-supply connections should always bedecoupled with these capacitors. Larger (2.2μF\nto6.8μF)decoupling capacitors, effective atlower frequency, should also beused onthesupply pins. These\nmay beplaced somewhat farther from thedevice and may beshared among several devices inthesame\narea ofthePCboard.\n3.Careful selection andplacement ofexternal components preserve thehigh-frequency performance of\ntheOPA657. Resistors should beavery lowreactance type. Surface-mount resistors work best andallow a\ntighter overall layout. Metal filmand carbon composition axially leaded resistors canalso provide good high-\nfrequency performance. Again, keep theleads and PCB trace length asshort aspossible. Never use\nwirewound-type resistors inahigh-frequency application. Because theoutput pinand inverting input pinare\nthemost sensitive toparasitic capacitance, always position thefeedback andseries output resistor, ifany, as\nclose aspossible totheoutput pin. Other network components, such asnoninverting input termination\nresistors, should also beplaced close tothepackage. Where double-side component mounting isallowed,\nplace thefeedback resistor directly under thepackage ontheother side oftheboard between theoutput and\ninverting input pins. Even with alowparasitic capacitance shunting theexternal resistors, excessively high\nresistor values cancreate significant time constants that candegrade performance. Good axial metal filmor\nsurface-mount resistors have approximately 0.2pFinshunt with theresistor. Forresistor values greater than\n1.5kΩ,thisparasitic capacitance canaddapole and/or zero below 500MHz thatcaneffect circuit operation.\nKeep resistor values aslowaspossible consistent with load driving considerations. Ithas been suggested\nhere that agood starting point fordesign would betokeep RF||RG<150Ωforvoltage amplifier\napplications. Doing this automatically keeps theresistor noise terms low, and minimizes theeffect ofthe\nparasitic capacitance. Transimpedance applications (see Figure 34)can use whatever feedback resistor is\nrequired bytheapplication aslong asthefeedback-compensation capacitor issetconsidering allparasitic\ncapacitance terms ontheinverting node.\n4.Connections toother wideband devices ontheboard may bemade with short direct traces orthrough\nonboard transmission lines. Forshort connections, consider thetrace and theinput tothenext device asa\nlumped capacitive load. Relatively wide traces (50mils to100 mils) should beused, preferably with ground\nand power planes opened uparound them. Estimate thetotal capacitive load and setRSfrom theplot of\nRecommended RSvsCapacitive Load (Figure 17).Low parasitic capacitive loads (<5pF)may notneed an\nRSbecause theOPA657 isnominally compensated tooperate with a2-pF parasitic load. Higher parasitic\ncapacitive loads without anRSareallowed asthesignal gain increases (increasing theunloaded phase\nmargin). Ifalong trace isrequired, andthe6-dB signal loss intrinsic toadoubly-terminated transmission line\nisacceptable, implement amatched-impedance transmission line using microstrip orstripline techniques\n24 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nLayout Guidelines (continued)\n(consult anECL design handbook formicrostrip and stripline layout techniques). A50-Ωenvironment is\nnormally notnecessary onboard, and infactahigher impedance environment improves distortion, asshown\ninthedistortion versus load plots. With acharacteristic board trace impedance defined based onboard\nmaterial and trace dimensions, amatching series resistor into thetrace from theoutput oftheOPA657 is\nused aswell asaterminating shunt resistor attheinput ofthedestination device. Remember also that the\nterminating impedance istheparallel combination oftheshunt resistor and theinput impedance ofthe\ndestination device —thistotal effective impedance should besettomatch thetrace impedance. Ifthe6-dB\nattenuation ofadoubly-terminated transmission lineisunacceptable, along trace canbeseries-terminated\natthesource end only. Treat thetrace asacapacitive load inthiscase and settheseries resistor value as\nshown intheplot ofRSvsCapacitive Load. This does notpreserve signal integrity aswell asadoubly-\nterminated line. Iftheinput impedance ofthedestination device islow, there willbesome signal attenuation\nduetothevoltage divider formed bytheseries output intotheterminating impedance.\n5.Socketing ahigh-speed part liketheOPA657 isnotrecommended. The additional lead length and pin-\nto-pin capacitance introduced bythesocket can create anextremely troublesome parasitic network which\ncanmake italmost impossible toachieve asmooth, stable frequency response. Best results areobtained by\nsoldering theOPA657 onto theboard.\n11.1.1 Demonstration Fixtures\nTwo printed circuit boards (PCBs) areavailable toassist intheinitial evaluation ofcircuit performance using the\nOPA657 initstwopackage options. Both ofthese areoffered free ofcharge asunpopulated PCBs, delivered\nwith auser\'s guide. The summary information forthese fixtures isshown inTable 2.\nTable 2.Demonstration Fixtures byPackage\nPRODUCT PACKAGE ORDERING NUMBER LITERATURE NUMBER\nOPA657U SO-8 DEM-OPA-SO-1A SBOU009\nOPA657N SOT23-5 DEM-OPA-SOT-1A SBOU010\nThe demonstration fixtures can berequested attheTexas Instruments website (www.ti.com )through the\nOPA657 product folder .\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: OPA657\nBypass Cap.Bypass Cap.Feedback element \ntrace length minimizedGround Plane \nremoved under VIN-\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\n11.2 Layout Example\nFigure 38.Layout Recommendation\n11.3 Thermal Considerations\nThe OPA657 does notrequire heatsinking orairflow inmost applications. Maximum desired junction temperature\nsets themaximum allowed internal power dissipation asdescribed below. Innocase should themaximum\njunction temperature beallowed toexceed +175 °C.\n26 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nMaximum□T =□+85 C□+□(0.25W 150 C/W)□=□121 C /c176 /c180J /c176 /c176\nP =□10V 16.1mA□+□5 /(4 (100 ||500 ))□=□236mW /c180 /c87 /c87D /c1802\nOPA657\nwww.ti.com SBOS197F –DECEMBER 2001 –REVISED AUGUST 2015\nThermal Considerations (continued)\nOperating junction temperature (TJ)isgiven byTA+PD×θJA.The total internal power dissipation (PD)isthesum\nofquiescent power (PDQ)and additional power dissipated intheoutput stage (PDL)todeliver load power.\nQuiescent power issimply thespecified no-load supply current times thetotal supply voltage across thepart. PDL\ndepends ontherequired output signal and load butwill—foragrounded resistive load—beatamaximum when\ntheoutput isfixed atavoltage equal to1/2ofeither supply voltage (forequal bipolar supplies). Under this\ncondition PDL=VS2/(4×RL)where RLincludes feedback network loading.\nItisthepower intheoutput stage andnotintotheload thatdetermines internal power dissipation.\nAsaworst-case example, compute themaximum TJusing anOPA657N (SOT23-5 package) inthecircuit of\nFigure 29operating atthemaximum specified ambient temperature of+85°Canddriving agrounded 100-Ωload.\n(10)\n(11)\nAllactual applications areoperating atlower internal power andjunction temperature.\nCopyright ©2001 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: OPA657\nOPA657\nSBOS197F –DECEMBER 2001 –REVISED AUGUST 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.2 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n28 Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA657\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nOPA657N/250 ACTIVE SOT-23 DBV 5250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 85 A57Samples\nOPA657NB/250 ACTIVE SOT-23 DBV 5250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 85 A57Samples\nOPA657NB/250G4 ACTIVE SOT-23 DBV 5250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 85 A57Samples\nOPA657U ACTIVE SOIC D875RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 OPA\n657USamples\nOPA657U/2K5 ACTIVE SOIC D82500RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 OPA\n657USamples\nOPA657UB ACTIVE SOIC D875RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 OPA\n657U\nBSamples\nOPA657UBG4 ACTIVE SOIC D875RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 OPA\n657U\nBSamples\nOPA657UG4 ACTIVE SOIC D875RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 OPA\n657USamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nOPA657N/250 SOT-23 DBV 5250 180.0 8.43.153.11.554.08.0 Q3\nOPA657NB/250 SOT-23 DBV 5250 180.0 8.43.153.11.554.08.0 Q3\nOPA657U/2K5 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nOPA657N/250 SOT-23 DBV 5250 210.0 185.0 35.0\nOPA657NB/250 SOT-23 DBV 5250 210.0 185.0 35.0\nOPA657U/2K5 SOIC D 82500 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nOPA657U D SOIC 8 75 506.6 8 3940 4.32\nOPA657UB D SOIC 8 75 506.6 8 3940 4.32\nOPA657UBG4 D SOIC 8 75 506.6 8 3940 4.32\nOPA657UG4 D SOIC 8 75 506.6 8 3940 4.32\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: OPA657N/250

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (Total Bipolar Supplies): ±6.5 V (maximum)
  - Recommended Operating Voltage: ±4 V to ±6 V
- **Current Ratings**: 
  - High Output Current: 70 mA
  - Quiescent Current: 16.1 mA (typical)
- **Power Consumption**: 
  - Maximum Power Dissipation: 236 mW (at maximum load)
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - SOT-23 (5 pins)
- **Special Features**: 
  - High Gain Bandwidth Product: 1.6 GHz
  - Low-Input Offset Voltage: ±250 µV
  - Low-Input Bias Current: 2 pA
  - Low-Input Voltage Noise: 4.8 nV/√Hz
  - Fast Slew Rate: 700 V/µs (G=10, 1-V Step)
- **Moisture Sensitive Level (MSL)**: 
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The OPA657 is a high-performance, low-noise, FET-input operational amplifier designed for applications requiring high precision and wide bandwidth. It features a voltage-feedback architecture with a very high gain-bandwidth product of 1.6 GHz, making it suitable for driving high-speed analog-to-digital converters (ADCs) and for use in wideband transimpedance applications. The device is optimized for low voltage noise and low input bias current, which enhances its performance in sensitive signal amplification scenarios.

#### Typical Applications:
- **Wideband Photodiode Amplifier**: Ideal for applications involving photodetectors where low noise and high bandwidth are critical.
- **ADC Input Amplifier**: Used to buffer and amplify signals before they are fed into ADCs, ensuring high fidelity in signal conversion.
- **Test and Measurement Front End**: Suitable for instrumentation applications where precision and accuracy are paramount.
- **Optical Time Domain Reflectometry (OTDR)**: Utilized in optical testing equipment for measuring the time delay of light pulses.
- **High Gain Precision Amplifier**: Can be configured for various gain settings while maintaining stability and low distortion.

This operational amplifier is particularly beneficial in applications where high-speed performance and low noise are essential, such as in medical instrumentation, telecommunications, and high-speed data acquisition systems.