Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  7 23:12:48 2024
| Host         : FocusedXYArchlinuxLaptop running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file FPGA_control_sets_placed.rpt
| Design       : FPGA
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   163 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             196 |           74 |
| Yes          | No                    | No                     |            1520 |          620 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             200 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                                            Enable Signal                                                            |                                                   Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                     |                1 |              1 |         1.00 |
|  pll/pll/inst/clk_out3 | uart/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                |                                                                                                                     |                1 |              4 |         4.00 |
|  pll/pll/inst/clk_out3 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                  | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_init.ram/s_aresetn_0 |                3 |              4 |         1.33 |
|  pll/pll/inst/clk_out3 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                         | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_init.ram/s_aresetn_0 |                2 |              4 |         2.00 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                     |                1 |              4 |         4.00 |
|  pll/pll/inst/clk_out3 | uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                              | uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                 |                1 |              4 |         4.00 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                     |                1 |              4 |         4.00 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                |                3 |              4 |         1.33 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0            |                2 |              4 |         2.00 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                           |                2 |              5 |         2.50 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                           |                2 |              5 |         2.50 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                |                2 |              6 |         3.00 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                |                2 |              6 |         3.00 |
|  pll/pll/inst/clk_out3 | uart/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                | uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                |                1 |              7 |         7.00 |
|  pll/pll/inst/clk_out3 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                             |                                                                                                                     |                4 |              7 |         1.75 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                     |                3 |              7 |         2.33 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                     |                2 |              7 |         3.50 |
|  pll/pll/inst/clk_out3 | uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                       | uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                 |                2 |              8 |         4.00 |
|  pll/pll/inst/clk_out3 | uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                         |                                                                                                                     |                1 |              8 |         8.00 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                     |                2 |              8 |         4.00 |
|  pll/pll/inst/clk_out3 | uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                   |                                                                                                                     |                1 |              8 |         8.00 |
|  pll/pll/inst/clk_out3 | rvcpu/_LSU_io_out_valid                                                                                                             | rvcpu/WBU_io_in_bits_r_wd[23]_i_1_n_0                                                                               |                3 |              8 |         2.67 |
|  pll/pll/inst/clk_out3 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]            | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_init.ram/s_aresetn_0 |                4 |              8 |         2.00 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                     |                3 |              8 |         2.67 |
|  pll/pll/inst/clk_out3 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                              | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_init.ram/s_aresetn_0 |                3 |              8 |         2.67 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                     |                4 |              9 |         2.25 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                     |                4 |              9 |         2.25 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                     |                4 |              9 |         2.25 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                     |                4 |              9 |         2.25 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                     |                3 |             10 |         3.33 |
|  pll/pll/inst/clk_out3 | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                     |                3 |             10 |         3.33 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                           |                3 |             10 |         3.33 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                 |                4 |             10 |         2.50 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_init.ram/s_aresetn_0 |               10 |             17 |         1.70 |
|  pll/pll/inst/clk_out3 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_init.ram/s_aresetn_0 |                8 |             20 |         2.50 |
|  pll/pll/inst/clk_out3 | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                               | bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_init.ram/s_aresetn_0 |                9 |             20 |         2.22 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                    |               10 |             25 |         2.50 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksValid_0_02                                                                                                  |                                                                                                                     |                5 |             26 |         5.20 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksValid_1_02                                                                                                  |                                                                                                                     |                8 |             26 |         3.25 |
|  pll/pll/inst/clk_out3 | uart/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                | uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                    |                6 |             28 |         4.67 |
|  pll/pll/inst/clk_out3 | rvcpu/_LSU_io_out_valid                                                                                                             |                                                                                                                     |               12 |             29 |         2.42 |
|  pll/pll/inst/clk_out3 | rvcpu/EXU/IDU_io_in_valid_REG_reg_0                                                                                                 | rvcpu/EXU/IDU_io_in_bits_r_instruction_reg[3]                                                                       |               14 |             31 |         2.21 |
|  pll/pll/inst/clk_out3 | rvcpu/EXU/csr_csrs_3_2[31]_i_1_n_0                                                                                                  |                                                                                                                     |               25 |             32 |         1.28 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_9[31]_i_1_n_0                                                                                                     |                                                                                                                     |               19 |             32 |         1.68 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_8[31]_i_1_n_0                                                                                                     |                                                                                                                     |               16 |             32 |         2.00 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_7[31]_i_1_n_0                                                                                                     |                                                                                                                     |               21 |             32 |         1.52 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_6[31]_i_1_n_0                                                                                                     |                                                                                                                     |               20 |             32 |         1.60 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_5[31]_i_1_n_0                                                                                                     |                                                                                                                     |               15 |             32 |         2.13 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_4[31]_i_1_n_0                                                                                                     |                                                                                                                     |               16 |             32 |         2.00 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_3[31]_i_1_n_0                                                                                                     |                                                                                                                     |               11 |             32 |         2.91 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_2[31]_i_1_n_0                                                                                                     |                                                                                                                     |                8 |             32 |         4.00 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_1[31]_i_1_n_0                                                                                                     |                                                                                                                     |               10 |             32 |         3.20 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_14[31]_i_1_n_0                                                                                                    |                                                                                                                     |               14 |             32 |         2.29 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_13[31]_i_1_n_0                                                                                                    |                                                                                                                     |                8 |             32 |         4.00 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_12[31]_i_1_n_0                                                                                                    |                                                                                                                     |               12 |             32 |         2.67 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_11[31]_i_1_n_0                                                                                                    |                                                                                                                     |                9 |             32 |         3.56 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_10[31]_i_1_n_0                                                                                                    |                                                                                                                     |               18 |             32 |         1.78 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/p_11_in                                                                                                                | rvcpu/ICache/rdataReg[31]_i_1_n_0                                                                                   |               13 |             32 |         2.46 |
|  pll/pll/inst/clk_out3 | rvcpu/EXU/csr_csrs_2_2                                                                                                              |                                                                                                                     |               20 |             32 |         1.60 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/IDU_io_in_valid_REG_reg[0]                                                                                             |                                                                                                                     |               10 |             32 |         3.20 |
|  pll/pll/inst/clk_out3 | rvcpu/RegFile/reg_15[31]_i_1_n_0                                                                                                    |                                                                                                                     |               15 |             32 |         2.13 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     |                                                                                                                     |               20 |             33 |         1.65 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_2[31]_i_1_n_0                                                                                      |                                                                                                                     |               18 |             64 |         3.56 |
|  pll/pll/inst/clk_out3 | rvcpu/EXU/IDU_io_in_valid_REG_reg                                                                                                   |                                                                                                                     |               29 |             64 |         2.21 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_7[31]_i_1_n_0                                                                                      |                                                                                                                     |               32 |             64 |         2.00 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_6                                                                                                  |                                                                                                                     |               21 |             64 |         3.05 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_5                                                                                                  |                                                                                                                     |               19 |             64 |         3.37 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_4                                                                                                  |                                                                                                                     |               20 |             64 |         3.20 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_3                                                                                                  |                                                                                                                     |               32 |             64 |         2.00 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_1[31]_i_1_n_0                                                                                      |                                                                                                                     |               17 |             64 |         3.76 |
|  pll/pll/inst/clk_out3 | rvcpu/ICache/cacheBlocksData_1_0_0[31]_i_1_n_0                                                                                      |                                                                                                                     |               22 |             64 |         2.91 |
|  pll/pll/inst/clk_out3 | rvcpu/_LSU_io_in_valid_T                                                                                                            |                                                                                                                     |               37 |             74 |         2.00 |
|  pll/pll/inst/clk_out3 |                                                                                                                                     | pll/_GEN                                                                                                            |               38 |            114 |         3.00 |
|  pll/pll/inst/clk_out3 | rvcpu/EXU/IDU_io_in_valid_REG_reg_0                                                                                                 |                                                                                                                     |               47 |            126 |         2.68 |
+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


