#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 21 15:23:47 2019
# Process ID: 10915
# Current directory: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/magnus/Documents/xilinx/newProjectDir/sort/ip_repo/sort_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_sort_ip_0_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.606060 which will be rounded to 0.606 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.151500 which will be rounded to 0.152 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.196950 which will be rounded to 0.197 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:27]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.303030 which will be rounded to 0.303 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:30]
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1822.617 ; gain = 0.000 ; free physical = 1128 ; free virtual = 2601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.617 ; gain = 456.516 ; free physical = 1129 ; free virtual = 2601
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1822.617 ; gain = 0.000 ; free physical = 1124 ; free virtual = 2597

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2248397ea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.145 ; gain = 395.527 ; free physical = 672 ; free virtual = 2186

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 203e72bf8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 627 ; free virtual = 2141
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 26 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 170df1873

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 626 ; free virtual = 2140
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 14 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 214bb443c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 620 ; free virtual = 2134
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 324 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 214bb443c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 620 ; free virtual = 2134
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 207eef375

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 623 ; free virtual = 2138
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 207eef375

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 623 ; free virtual = 2138
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              26  |                                              0  |
|  Constant propagation         |               3  |              14  |                                              0  |
|  Sweep                        |               0  |             324  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 623 ; free virtual = 2138
Ending Logic Optimization Task | Checksum: 207eef375

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 623 ; free virtual = 2138

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 207eef375

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 625 ; free virtual = 2141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 207eef375

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 625 ; free virtual = 2141

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 625 ; free virtual = 2141
Ending Netlist Obfuscation Task | Checksum: 207eef375

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 625 ; free virtual = 2141
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.145 ; gain = 473.527 ; free physical = 625 ; free virtual = 2141
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.145 ; gain = 0.000 ; free physical = 625 ; free virtual = 2141
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2328.160 ; gain = 0.000 ; free physical = 613 ; free virtual = 2131
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2328.160 ; gain = 0.000 ; free physical = 610 ; free virtual = 2129
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2328.160 ; gain = 32.016 ; free physical = 614 ; free virtual = 2133
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.188 ; gain = 0.000 ; free physical = 601 ; free virtual = 2124
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 120f88f24

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2384.188 ; gain = 0.000 ; free physical = 601 ; free virtual = 2124
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.188 ; gain = 0.000 ; free physical = 601 ; free virtual = 2124

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb99be61

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.188 ; gain = 0.000 ; free physical = 554 ; free virtual = 2077

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10d36754a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2400.953 ; gain = 16.766 ; free physical = 488 ; free virtual = 2023

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10d36754a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2400.953 ; gain = 16.766 ; free physical = 488 ; free virtual = 2023
Phase 1 Placer Initialization | Checksum: 10d36754a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2400.953 ; gain = 16.766 ; free physical = 488 ; free virtual = 2023

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f7aea43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2416.961 ; gain = 32.773 ; free physical = 453 ; free virtual = 1989

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.344 ; gain = 0.000 ; free physical = 430 ; free virtual = 1972

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1828ac3d8

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 431 ; free virtual = 1973
Phase 2 Global Placement | Checksum: 159bac8e8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 434 ; free virtual = 1981

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159bac8e8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 434 ; free virtual = 1981

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27cbf14d7

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 429 ; free virtual = 1976

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c34123da

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 429 ; free virtual = 1976

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 262726f2b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 429 ; free virtual = 1976

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ab95ebad

Time (s): cpu = 00:02:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 426 ; free virtual = 1973

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20a47afb3

Time (s): cpu = 00:02:11 ; elapsed = 00:01:11 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 390 ; free virtual = 1940

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f9a389a7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:13 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 391 ; free virtual = 1941

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 243a14a22

Time (s): cpu = 00:02:13 ; elapsed = 00:01:13 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 391 ; free virtual = 1940
Phase 3 Detail Placement | Checksum: 243a14a22

Time (s): cpu = 00:02:13 ; elapsed = 00:01:13 . Memory (MB): peak = 2442.344 ; gain = 58.156 ; free physical = 390 ; free virtual = 1940

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17085178a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17085178a

Time (s): cpu = 00:02:22 ; elapsed = 00:01:17 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 413 ; free virtual = 1963
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.848. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14737cb87

Time (s): cpu = 00:04:22 ; elapsed = 00:02:43 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 179 ; free virtual = 1718
Phase 4.1 Post Commit Optimization | Checksum: 14737cb87

Time (s): cpu = 00:04:22 ; elapsed = 00:02:44 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 179 ; free virtual = 1718

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14737cb87

Time (s): cpu = 00:04:23 ; elapsed = 00:02:44 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 180 ; free virtual = 1719

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14737cb87

Time (s): cpu = 00:04:23 ; elapsed = 00:02:44 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 181 ; free virtual = 1720

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.527 ; gain = 0.000 ; free physical = 181 ; free virtual = 1720
Phase 4.4 Final Placement Cleanup | Checksum: 13585399e

Time (s): cpu = 00:04:23 ; elapsed = 00:02:44 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 181 ; free virtual = 1721
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13585399e

Time (s): cpu = 00:04:23 ; elapsed = 00:02:45 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 181 ; free virtual = 1721
Ending Placer Task | Checksum: 12303809b

Time (s): cpu = 00:04:23 ; elapsed = 00:02:45 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 213 ; free virtual = 1752
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:26 ; elapsed = 00:02:46 . Memory (MB): peak = 2463.527 ; gain = 79.340 ; free physical = 213 ; free virtual = 1752
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.527 ; gain = 0.000 ; free physical = 213 ; free virtual = 1752
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.527 ; gain = 0.000 ; free physical = 203 ; free virtual = 1751
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2463.527 ; gain = 0.000 ; free physical = 169 ; free virtual = 1751
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2463.527 ; gain = 0.000 ; free physical = 175 ; free virtual = 1739
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2463.527 ; gain = 0.000 ; free physical = 164 ; free virtual = 1728
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2463.527 ; gain = 0.000 ; free physical = 147 ; free virtual = 1725
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2479.527 ; gain = 0.000 ; free physical = 127 ; free virtual = 1674

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.848 | TNS=-3012.027 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bae08bbd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 130 ; free virtual = 1656
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.848 | TNS=-3012.027 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1bae08bbd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 135 ; free virtual = 1661

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][35][0].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_129
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][51][3].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_925
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/receiveData[434].  Re-placed instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[434]
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][48][7].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5731
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][51][3].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_511
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][51][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_289
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][39][3].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_336
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][41][3].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_30
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][53][0].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_1565
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[5][50][7].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5445
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][37][0].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_151
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][37][0].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_61
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][37][0].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[24]_bret__0_i_20
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][45][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[25]_bret__0_i_12
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][55][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1798
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][52][5].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_1602
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][37][4].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_385
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][41][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_147
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/sorted[41][5].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_12
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_1_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_4_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_71_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_71
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_148_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_148
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_160_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_160
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_82_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_82
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_154_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_154
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1298_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1298
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1485_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1485
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2189_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2189
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2381_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2381
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2563_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2563
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2758_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2758
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2784_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2784
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3923_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3923
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3939_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3939
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3955_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3955
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5641_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5641
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5710_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5710
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5778_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5778
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_614_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_614
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6949_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6949
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7204_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7204
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7233_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7233
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8289_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8289
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8418_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8418
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_9007_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_9007
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_9012_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_9012
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1_n_0.  Did not re-place instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][49][5].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_1274
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][53][7].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6970
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6950_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6950
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6964_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6964
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8292_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8292
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8366_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8366
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][43][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_486
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/sorted[42][0].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_12
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_1_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_4_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_165_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_165
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1_n_0.  Did not re-place instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8420_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8420
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][33][1].  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_296
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][49][3].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_517
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][33][2].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_131
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][48][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_89
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_200_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_200
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][32][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_188
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][52][1].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[25]_bret_i_16
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][54][6].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[30]_bret_i_6
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_684_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_684
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][48][7].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret_i_84
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/sorted[54][2].  Re-placed instance design_1_i/sort_ip_0/axi_rdata[18]_bret_i_2
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[18]_bret_i_1_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[18]_bret_i_1
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1092_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1092
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1484_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1484
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_601_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_601
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1346_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1346
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1743_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1743
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1306_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1306
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1632_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1632
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1786_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1786
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2593_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2593
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2600_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2600
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4337_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4337
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_868_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_868
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret_i_114_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret_i_114
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret_i_34_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret_i_34
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret_i_89_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret_i_89
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret_n_0.  Did not re-place instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_144_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__0_i_144
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1294_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1294
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/U0/receiveData[438].  Re-placed instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[438]
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/U0/sorted[41][7].  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_12
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_1_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_4_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_4
INFO: [Physopt 32-663] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5640_n_0.  Re-placed instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5640
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7201_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7201
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_9005_n_0.  Did not re-place instance design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_9005
INFO: [Physopt 32-662] Processed net design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret__1_n_0.  Did not re-place instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret__1
INFO: [Physopt 32-661] Optimized 46 nets.  Re-placed 46 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 46 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 46 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.793 | TNS=-3004.989 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 130 ; free virtual = 1659
Phase 3 Placement Based Optimization | Checksum: 15c93aa5f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 130 ; free virtual = 1659

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 200 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3067_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][52][3] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1350_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1521_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_568_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][7][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_170_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_272_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[2].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][11][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_564_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_262_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][10][4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][23][3]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_261_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[2].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][11][2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2397_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][6][7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1520_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4212_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_32_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4214_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][5] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_564_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][23][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_128_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2396_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][7][7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1585_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_261_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[2].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][11][0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_315_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_315_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][3]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_315_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_569_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][6][1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_564_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][23][1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_315_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][1]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_315_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_554_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_555_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][6][0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][7][0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_265_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][10][6]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_565_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][22][3]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_129_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__0_i_31_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_587_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][7][6]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__0_i_31_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_170_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_169_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1346_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][3][7]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2364_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][23][7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_163_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][13][0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_554_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][7][2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_565_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][22][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_568_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][7][1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_170_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_128_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_163_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[5].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][13][2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_583_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][23][6]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_129_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 3 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1587_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__0_i_31_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_550_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_555_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][23][4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][6][4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1519_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2655_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1584_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_569_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][6][3]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_555_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_554_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][6][2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][7][4]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_565_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][22][1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2654_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1525_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][18][1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_262_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][10][2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__0_i_32_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_569_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][6][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_312_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_588_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][0]. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 152 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4212_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_315_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1585_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_315_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_170_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1523_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2652_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2784_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1518_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_287_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][18][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1738_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_566_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1269_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][18][7]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1269_n_0 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_587_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_287_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][18][1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2605_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][33][1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_337_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][6]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_337_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_586_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2601_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__1_i_162_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][13][5]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_287_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][18][3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2782_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_364_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_200_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1722_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][60][5] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3070_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_129_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_566_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_284_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][5]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_284_n_0 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_199_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_365_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3052_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][58][1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__1_i_128_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_552_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_992_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_281_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][4]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1199_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][10][7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__1_i_129_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_281_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_852_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2788_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3072_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1739_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_551_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][22][4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_588_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1737_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_552_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_552_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1310_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][7] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2598_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1313_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3049_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3050_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][58][5] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1311_n_0. Rewiring did not optimize the net.
INFO: [Common 17-14] Message 'Physopt 32-134' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-77] Pass 3. Identified 55 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1724_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][60][1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_199_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2659_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][32][1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1735_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][48][6] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_128_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1723_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][60][3] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_199_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_199_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2656_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][32][7] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2603_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][33][5] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1736_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][48][4] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1721_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][60][7] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_128_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1591_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][25][1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1590_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][25][3] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_646_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__1_i_169_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1588_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][25][7] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][18][7]. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][18][4]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_284_n_0 to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][11][3]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_272_n_0 to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][18][0]. Rewired (signal push) design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_284_n_0 to 4 loads. Replicated 1 times.
INFO: [Physopt 32-77] Pass 4. Identified 36 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_128_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__1_i_128_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_306_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_129_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3068_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][52][1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[25]_bret__1_i_201_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[29]_bret__1_i_201_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3066_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][52][5] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_284_n_0. Rewired (signal push) design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp to 1 loads. Replicated 0 times.
INFO: [Common 17-14] Message 'Physopt 32-242' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 105 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 105 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 124 ; free virtual = 1616
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.619 | TNS=-2963.410 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 124 ; free virtual = 1616
Phase 4 Rewire | Checksum: 132dc4326

Time (s): cpu = 00:02:37 ; elapsed = 00:01:17 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 124 ; free virtual = 1616

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][13][4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][5][3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][7][3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][3][4]. Replicated 3 times.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/receiveData[14]. Net driver design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][1][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][9][3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][15][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][15][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][15][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][1][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][15][2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][11][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][4]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][11][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][1][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][15][5]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][1][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/receiveData[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][11][4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][9][3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][5][3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][13][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][7][1]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/receiveData[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][15][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][13][4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][12][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][13][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][9][3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/receiveData[118]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][12][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][14][2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][12][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][12][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][13][5]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/receiveData[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][1][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][13][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][15][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][1][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][12][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][13][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][12][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][14][3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][2][5]. Replicated 4 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][13][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][15][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][1][2]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][13][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][13][2]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][13][7]. Net driver design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2698 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][9][1]. Net driver design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1295 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][5][7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][1][3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][15][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][13][3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][13][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][5][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][24][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][24][5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][28][0]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/receiveData[202] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][4][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][28][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][18][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][18][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][13][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][25][2]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][5]. Net driver design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_137_rewire was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][2][0]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][2][4]. Net driver design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_181 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][25][6]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][20][0]. Net driver design_1_i/sort_ip_0/axi_rdata[8]_bret__1_i_24 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][24][1]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][22][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][28][5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][25][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][1][1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][13][4]. Replicated 4 times.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][3]. Net driver design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_757 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][2][7]. Net driver design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_511_rewire was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5885_n_0. Net driver design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5885 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][26][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/receiveData[236]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/receiveData[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][30][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][11][2]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][28][5]. Net driver design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_1627 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][30][4]. Net driver design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_1366 was replaced.
INFO: [Physopt 32-572] Net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][13][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][14][5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][5][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][15][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][14][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][28][7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][14][2]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 90 nets. Created 182 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 90 nets or cells. Created 182 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.459 | TNS=-2959.048 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 128 ; free virtual = 1548
Phase 5 Critical Cell Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:15 ; elapsed = 00:04:30 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 128 ; free virtual = 1548

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:15 ; elapsed = 00:04:30 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 128 ; free virtual = 1548

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:15 ; elapsed = 00:04:30 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 128 ; free virtual = 1548

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:15 ; elapsed = 00:04:30 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 128 ; free virtual = 1548

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:15 ; elapsed = 00:04:30 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 128 ; free virtual = 1548

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 38 nets.  Swapped 1000 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 38 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1000 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.399 | TNS=-2954.564 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 123 ; free virtual = 1544
Phase 10 Critical Pin Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:30 ; elapsed = 00:04:36 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 123 ; free virtual = 1544

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:31 ; elapsed = 00:04:36 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 123 ; free virtual = 1544

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: a67df8f1

Time (s): cpu = 00:09:31 ; elapsed = 00:04:36 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 123 ; free virtual = 1544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 123 ; free virtual = 1544
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-23.399 | TNS=-2954.564 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.055  |          7.039  |            0  |              0  |                    46  |           0  |           1  |  00:00:14  |
|  Rewire             |          0.174  |         41.579  |           20  |              0  |                   105  |           0  |           1  |  00:01:00  |
|  Critical Cell      |          0.160  |          4.362  |          182  |              0  |                    90  |           0  |           1  |  00:03:12  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.060  |          4.483  |            0  |              0  |                    38  |           0  |           1  |  00:00:06  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.449  |         57.463  |          202  |              0  |                   279  |           0  |          11  |  00:04:33  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 123 ; free virtual = 1544
Ending Physical Synthesis Task | Checksum: 7b39f582

Time (s): cpu = 00:09:31 ; elapsed = 00:04:36 . Memory (MB): peak = 2488.980 ; gain = 9.453 ; free physical = 123 ; free virtual = 1543
INFO: [Common 17-83] Releasing license: Implementation
506 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:40 ; elapsed = 00:04:40 . Memory (MB): peak = 2488.980 ; gain = 25.453 ; free physical = 142 ; free virtual = 1563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.980 ; gain = 0.000 ; free physical = 142 ; free virtual = 1563
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.926 ; gain = 0.000 ; free physical = 131 ; free virtual = 1560
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2491.926 ; gain = 0.000 ; free physical = 118 ; free virtual = 1555
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2491.926 ; gain = 2.945 ; free physical = 178 ; free virtual = 1557
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 26e3b971 ConstDB: 0 ShapeSum: 34d20aef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: afd6c7ff

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2604.105 ; gain = 110.180 ; free physical = 120 ; free virtual = 1406
Post Restoration Checksum: NetGraph: 1652beb6 NumContArr: 99840949 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: afd6c7ff

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2604.105 ; gain = 110.180 ; free physical = 121 ; free virtual = 1408

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: afd6c7ff

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2604.105 ; gain = 110.180 ; free physical = 131 ; free virtual = 1391

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: afd6c7ff

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2604.105 ; gain = 110.180 ; free physical = 131 ; free virtual = 1391
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13fdf7434

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2651.152 ; gain = 157.227 ; free physical = 156 ; free virtual = 1363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.127| TNS=-2661.987| WHS=-0.196 | THS=-31.169|

Phase 2 Router Initialization | Checksum: 182fdd3a3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2652.277 ; gain = 158.352 ; free physical = 149 ; free virtual = 1357

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b4290557

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2653.629 ; gain = 159.703 ; free physical = 134 ; free virtual = 1343

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 35932
 Number of Nodes with overlaps = 13185
 Number of Nodes with overlaps = 6361
 Number of Nodes with overlaps = 2680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.984| TNS=-4327.248| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 19b84a0c9

Time (s): cpu = 00:11:26 ; elapsed = 00:04:05 . Memory (MB): peak = 2662.754 ; gain = 168.828 ; free physical = 574 ; free virtual = 1256

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20244
 Number of Nodes with overlaps = 9280
 Number of Nodes with overlaps = 3365
 Number of Nodes with overlaps = 972
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.413| TNS=-4655.127| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dea30cdf

Time (s): cpu = 00:17:44 ; elapsed = 00:06:13 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 378 ; free virtual = 1114

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 2762
 Number of Nodes with overlaps = 1776
 Number of Nodes with overlaps = 1028
 Number of Nodes with overlaps = 490
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.029| TNS=-4638.134| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b1948605

Time (s): cpu = 00:22:35 ; elapsed = 00:08:31 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 132 ; free virtual = 484

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1875
 Number of Nodes with overlaps = 3643
 Number of Nodes with overlaps = 2247
 Number of Nodes with overlaps = 797
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 139
Phase 4.4 Global Iteration 3 | Checksum: 1ac807bc8

Time (s): cpu = 00:27:31 ; elapsed = 00:10:18 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2312 ; free virtual = 2963
Phase 4 Rip-up And Reroute | Checksum: 1ac807bc8

Time (s): cpu = 00:27:31 ; elapsed = 00:10:18 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2312 ; free virtual = 2963

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d5b73fa5

Time (s): cpu = 00:27:35 ; elapsed = 00:10:19 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2309 ; free virtual = 2963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.018| TNS=-4636.726| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 166973ff5

Time (s): cpu = 00:27:36 ; elapsed = 00:10:20 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2302 ; free virtual = 2958

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 166973ff5

Time (s): cpu = 00:27:36 ; elapsed = 00:10:20 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2302 ; free virtual = 2958
Phase 5 Delay and Skew Optimization | Checksum: 166973ff5

Time (s): cpu = 00:27:36 ; elapsed = 00:10:20 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2302 ; free virtual = 2958

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1502db3b9

Time (s): cpu = 00:27:39 ; elapsed = 00:10:21 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2301 ; free virtual = 2958
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-36.636| TNS=-4579.529| WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1502db3b9

Time (s): cpu = 00:27:39 ; elapsed = 00:10:21 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2301 ; free virtual = 2958
Phase 6 Post Hold Fix | Checksum: 1502db3b9

Time (s): cpu = 00:27:39 ; elapsed = 00:10:22 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2301 ; free virtual = 2958

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.8379 %
  Global Horizontal Routing Utilization  = 21.8001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y116 -> INT_R_X37Y116
   INT_L_X38Y115 -> INT_L_X38Y115
   INT_L_X40Y92 -> INT_L_X40Y92
   INT_R_X41Y91 -> INT_R_X41Y91
   INT_R_X41Y90 -> INT_R_X41Y90
South Dir 2x2 Area, Max Cong = 85.8108%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y56 -> INT_R_X39Y57
   INT_L_X38Y46 -> INT_R_X39Y47
   INT_L_X42Y36 -> INT_R_X43Y37
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X33Y50 -> INT_R_X33Y50
   INT_L_X40Y48 -> INT_L_X40Y48
   INT_L_X28Y47 -> INT_L_X28Y47
   INT_R_X31Y47 -> INT_R_X31Y47
   INT_L_X38Y47 -> INT_L_X38Y47
West Dir 4x4 Area, Max Cong = 92.9228%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y110 -> INT_R_X43Y113
   INT_L_X40Y106 -> INT_R_X43Y109
   INT_FEEDTHRU_2_X121Y111 -> INT_R_X51Y109
   INT_L_X40Y102 -> INT_R_X43Y105
   INT_FEEDTHRU_2_X121Y107 -> INT_R_X51Y105

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.333333 Sparse Ratio: 1.75

Phase 7 Route finalize | Checksum: 1ce2a6073

Time (s): cpu = 00:27:40 ; elapsed = 00:10:22 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2297 ; free virtual = 2956

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ce2a6073

Time (s): cpu = 00:27:40 ; elapsed = 00:10:22 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2296 ; free virtual = 2955

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 129fa58ca

Time (s): cpu = 00:27:43 ; elapsed = 00:10:25 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2291 ; free virtual = 2956

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-36.636| TNS=-4579.529| WHS=0.075  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 129fa58ca

Time (s): cpu = 00:27:43 ; elapsed = 00:10:25 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2288 ; free virtual = 2956
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:27:43 ; elapsed = 00:10:25 . Memory (MB): peak = 2674.668 ; gain = 180.742 ; free physical = 2320 ; free virtual = 2990

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
526 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:27:48 ; elapsed = 00:10:27 . Memory (MB): peak = 2674.668 ; gain = 182.742 ; free physical = 2312 ; free virtual = 2991
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2674.668 ; gain = 0.000 ; free physical = 2304 ; free virtual = 2990
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.668 ; gain = 0.000 ; free physical = 2284 ; free virtual = 2985
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2674.668 ; gain = 0.000 ; free physical = 2239 ; free virtual = 2983
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2674.668 ; gain = 0.000 ; free physical = 2279 ; free virtual = 2986
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2744.656 ; gain = 0.000 ; free physical = 2181 ; free virtual = 2922
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
538 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2757.852 ; gain = 13.195 ; free physical = 2146 ; free virtual = 2902
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.852 ; gain = 0.000 ; free physical = 2138 ; free virtual = 2902

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-36.606 | TNS=-4574.522 | WHS=0.078 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20a846b54

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.852 ; gain = 0.000 ; free physical = 2103 ; free virtual = 2881
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-36.606 | TNS=-4574.522 | WHS=0.078 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1_n_0.
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[280]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280].
INFO: [Physopt 32-952] Improved path group WNS = -36.595. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[280].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[274]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[274].
INFO: [Physopt 32-952] Improved path group WNS = -36.594. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[274].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[368]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368].
INFO: [Physopt 32-952] Improved path group WNS = -36.583. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[368].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[304]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[304].
INFO: [Physopt 32-952] Improved path group WNS = -36.578. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[304].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[360]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[360].
INFO: [Physopt 32-952] Improved path group WNS = -36.565. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[360].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[48]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48].
INFO: [Physopt 32-952] Improved path group WNS = -36.562. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[48].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[264]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[264].
INFO: [Physopt 32-952] Improved path group WNS = -36.553. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[264].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[305]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[305].
INFO: [Physopt 32-952] Improved path group WNS = -36.552. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[305].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[378]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[378].
INFO: [Physopt 32-952] Improved path group WNS = -36.544. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[378].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[314]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[314].
INFO: [Physopt 32-952] Improved path group WNS = -36.536. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[314].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[370]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[370].
INFO: [Physopt 32-952] Improved path group WNS = -36.497. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[370].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[356]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[356].
INFO: [Physopt 32-952] Improved path group WNS = -36.491. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[356].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[395]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[395].
INFO: [Physopt 32-952] Improved path group WNS = -36.459. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[395].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[309]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[309].
INFO: [Physopt 32-952] Improved path group WNS = -36.458. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[309].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[330]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[330].
INFO: [Physopt 32-952] Improved path group WNS = -36.456. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[330].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[282]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[282].
INFO: [Physopt 32-952] Improved path group WNS = -36.456. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[282].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[387]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[387].
INFO: [Physopt 32-952] Improved path group WNS = -36.450. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[387].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[277]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[277].
INFO: [Physopt 32-952] Improved path group WNS = -36.450. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[277].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[262]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[262].
INFO: [Physopt 32-952] Improved path group WNS = -36.447. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[262].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[259]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[259].
INFO: [Physopt 32-952] Improved path group WNS = -36.443. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[259].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[382]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[382].
INFO: [Physopt 32-952] Improved path group WNS = -36.441. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[382].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[280]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280].
INFO: [Physopt 32-952] Improved path group WNS = -36.441. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[280].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[49]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[49].
INFO: [Physopt 32-952] Improved path group WNS = -36.435. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[49].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[334]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[334].
INFO: [Physopt 32-952] Improved path group WNS = -36.432. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[334].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[283]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[283].
INFO: [Physopt 32-952] Improved path group WNS = -36.430. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[283].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[274]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[274].
INFO: [Physopt 32-952] Improved path group WNS = -36.429. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[274].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[368]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368].
INFO: [Physopt 32-952] Improved path group WNS = -36.422. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[368].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[279]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[279].
INFO: [Physopt 32-952] Improved path group WNS = -36.418. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[279].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[304]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[304].
INFO: [Physopt 32-952] Improved path group WNS = -36.417. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[304].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[263]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[263].
INFO: [Physopt 32-952] Improved path group WNS = -36.413. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[263].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[352]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[352].
INFO: [Physopt 32-952] Improved path group WNS = -36.413. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[352].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[360]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[360].
INFO: [Physopt 32-952] Improved path group WNS = -36.404. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[360].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[62]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[62].
INFO: [Physopt 32-952] Improved path group WNS = -36.397. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[62].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[264]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[264].
INFO: [Physopt 32-952] Improved path group WNS = -36.390. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[264].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[48]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48].
INFO: [Physopt 32-952] Improved path group WNS = -36.388. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[48].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[305]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[305].
INFO: [Physopt 32-952] Improved path group WNS = -36.387. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[305].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[378]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[378].
INFO: [Physopt 32-952] Improved path group WNS = -36.379. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[378].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[314]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[314].
INFO: [Physopt 32-952] Improved path group WNS = -36.374. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[314].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[398]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[398].
INFO: [Physopt 32-952] Improved path group WNS = -36.371. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[398].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[370]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[370].
INFO: [Physopt 32-952] Improved path group WNS = -36.367. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[370].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[42]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[42].
INFO: [Physopt 32-952] Improved path group WNS = -36.366. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[42].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[312]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[312].
INFO: [Physopt 32-952] Improved path group WNS = -36.365. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[312].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[326]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[326].
INFO: [Physopt 32-952] Improved path group WNS = -36.362. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[326].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[324]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[324].
INFO: [Physopt 32-952] Improved path group WNS = -36.357. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[324].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[58]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[58].
INFO: [Physopt 32-952] Improved path group WNS = -36.356. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[58].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[358]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[358].
INFO: [Physopt 32-952] Improved path group WNS = -36.340. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[358].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[323]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[323].
INFO: [Physopt 32-952] Improved path group WNS = -36.336. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[323].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[302]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[302].
INFO: [Physopt 32-952] Improved path group WNS = -36.336. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[302].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[10]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[10].
INFO: [Physopt 32-952] Improved path group WNS = -36.332. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[10].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[376]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[376].
INFO: [Physopt 32-952] Improved path group WNS = -36.332. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[376].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[356]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[356].
INFO: [Physopt 32-952] Improved path group WNS = -36.328. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[356].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[506]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[506].
INFO: [Physopt 32-952] Improved path group WNS = -36.326. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[506].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[395]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[395].
INFO: [Physopt 32-952] Improved path group WNS = -36.321. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[395].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[4]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -36.320. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[4].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[404]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[404].
INFO: [Physopt 32-952] Improved path group WNS = -36.315. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[404].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[288]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[288].
INFO: [Physopt 32-952] Improved path group WNS = -36.294. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[288].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[309]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[309].
INFO: [Physopt 32-952] Improved path group WNS = -36.293. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[309].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[330]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[330].
INFO: [Physopt 32-952] Improved path group WNS = -36.291. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[330].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[282]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[282].
INFO: [Physopt 32-952] Improved path group WNS = -36.291. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[282].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[387]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[387].
INFO: [Physopt 32-952] Improved path group WNS = -36.288. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[387].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[317]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[317].
INFO: [Physopt 32-952] Improved path group WNS = -36.288. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[317].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[1]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[1].
INFO: [Physopt 32-952] Improved path group WNS = -36.285. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[1].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[277]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[277].
INFO: [Physopt 32-952] Improved path group WNS = -36.285. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[277].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[262]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[262].
INFO: [Physopt 32-952] Improved path group WNS = -36.283. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[262].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[367]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[367].
INFO: [Physopt 32-952] Improved path group WNS = -36.282. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[367].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[259]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[259].
INFO: [Physopt 32-952] Improved path group WNS = -36.281. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[259].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1_n_0.
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[366]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[366].
INFO: [Physopt 32-952] Improved path group WNS = -36.278. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[366].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[382]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[382].
INFO: [Physopt 32-952] Improved path group WNS = -36.273. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[382].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[336]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[336].
INFO: [Physopt 32-952] Improved path group WNS = -36.270. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[336].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[334]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[334].
INFO: [Physopt 32-952] Improved path group WNS = -36.267. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[334].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[283]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[283].
INFO: [Physopt 32-952] Improved path group WNS = -36.266. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[283].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[280]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280].
INFO: [Physopt 32-952] Improved path group WNS = -36.266. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[280].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[49]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[49].
INFO: [Physopt 32-952] Improved path group WNS = -36.265. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[49].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[80]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[80].
INFO: [Physopt 32-952] Improved path group WNS = -36.265. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[80].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[44]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[44].
INFO: [Physopt 32-952] Improved path group WNS = -36.259. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[44].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[364]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[364].
INFO: [Physopt 32-952] Improved path group WNS = -36.257. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[364].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[279]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[279].
INFO: [Physopt 32-952] Improved path group WNS = -36.255. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[279].
INFO: [Physopt 32-703] Processed net design_1_i/sort_ip_0/U0/receiveData[274]. Clock skew was adjusted for instance design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[274].
INFO: [Physopt 32-952] Improved path group WNS = -36.254. Path group: clk_fpga_0. Processed net: design_1_i/sort_ip_0/U0/receiveData[274].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-36.254 | TNS=-4529.769 | WHS=0.078 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 20a846b54

Time (s): cpu = 00:11:26 ; elapsed = 00:04:10 . Memory (MB): peak = 3301.832 ; gain = 543.980 ; free physical = 1398 ; free virtual = 2201
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.832 ; gain = 0.000 ; free physical = 1398 ; free virtual = 2201
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-36.254 | TNS=-4529.769 | WHS=0.078 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.353  |         44.753  |            0  |              0  |                    78  |           0  |           1  |  00:04:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.832 ; gain = 0.000 ; free physical = 1398 ; free virtual = 2201
Ending Physical Synthesis Task | Checksum: 20a846b54

Time (s): cpu = 00:11:26 ; elapsed = 00:04:10 . Memory (MB): peak = 3301.832 ; gain = 543.980 ; free physical = 1398 ; free virtual = 2201
INFO: [Common 17-83] Releasing license: Implementation
717 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:11:26 ; elapsed = 00:04:11 . Memory (MB): peak = 3301.832 ; gain = 543.980 ; free physical = 1487 ; free virtual = 2291
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.832 ; gain = 0.000 ; free physical = 1487 ; free virtual = 2291
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.832 ; gain = 0.000 ; free physical = 1474 ; free virtual = 2286
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3301.832 ; gain = 0.000 ; free physical = 1435 ; free virtual = 2289
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3301.832 ; gain = 0.000 ; free physical = 1476 ; free virtual = 2291
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3301.832 ; gain = 0.000 ; free physical = 1954 ; free virtual = 2770
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit -raw_bitfile -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG is driven by another global buffer design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica is driven by another global buffer design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1 is driven by another global buffer design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2. Remove non-muxed BUFG if it is not desired
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
Writing bitstream ./design_1_wrapper.rbt...
Writing bitstream ./design_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
735 Infos, 411 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:02:35 . Memory (MB): peak = 3398.527 ; gain = 96.695 ; free physical = 1310 ; free virtual = 2690
INFO: [Common 17-206] Exiting Vivado at Thu Feb 21 15:50:17 2019...
