<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: MTB_MASTER_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">MTB_MASTER_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___m_t_b.html">Cortex-M0+ Micro-Trace Buffer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="MTB_MASTER_Type" -->
<p><a href="union_m_t_b___m_a_s_t_e_r___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a1edfab7c748f87b937102704ee87ea90">MASK</a>:5</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#aa27b6b3cc16538855fa8f6483a9bfc2f">TSTARTEN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a84132230fb53315d49aece66b6b0db28">TSTOPEN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#af4ec98fcec6b41cfd2ee046a69b7ad22">SFRWPRIV</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a9f78aa035076064e0dfbe2f5cda21a88">RAMPRIV</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a51c7644fe9426c8b777813839827f07b">HALTREQ</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a9b67be171c0360fda418cf800274dfd4">__pad0__</a>:21</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#ac0ae0aa855dea489d131143deea733e1">EN</a>:1</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#ad61006a87d050a97fbf953ae01df68dc">bit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#acc5219712bf680e968f95fe70fe419a3">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a9b67be171c0360fda418cf800274dfd4"></a><!-- doxytag: member="MTB_MASTER_Type::__pad0__" ref="a9b67be171c0360fda418cf800274dfd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a9b67be171c0360fda418cf800274dfd4">MTB_MASTER_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 10..30 Reserved </p>

</div>
</div>
<a class="anchor" id="ad61006a87d050a97fbf953ae01df68dc"></a><!-- doxytag: member="MTB_MASTER_Type::bit" ref="ad61006a87d050a97fbf953ae01df68dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#ad61006a87d050a97fbf953ae01df68dc">MTB_MASTER_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="ac0ae0aa855dea489d131143deea733e1"></a><!-- doxytag: member="MTB_MASTER_Type::EN" ref="ac0ae0aa855dea489d131143deea733e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#ac0ae0aa855dea489d131143deea733e1">MTB_MASTER_Type::EN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 31 Main Trace Enable </p>

</div>
</div>
<a class="anchor" id="a51c7644fe9426c8b777813839827f07b"></a><!-- doxytag: member="MTB_MASTER_Type::HALTREQ" ref="a51c7644fe9426c8b777813839827f07b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a51c7644fe9426c8b777813839827f07b">MTB_MASTER_Type::HALTREQ</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 9 Halt Request </p>

</div>
</div>
<a class="anchor" id="a1edfab7c748f87b937102704ee87ea90"></a><!-- doxytag: member="MTB_MASTER_Type::MASK" ref="a1edfab7c748f87b937102704ee87ea90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a1edfab7c748f87b937102704ee87ea90">MTB_MASTER_Type::MASK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0.. 4 Maximum Value of the Trace Buffer in SRAM </p>

</div>
</div>
<a class="anchor" id="a9f78aa035076064e0dfbe2f5cda21a88"></a><!-- doxytag: member="MTB_MASTER_Type::RAMPRIV" ref="a9f78aa035076064e0dfbe2f5cda21a88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a9f78aa035076064e0dfbe2f5cda21a88">MTB_MASTER_Type::RAMPRIV</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8 SRAM Privilege </p>

</div>
</div>
<a class="anchor" id="acc5219712bf680e968f95fe70fe419a3"></a><!-- doxytag: member="MTB_MASTER_Type::reg" ref="acc5219712bf680e968f95fe70fe419a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#acc5219712bf680e968f95fe70fe419a3">MTB_MASTER_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="af4ec98fcec6b41cfd2ee046a69b7ad22"></a><!-- doxytag: member="MTB_MASTER_Type::SFRWPRIV" ref="af4ec98fcec6b41cfd2ee046a69b7ad22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#af4ec98fcec6b41cfd2ee046a69b7ad22">MTB_MASTER_Type::SFRWPRIV</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 7 Special Function Register Write Privilege </p>

</div>
</div>
<a class="anchor" id="aa27b6b3cc16538855fa8f6483a9bfc2f"></a><!-- doxytag: member="MTB_MASTER_Type::TSTARTEN" ref="aa27b6b3cc16538855fa8f6483a9bfc2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#aa27b6b3cc16538855fa8f6483a9bfc2f">MTB_MASTER_Type::TSTARTEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 5 Trace Start Input Enable </p>

</div>
</div>
<a class="anchor" id="a84132230fb53315d49aece66b6b0db28"></a><!-- doxytag: member="MTB_MASTER_Type::TSTOPEN" ref="a84132230fb53315d49aece66b6b0db28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_m_t_b___m_a_s_t_e_r___type.html#a84132230fb53315d49aece66b6b0db28">MTB_MASTER_Type::TSTOPEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 6 Trace Stop Input Enable </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__mtb_8h_source.html">comp_mtb.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
