TimeQuest Timing Analyzer report for VGA_tan
Mon Feb 08 14:33:37 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; VGA_tan                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; sys_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 45.88 MHz ; 45.88 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 18.203 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.356 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; sys_clk                                           ; 9.835  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 19.772 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 18.203 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 21.747     ;
; 18.430 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 21.520     ;
; 18.444 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 21.506     ;
; 18.444 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[1][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 21.505     ;
; 18.525 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 21.425     ;
; 18.671 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 21.279     ;
; 18.671 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[1][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 21.278     ;
; 18.752 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[14][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 21.198     ;
; 18.995 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.952     ;
; 18.996 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.954     ;
; 19.015 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.932     ;
; 19.016 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 20.926     ;
; 19.042 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.905     ;
; 19.077 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 20.848     ;
; 19.130 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.805     ;
; 19.140 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.807     ;
; 19.156 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.779     ;
; 19.160 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.790     ;
; 19.162 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[18][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 20.787     ;
; 19.183 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.764     ;
; 19.222 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.725     ;
; 19.223 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.727     ;
; 19.242 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.705     ;
; 19.243 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[11][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 20.699     ;
; 19.256 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.679     ;
; 19.260 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.686     ;
; 19.269 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.678     ;
; 19.291 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.625     ;
; 19.300 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.646     ;
; 19.304 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 20.621     ;
; 19.327 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.619     ;
; 19.346 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.604     ;
; 19.357 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.578     ;
; 19.367 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.580     ;
; 19.382 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.564     ;
; 19.383 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.552     ;
; 19.387 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.563     ;
; 19.390 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 20.552     ;
; 19.400 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.535     ;
; 19.410 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.537     ;
; 19.418 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.528     ;
; 19.421 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.495     ;
; 19.429 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.487     ;
; 19.450 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[18][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 20.499     ;
; 19.483 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.452     ;
; 19.487 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.459     ;
; 19.527 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.419     ;
; 19.546 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.400     ;
; 19.547 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.403     ;
; 19.548 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.399     ;
; 19.554 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.392     ;
; 19.559 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.357     ;
; 19.573 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[14][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.377     ;
; 19.582 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.334     ;
; 19.586 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.361     ;
; 19.594 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.353     ;
; 19.608 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 20.317     ;
; 19.609 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.337     ;
; 19.617 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 20.325     ;
; 19.621 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.325     ;
; 19.622 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.324     ;
; 19.627 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 20.308     ;
; 19.629 ; VGA_display:u_VGA_display|snack_l[4] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.287     ;
; 19.645 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.301     ;
; 19.650 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.297     ;
; 19.712 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.204     ;
; 19.743 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.204     ;
; 19.745 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 20.194     ;
; 19.749 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.198     ;
; 19.759 ; VGA_display:u_VGA_display|snack_l[4] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.157     ;
; 19.769 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 20.167     ;
; 19.773 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 20.169     ;
; 19.773 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.173     ;
; 19.774 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.176     ;
; 19.775 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.172     ;
; 19.794 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[10][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.153     ;
; 19.799 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 20.146     ;
; 19.813 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.134     ;
; 19.821 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.126     ;
; 19.823 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.123     ;
; 19.834 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[17][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 20.119     ;
; 19.835 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 20.090     ;
; 19.842 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 20.080     ;
; 19.848 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.098     ;
; 19.849 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.097     ;
; 19.861 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 20.089     ;
; 19.875 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 20.073     ;
; 19.877 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.070     ;
; 19.889 ; VGA_display:u_VGA_display|snack_l[5] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.027     ;
; 19.890 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.056     ;
; 19.905 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 20.042     ;
; 19.908 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 20.038     ;
; 19.911 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[16][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 20.038     ;
; 19.970 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 19.977     ;
; 19.972 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[11][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 19.967     ;
; 19.976 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 19.971     ;
; 19.980 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_y[18][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 19.942     ;
; 19.996 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 19.954     ;
; 19.996 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 19.940     ;
; 20.000 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[11][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 19.942     ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.356 ; VGA_display:u_VGA_display|snack_y[0][0] ; VGA_display:u_VGA_display|snack_y[0][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; VGA_display:u_VGA_display|snack_x[0][0] ; VGA_display:u_VGA_display|snack_x[0][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.375 ; VGA_display:u_VGA_display|random_y[4]   ; VGA_display:u_VGA_display|food_y[4]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.597      ;
; 0.376 ; VGA_display:u_VGA_display|random_x[7]   ; VGA_display:u_VGA_display|food_x[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.383 ; VGA_display:u_VGA_display|random_y[8]   ; VGA_display:u_VGA_display|food_y[8]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.605      ;
; 0.394 ; VGA_drive:u_VGA_drive|cnt_v[9]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.615      ;
; 0.405 ; VGA_display:u_VGA_display|snack_l[9]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.625      ;
; 0.419 ; VGA_drive:u_VGA_drive|cnt_h[9]          ; VGA_drive:u_VGA_drive|cnt_h[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.641      ;
; 0.479 ; VGA_display:u_VGA_display|random_y[7]   ; VGA_display:u_VGA_display|food_y[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.701      ;
; 0.487 ; VGA_display:u_VGA_display|random_x[6]   ; VGA_display:u_VGA_display|food_x[6]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.708      ;
; 0.568 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.789      ;
; 0.569 ; VGA_display:u_VGA_display|snack_l[1]    ; VGA_display:u_VGA_display|snack_l[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.790      ;
; 0.569 ; VGA_drive:u_VGA_drive|cnt_v[8]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.790      ;
; 0.570 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.791      ;
; 0.571 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.792      ;
; 0.572 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.793      ;
; 0.573 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.794      ;
; 0.574 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.796      ;
; 0.577 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.797      ;
; 0.577 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.799      ;
; 0.578 ; VGA_display:u_VGA_display|snack_l[8]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.798      ;
; 0.579 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.799      ;
; 0.579 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.800      ;
; 0.579 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.801      ;
; 0.579 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.801      ;
; 0.582 ; VGA_drive:u_VGA_drive|cnt_h[7]          ; VGA_drive:u_VGA_drive|cnt_h[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.804      ;
; 0.583 ; VGA_drive:u_VGA_drive|cnt_h[8]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.805      ;
; 0.583 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.805      ;
; 0.586 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[0]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.807      ;
; 0.586 ; VGA_drive:u_VGA_drive|cnt_h[5]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.808      ;
; 0.588 ; VGA_display:u_VGA_display|snack_l[0]    ; VGA_display:u_VGA_display|snack_l[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.808      ;
; 0.593 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[0]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.815      ;
; 0.598 ; VGA_display:u_VGA_display|snack_l[5]    ; VGA_display:u_VGA_display|snack_l[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.818      ;
; 0.691 ; VGA_display:u_VGA_display|direct[0]     ; VGA_display:u_VGA_display|direct[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.911      ;
; 0.699 ; VGA_display:u_VGA_display|random_y[0]   ; VGA_display:u_VGA_display|food_y[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.923      ;
; 0.700 ; VGA_display:u_VGA_display|random_y[9]   ; VGA_display:u_VGA_display|food_y[9]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.924      ;
; 0.701 ; VGA_display:u_VGA_display|direct[1]     ; VGA_display:u_VGA_display|direct[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.921      ;
; 0.729 ; VGA_display:u_VGA_display|snack_l[4]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.949      ;
; 0.799 ; VGA_display:u_VGA_display|random_y[3]   ; VGA_display:u_VGA_display|food_y[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.018      ;
; 0.806 ; VGA_display:u_VGA_display|random_x[8]   ; VGA_display:u_VGA_display|food_x[8]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.033      ;
; 0.832 ; VGA_display:u_VGA_display|random_x[5]   ; VGA_display:u_VGA_display|food_x[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.059      ;
; 0.843 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.064      ;
; 0.844 ; VGA_display:u_VGA_display|snack_l[0]    ; VGA_display:u_VGA_display|snack_l[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.065      ;
; 0.845 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.066      ;
; 0.849 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.071      ;
; 0.851 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.073      ;
; 0.853 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.074      ;
; 0.853 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.073      ;
; 0.856 ; VGA_drive:u_VGA_drive|cnt_h[7]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.078      ;
; 0.856 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.077      ;
; 0.857 ; VGA_drive:u_VGA_drive|cnt_v[8]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.078      ;
; 0.857 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.078      ;
; 0.858 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.079      ;
; 0.859 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.859 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.860 ; VGA_drive:u_VGA_drive|cnt_h[5]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.082      ;
; 0.860 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.081      ;
; 0.861 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.082      ;
; 0.862 ; VGA_display:u_VGA_display|snack_l[3]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.083      ;
; 0.863 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.085      ;
; 0.865 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.865 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.087      ;
; 0.866 ; VGA_display:u_VGA_display|snack_l[8]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.086      ;
; 0.866 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.088      ;
; 0.866 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.088      ;
; 0.867 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.087      ;
; 0.868 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.090      ;
; 0.868 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.090      ;
; 0.871 ; VGA_display:u_VGA_display|random_y[6]   ; VGA_display:u_VGA_display|food_y[6]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.095      ;
; 0.871 ; VGA_drive:u_VGA_drive|cnt_h[8]          ; VGA_drive:u_VGA_drive|cnt_h[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.093      ;
; 0.871 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.093      ;
; 0.872 ; VGA_display:u_VGA_display|direct[3]     ; VGA_display:u_VGA_display|direct[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.092      ;
; 0.872 ; VGA_display:u_VGA_display|snack_l[5]    ; VGA_display:u_VGA_display|snack_l[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.092      ;
; 0.872 ; VGA_display:u_VGA_display|direct[3]     ; VGA_display:u_VGA_display|direct[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.092      ;
; 0.873 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.095      ;
; 0.875 ; VGA_display:u_VGA_display|random_x[2]   ; VGA_display:u_VGA_display|food_x[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.102      ;
; 0.877 ; VGA_display:u_VGA_display|random_x[4]   ; VGA_display:u_VGA_display|food_x[4]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.104      ;
; 0.881 ; VGA_display:u_VGA_display|snack_l[2]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.101      ;
; 0.908 ; VGA_display:u_VGA_display|random_x[9]   ; VGA_display:u_VGA_display|food_x[9]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.132      ;
; 0.923 ; VGA_display:u_VGA_display|random_x[3]   ; VGA_display:u_VGA_display|food_x[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.147      ;
; 0.923 ; VGA_display:u_VGA_display|direct[2]     ; VGA_display:u_VGA_display|direct[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.143      ;
; 0.926 ; VGA_display:u_VGA_display|direct[1]     ; VGA_display:u_VGA_display|direct[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.146      ;
; 0.928 ; VGA_display:u_VGA_display|direct[0]     ; VGA_display:u_VGA_display|direct[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.148      ;
; 0.944 ; VGA_display:u_VGA_display|random_y[2]   ; VGA_display:u_VGA_display|food_y[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.953 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.174      ;
; 0.954 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.175      ;
; 0.955 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.176      ;
; 0.955 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.176      ;
; 0.956 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.177      ;
; 0.956 ; VGA_display:u_VGA_display|snack_l[1]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.176      ;
; 0.959 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.181      ;
; 0.961 ; VGA_display:u_VGA_display|random_x[0]   ; VGA_display:u_VGA_display|food_x[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.961 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.183      ;
; 0.961 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.183      ;
; 0.963 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.184      ;
; 0.963 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.183      ;
; 0.963 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.185      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[12]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[13]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[14]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[15]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[16]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[17]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[18]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[19]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[20]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[21]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[22]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[23]   ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[24]   ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[0]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[2]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[3]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[4]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[5]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[6]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[7]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[8]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[9]      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_en        ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[0]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[2]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[3]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[4]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[5]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[6]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[7]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[8]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[9]    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[0]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[1]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[2]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[3]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[4]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[5]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[6]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[7]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[8]           ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[9]           ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[11][4] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][3] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][4] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][6] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][8] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][0] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][4] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][6] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][8] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][0]  ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][4]  ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][8]  ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][0] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][3] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][4] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][5] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][6] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[0]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[1]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[2]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[3]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[4]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[5]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[6]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[7]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[8]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[9]     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][9] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[16][2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[17][9] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][2]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][5]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[20][9] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][0]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][2]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][3]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][5]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][6]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][9]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[8][0]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[8][2]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[8][3]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[8][8]  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[11][0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[11][4] ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; 2.898 ; 3.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; 2.359 ; 2.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; 2.868 ; 3.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; 2.898 ; 3.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; 2.290 ; 2.419 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 8.068 ; 8.365 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; -1.388 ; -1.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; -1.388 ; -1.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; -1.748 ; -1.884 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; -1.688 ; -1.846 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; -1.624 ; -1.749 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -3.542 ; -3.735 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 3.506 ; 3.512 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 6.154 ; 6.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 7.010 ; 6.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 6.555 ; 6.484 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 6.565 ; 6.494 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 6.576 ; 6.498 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 6.596 ; 6.518 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 6.585 ; 6.514 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 6.182 ; 6.107 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 6.182 ; 6.107 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 6.407 ; 6.318 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 6.417 ; 6.328 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 6.444 ; 6.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 6.434 ; 6.352 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 7.000 ; 6.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 7.010 ; 6.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 7.010 ; 6.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 7.010 ; 6.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 7.000 ; 6.935 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 5.852 ; 5.903 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 3.070 ; 3.077 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 4.385 ; 4.401 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 3.665 ; 3.683 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 4.130 ; 4.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 4.140 ; 4.165 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 4.150 ; 4.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 4.170 ; 4.189 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 4.160 ; 4.185 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 3.665 ; 3.683 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 3.665 ; 3.683 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 3.881 ; 3.885 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 3.891 ; 3.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 3.918 ; 3.928 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 3.908 ; 3.918 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 4.134 ; 4.180 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 4.144 ; 4.167 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 4.144 ; 4.167 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 4.144 ; 4.167 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 4.134 ; 4.157 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 4.384 ; 4.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 50.78 MHz ; 50.78 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.306 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.310 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; sys_clk                                           ; 9.812  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 19.760 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 20.306 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.652     ;
; 20.443 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.515     ;
; 20.522 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[1][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.436     ;
; 20.530 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.428     ;
; 20.579 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.379     ;
; 20.667 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.291     ;
; 20.746 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[1][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.212     ;
; 20.803 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[14][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 19.155     ;
; 20.963 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.995     ;
; 21.028 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.928     ;
; 21.058 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.898     ;
; 21.062 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.894     ;
; 21.063 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.881     ;
; 21.072 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 18.879     ;
; 21.073 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 18.861     ;
; 21.089 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.855     ;
; 21.122 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.834     ;
; 21.146 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.812     ;
; 21.187 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.757     ;
; 21.187 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.771     ;
; 21.195 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[18][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.763     ;
; 21.202 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.754     ;
; 21.252 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.704     ;
; 21.282 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.674     ;
; 21.286 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.670     ;
; 21.287 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.657     ;
; 21.296 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[11][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 18.655     ;
; 21.297 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 18.637     ;
; 21.313 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.631     ;
; 21.318 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.638     ;
; 21.326 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.601     ;
; 21.333 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.611     ;
; 21.346 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.610     ;
; 21.370 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.586     ;
; 21.370 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.588     ;
; 21.374 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 18.577     ;
; 21.392 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.535     ;
; 21.398 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.558     ;
; 21.411 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.533     ;
; 21.420 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.538     ;
; 21.426 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.530     ;
; 21.481 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.446     ;
; 21.494 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.464     ;
; 21.498 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.457     ;
; 21.506 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.449     ;
; 21.530 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[18][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.428     ;
; 21.542 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.414     ;
; 21.547 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.380     ;
; 21.557 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 18.387     ;
; 21.562 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 18.372     ;
; 21.569 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.387     ;
; 21.582 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.345     ;
; 21.594 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.362     ;
; 21.598 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.358     ;
; 21.598 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 18.353     ;
; 21.622 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.334     ;
; 21.622 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.334     ;
; 21.638 ; VGA_display:u_VGA_display|snack_l[4] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.289     ;
; 21.639 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.316     ;
; 21.644 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[14][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.314     ;
; 21.645 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 18.312     ;
; 21.648 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 18.297     ;
; 21.659 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.297     ;
; 21.661 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 18.282     ;
; 21.688 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.268     ;
; 21.693 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.262     ;
; 21.718 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.240     ;
; 21.722 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.233     ;
; 21.730 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.225     ;
; 21.737 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.218     ;
; 21.737 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.190     ;
; 21.752 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.204     ;
; 21.752 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 18.199     ;
; 21.775 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 18.179     ;
; 21.785 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.171     ;
; 21.786 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 18.148     ;
; 21.793 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.163     ;
; 21.793 ; VGA_display:u_VGA_display|snack_l[4] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.134     ;
; 21.799 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.159     ;
; 21.822 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.134     ;
; 21.835 ; VGA_display:u_VGA_display|snack_l[5] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.092     ;
; 21.837 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.119     ;
; 21.846 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.110     ;
; 21.863 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.092     ;
; 21.869 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 18.088     ;
; 21.872 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[11][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 18.073     ;
; 21.877 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.078     ;
; 21.883 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.073     ;
; 21.884 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.074     ;
; 21.885 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 18.058     ;
; 21.903 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 18.054     ;
; 21.912 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.044     ;
; 21.917 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 18.038     ;
; 21.925 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 18.007     ;
; 21.929 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 18.029     ;
; 21.931 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[10][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 18.025     ;
; 21.935 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[17][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 18.024     ;
; 21.961 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 17.994     ;
; 21.969 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 17.988     ;
; 21.969 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 17.988     ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.310 ; VGA_display:u_VGA_display|snack_x[0][0] ; VGA_display:u_VGA_display|snack_x[0][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; VGA_display:u_VGA_display|snack_y[0][0] ; VGA_display:u_VGA_display|snack_y[0][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.333 ; VGA_display:u_VGA_display|random_y[4]   ; VGA_display:u_VGA_display|food_y[4]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.535      ;
; 0.334 ; VGA_display:u_VGA_display|random_x[7]   ; VGA_display:u_VGA_display|food_x[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.535      ;
; 0.340 ; VGA_display:u_VGA_display|random_y[8]   ; VGA_display:u_VGA_display|food_y[8]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.542      ;
; 0.351 ; VGA_drive:u_VGA_drive|cnt_v[9]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.552      ;
; 0.359 ; VGA_display:u_VGA_display|snack_l[9]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.560      ;
; 0.374 ; VGA_drive:u_VGA_drive|cnt_h[9]          ; VGA_drive:u_VGA_drive|cnt_h[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.575      ;
; 0.425 ; VGA_display:u_VGA_display|random_y[7]   ; VGA_display:u_VGA_display|food_y[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.627      ;
; 0.430 ; VGA_display:u_VGA_display|random_x[6]   ; VGA_display:u_VGA_display|food_x[6]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.631      ;
; 0.510 ; VGA_display:u_VGA_display|snack_l[1]    ; VGA_display:u_VGA_display|snack_l[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.711      ;
; 0.510 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.711      ;
; 0.511 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.712      ;
; 0.511 ; VGA_drive:u_VGA_drive|cnt_v[8]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.712      ;
; 0.512 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.713      ;
; 0.513 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.714      ;
; 0.515 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.716      ;
; 0.515 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.716      ;
; 0.517 ; VGA_display:u_VGA_display|snack_l[8]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.718      ;
; 0.518 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.719      ;
; 0.518 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.719      ;
; 0.518 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.719      ;
; 0.519 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.720      ;
; 0.521 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.722      ;
; 0.522 ; VGA_drive:u_VGA_drive|cnt_h[8]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.723      ;
; 0.524 ; VGA_drive:u_VGA_drive|cnt_h[7]          ; VGA_drive:u_VGA_drive|cnt_h[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.725      ;
; 0.524 ; VGA_drive:u_VGA_drive|cnt_h[5]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.725      ;
; 0.525 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[0]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.726      ;
; 0.526 ; VGA_display:u_VGA_display|snack_l[0]    ; VGA_display:u_VGA_display|snack_l[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.727      ;
; 0.532 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[0]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.733      ;
; 0.537 ; VGA_display:u_VGA_display|snack_l[5]    ; VGA_display:u_VGA_display|snack_l[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.738      ;
; 0.623 ; VGA_display:u_VGA_display|direct[0]     ; VGA_display:u_VGA_display|direct[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.823      ;
; 0.637 ; VGA_display:u_VGA_display|direct[1]     ; VGA_display:u_VGA_display|direct[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.837      ;
; 0.642 ; VGA_display:u_VGA_display|random_y[9]   ; VGA_display:u_VGA_display|food_y[9]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.847      ;
; 0.642 ; VGA_display:u_VGA_display|random_y[0]   ; VGA_display:u_VGA_display|food_y[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.847      ;
; 0.663 ; VGA_display:u_VGA_display|snack_l[4]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.864      ;
; 0.734 ; VGA_display:u_VGA_display|random_y[3]   ; VGA_display:u_VGA_display|food_y[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.933      ;
; 0.735 ; VGA_display:u_VGA_display|random_x[8]   ; VGA_display:u_VGA_display|food_x[8]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.943      ;
; 0.754 ; VGA_display:u_VGA_display|snack_l[0]    ; VGA_display:u_VGA_display|snack_l[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.955      ;
; 0.754 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.955      ;
; 0.757 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.958      ;
; 0.758 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.959      ;
; 0.759 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.960      ;
; 0.760 ; VGA_display:u_VGA_display|random_x[5]   ; VGA_display:u_VGA_display|food_x[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.968      ;
; 0.760 ; VGA_drive:u_VGA_drive|cnt_v[8]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.961      ;
; 0.760 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.961      ;
; 0.761 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.962      ;
; 0.763 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.964      ;
; 0.763 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.964      ;
; 0.764 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.766 ; VGA_display:u_VGA_display|snack_l[8]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.967      ;
; 0.766 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.967      ;
; 0.766 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.967      ;
; 0.767 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.968      ;
; 0.767 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.968      ;
; 0.769 ; VGA_drive:u_VGA_drive|cnt_h[7]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.970      ;
; 0.769 ; VGA_drive:u_VGA_drive|cnt_h[5]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.970      ;
; 0.770 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.770 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.770 ; VGA_display:u_VGA_display|snack_l[3]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.771 ; VGA_drive:u_VGA_drive|cnt_h[8]          ; VGA_drive:u_VGA_drive|cnt_h[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.773 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.974      ;
; 0.774 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.975      ;
; 0.777 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.978      ;
; 0.777 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.978      ;
; 0.778 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.979      ;
; 0.781 ; VGA_display:u_VGA_display|direct[3]     ; VGA_display:u_VGA_display|direct[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.981      ;
; 0.782 ; VGA_display:u_VGA_display|snack_l[5]    ; VGA_display:u_VGA_display|snack_l[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.983      ;
; 0.787 ; VGA_display:u_VGA_display|direct[3]     ; VGA_display:u_VGA_display|direct[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.987      ;
; 0.788 ; VGA_display:u_VGA_display|snack_l[2]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.989      ;
; 0.798 ; VGA_display:u_VGA_display|random_y[6]   ; VGA_display:u_VGA_display|food_y[6]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.003      ;
; 0.800 ; VGA_display:u_VGA_display|random_x[2]   ; VGA_display:u_VGA_display|food_x[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.008      ;
; 0.803 ; VGA_display:u_VGA_display|random_x[4]   ; VGA_display:u_VGA_display|food_x[4]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.011      ;
; 0.820 ; VGA_display:u_VGA_display|direct[2]     ; VGA_display:u_VGA_display|direct[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.020      ;
; 0.824 ; VGA_display:u_VGA_display|direct[1]     ; VGA_display:u_VGA_display|direct[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.024      ;
; 0.832 ; VGA_display:u_VGA_display|direct[0]     ; VGA_display:u_VGA_display|direct[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.032      ;
; 0.837 ; VGA_display:u_VGA_display|random_x[9]   ; VGA_display:u_VGA_display|food_x[9]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.041      ;
; 0.843 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.044      ;
; 0.846 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.047      ;
; 0.847 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.048      ;
; 0.850 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.051      ;
; 0.850 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.051      ;
; 0.850 ; VGA_display:u_VGA_display|snack_l[1]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.051      ;
; 0.852 ; VGA_display:u_VGA_display|random_x[3]   ; VGA_display:u_VGA_display|food_x[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.056      ;
; 0.852 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.053      ;
; 0.852 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.053      ;
; 0.853 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.054      ;
; 0.853 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.054      ;
; 0.855 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.056      ;
; 0.856 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.057      ;
; 0.857 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.058      ;
; 0.858 ; VGA_drive:u_VGA_drive|cnt_h[7]          ; VGA_drive:u_VGA_drive|cnt_h[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.059      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.812  ; 9.812        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.812  ; 9.812        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.187 ; 10.187       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.187 ; 10.187       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[2]      ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[4]      ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[5]      ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[8]      ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[12]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[13]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[14]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[15]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[16]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[17]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[18]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[19]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[20]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[21]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[22]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[23]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[24]   ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_en        ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[11][4] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][0] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][4] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][6] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[19][8] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][0]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][4]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[1][8]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][2]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][5]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][6]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][9]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[0][0]  ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[13][0] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[13][2] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[13][4] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[13][8] ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[0]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[1]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[2]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[3]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[4]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[5]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[6]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[7]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[8]           ;
; 19.760 ; 19.976       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_drive:u_VGA_drive|cnt_v[9]           ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[0]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[1]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[2]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[3]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[0]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[3]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[6]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[7]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|food_x[9]      ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[0]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[2]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[3]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[4]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[5]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[6]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[7]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[8]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|random_x[9]    ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[0]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[1]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[2]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[3]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[4]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[5]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[6]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[7]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[8]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[9]     ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][0]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][2]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][3]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][4]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][5]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][6]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][7]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][8]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[0][9]  ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][0] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][2] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][3] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][5] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][6] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][7] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][8] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[12][9] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][0] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][2] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][6] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][9] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[16][0] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[16][2] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[16][3] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[16][4] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[16][5] ;
; 19.761 ; 19.977       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[16][6] ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; 2.540 ; 2.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; 2.072 ; 2.270 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; 2.522 ; 2.695 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; 2.540 ; 2.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; 2.016 ; 2.145 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 7.275 ; 7.543 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; -1.205 ; -1.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; -1.205 ; -1.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; -1.525 ; -1.665 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; -1.463 ; -1.624 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; -1.418 ; -1.532 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -3.161 ; -3.314 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 3.196 ; 3.207 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 5.610 ; 5.592 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 6.373 ; 6.319 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 5.980 ; 5.885 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 5.990 ; 5.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 5.998 ; 5.897 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 6.018 ; 5.917 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 6.010 ; 5.915 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 5.623 ; 5.557 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 5.623 ; 5.557 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 5.831 ; 5.743 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 5.841 ; 5.753 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 5.868 ; 5.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 5.858 ; 5.765 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 6.366 ; 6.319 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 6.373 ; 6.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 6.373 ; 6.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 6.373 ; 6.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 6.363 ; 6.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 5.325 ; 5.354 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 2.797 ; 2.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 4.024 ; 4.001 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 3.352 ; 3.356 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 3.787 ; 3.763 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 3.797 ; 3.773 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 3.805 ; 3.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 3.825 ; 3.794 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 3.817 ; 3.793 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 3.352 ; 3.356 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 3.352 ; 3.356 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 3.552 ; 3.534 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 3.562 ; 3.544 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 3.588 ; 3.565 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 3.578 ; 3.555 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 3.777 ; 3.792 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 3.784 ; 3.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 3.784 ; 3.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 3.784 ; 3.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 3.774 ; 3.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 4.020 ; 4.003 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 27.353 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; sys_clk                                           ; 9.594  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 19.796 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 27.353 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 12.613     ;
; 27.360 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.605     ;
; 27.363 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[1][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.602     ;
; 27.484 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[18][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.481     ;
; 27.487 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 12.479     ;
; 27.519 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 12.447     ;
; 27.526 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[14][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.439     ;
; 27.529 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[1][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.436     ;
; 27.650 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[18][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.315     ;
; 27.653 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 12.313     ;
; 27.682 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 12.267     ;
; 27.682 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 12.274     ;
; 27.725 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 12.235     ;
; 27.739 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 12.217     ;
; 27.765 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 12.201     ;
; 27.817 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 12.139     ;
; 27.831 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 12.125     ;
; 27.835 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.130     ;
; 27.838 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 12.128     ;
; 27.848 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 12.101     ;
; 27.848 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 12.108     ;
; 27.876 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.089     ;
; 27.891 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[11][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 12.069     ;
; 27.892 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.073     ;
; 27.904 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.061     ;
; 27.905 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 12.051     ;
; 27.913 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 12.050     ;
; 27.918 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.047     ;
; 27.931 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 12.035     ;
; 27.934 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 12.031     ;
; 27.983 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 11.973     ;
; 27.986 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.979     ;
; 27.997 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 11.959     ;
; 28.001 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.964     ;
; 28.002 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[17][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 11.964     ;
; 28.004 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 11.962     ;
; 28.010 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.930     ;
; 28.011 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 11.952     ;
; 28.025 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.939     ;
; 28.026 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[10][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 11.937     ;
; 28.029 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.910     ;
; 28.032 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 11.917     ;
; 28.042 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.923     ;
; 28.058 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.907     ;
; 28.065 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 11.895     ;
; 28.070 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.895     ;
; 28.074 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 11.892     ;
; 28.075 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.890     ;
; 28.079 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 11.884     ;
; 28.084 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[14][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.881     ;
; 28.090 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.875     ;
; 28.091 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.873     ;
; 28.100 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.865     ;
; 28.112 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.853     ;
; 28.122 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 11.833     ;
; 28.124 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.834     ;
; 28.129 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.835     ;
; 28.136 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.804     ;
; 28.139 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[16][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.825     ;
; 28.152 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[6][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.813     ;
; 28.153 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[2][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.812     ;
; 28.155 ; VGA_display:u_VGA_display|snack_l[3] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.784     ;
; 28.168 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[17][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 11.798     ;
; 28.177 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 11.786     ;
; 28.180 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.785     ;
; 28.191 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.773     ;
; 28.192 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 11.768     ;
; 28.192 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[10][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 11.771     ;
; 28.193 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[5][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.772     ;
; 28.198 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 11.751     ;
; 28.206 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.734     ;
; 28.206 ; VGA_display:u_VGA_display|snack_l[5] ; VGA_display:u_VGA_display|snack_x[1][7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.759     ;
; 28.214 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.751     ;
; 28.215 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[20][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 11.751     ;
; 28.218 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[7][3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.747     ;
; 28.221 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[17][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 11.745     ;
; 28.225 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.714     ;
; 28.231 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 11.729     ;
; 28.235 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.729     ;
; 28.236 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[18][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.729     ;
; 28.240 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[5][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.021     ; 11.726     ;
; 28.241 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.724     ;
; 28.251 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[11][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 11.712     ;
; 28.252 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[14][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 11.709     ;
; 28.254 ; VGA_display:u_VGA_display|snack_l[4] ; VGA_display:u_VGA_display|snack_y[18][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.686     ;
; 28.256 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.709     ;
; 28.257 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.707     ;
; 28.262 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[13][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.702     ;
; 28.266 ; VGA_display:u_VGA_display|snack_l[5] ; VGA_display:u_VGA_display|snack_x[11][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 11.694     ;
; 28.273 ; VGA_display:u_VGA_display|snack_l[4] ; VGA_display:u_VGA_display|snack_y[18][8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 11.666     ;
; 28.278 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.687     ;
; 28.278 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[7][4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.687     ;
; 28.285 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[18][3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 11.661     ;
; 28.288 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_y[13][7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 11.667     ;
; 28.290 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[11][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.668     ;
; 28.295 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[13][4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.669     ;
; 28.300 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[6][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 11.661     ;
; 28.305 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[16][6] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 11.659     ;
; 28.319 ; VGA_display:u_VGA_display|snack_l[2] ; VGA_display:u_VGA_display|snack_x[2][6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.646     ;
; 28.323 ; VGA_display:u_VGA_display|snack_l[1] ; VGA_display:u_VGA_display|snack_x[15][9] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 11.642     ;
+--------+--------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; VGA_display:u_VGA_display|snack_y[0][0] ; VGA_display:u_VGA_display|snack_y[0][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; VGA_display:u_VGA_display|snack_x[0][0] ; VGA_display:u_VGA_display|snack_x[0][0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.201 ; VGA_display:u_VGA_display|random_x[7]   ; VGA_display:u_VGA_display|food_x[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; VGA_display:u_VGA_display|random_y[4]   ; VGA_display:u_VGA_display|food_y[4]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.207 ; VGA_drive:u_VGA_drive|cnt_v[9]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; VGA_display:u_VGA_display|random_y[8]   ; VGA_display:u_VGA_display|food_y[8]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.214 ; VGA_display:u_VGA_display|snack_l[9]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.221 ; VGA_drive:u_VGA_drive|cnt_h[9]          ; VGA_drive:u_VGA_drive|cnt_h[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.258 ; VGA_display:u_VGA_display|random_y[7]   ; VGA_display:u_VGA_display|food_y[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.262 ; VGA_display:u_VGA_display|random_x[6]   ; VGA_display:u_VGA_display|food_x[6]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.304 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; VGA_display:u_VGA_display|snack_l[1]    ; VGA_display:u_VGA_display|snack_l[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA_drive:u_VGA_drive|cnt_v[8]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_display:u_VGA_display|snack_l[8]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; VGA_drive:u_VGA_drive|cnt_h[8]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; VGA_drive:u_VGA_drive|cnt_h[7]          ; VGA_drive:u_VGA_drive|cnt_h[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[0]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; VGA_drive:u_VGA_drive|cnt_h[5]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; VGA_display:u_VGA_display|snack_l[0]    ; VGA_display:u_VGA_display|snack_l[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[0]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; VGA_display:u_VGA_display|snack_l[5]    ; VGA_display:u_VGA_display|snack_l[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.359 ; VGA_display:u_VGA_display|random_y[9]   ; VGA_display:u_VGA_display|food_y[9]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.481      ;
; 0.359 ; VGA_display:u_VGA_display|random_y[0]   ; VGA_display:u_VGA_display|food_y[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.481      ;
; 0.364 ; VGA_display:u_VGA_display|direct[0]     ; VGA_display:u_VGA_display|direct[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.484      ;
; 0.368 ; VGA_display:u_VGA_display|direct[1]     ; VGA_display:u_VGA_display|direct[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.390 ; VGA_display:u_VGA_display|snack_l[4]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.428 ; VGA_display:u_VGA_display|random_x[8]   ; VGA_display:u_VGA_display|food_x[8]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.557      ;
; 0.437 ; VGA_display:u_VGA_display|random_y[3]   ; VGA_display:u_VGA_display|food_y[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.550      ;
; 0.438 ; VGA_display:u_VGA_display|random_x[5]   ; VGA_display:u_VGA_display|food_x[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.567      ;
; 0.449 ; VGA_display:u_VGA_display|random_y[6]   ; VGA_display:u_VGA_display|food_y[6]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.571      ;
; 0.453 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; VGA_display:u_VGA_display|snack_l[0]    ; VGA_display:u_VGA_display|snack_l[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.458 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; VGA_drive:u_VGA_drive|cnt_h[7]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; VGA_display:u_VGA_display|direct[3]     ; VGA_display:u_VGA_display|direct[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_drive:u_VGA_drive|cnt_v[8]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; VGA_drive:u_VGA_drive|cnt_h[5]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; VGA_display:u_VGA_display|random_x[2]   ; VGA_display:u_VGA_display|food_x[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.594      ;
; 0.465 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; VGA_display:u_VGA_display|direct[3]     ; VGA_display:u_VGA_display|direct[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; VGA_drive:u_VGA_drive|cnt_v[2]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; VGA_drive:u_VGA_drive|cnt_v[0]          ; VGA_drive:u_VGA_drive|cnt_v[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; VGA_display:u_VGA_display|random_x[4]   ; VGA_display:u_VGA_display|food_x[4]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.596      ;
; 0.467 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[1]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; VGA_display:u_VGA_display|snack_l[3]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; VGA_drive:u_VGA_drive|cnt_v[4]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; VGA_drive:u_VGA_drive|cnt_v[6]          ; VGA_drive:u_VGA_drive|cnt_v[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; VGA_display:u_VGA_display|snack_l[8]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; VGA_drive:u_VGA_drive|cnt_h[0]          ; VGA_drive:u_VGA_drive|cnt_h[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; VGA_drive:u_VGA_drive|cnt_h[8]          ; VGA_drive:u_VGA_drive|cnt_h[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; VGA_display:u_VGA_display|snack_l[5]    ; VGA_display:u_VGA_display|snack_l[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; VGA_drive:u_VGA_drive|cnt_h[2]          ; VGA_drive:u_VGA_drive|cnt_h[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_drive:u_VGA_drive|cnt_h[4]          ; VGA_drive:u_VGA_drive|cnt_h[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; VGA_display:u_VGA_display|snack_l[6]    ; VGA_display:u_VGA_display|snack_l[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_display:u_VGA_display|random_x[9]   ; VGA_display:u_VGA_display|food_x[9]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.602      ;
; 0.475 ; VGA_drive:u_VGA_drive|cnt_h[6]          ; VGA_drive:u_VGA_drive|cnt_h[8]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.481 ; VGA_display:u_VGA_display|snack_l[2]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; VGA_display:u_VGA_display|random_x[3]   ; VGA_display:u_VGA_display|food_x[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.610      ;
; 0.504 ; VGA_display:u_VGA_display|direct[0]     ; VGA_display:u_VGA_display|direct[3]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.505 ; VGA_display:u_VGA_display|direct[2]     ; VGA_display:u_VGA_display|direct[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; VGA_display:u_VGA_display|random_y[2]   ; VGA_display:u_VGA_display|food_y[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.619      ;
; 0.516 ; VGA_display:u_VGA_display|random_x[0]   ; VGA_display:u_VGA_display|food_x[0]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.633      ;
; 0.516 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; VGA_display:u_VGA_display|direct[1]     ; VGA_display:u_VGA_display|direct[2]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; VGA_drive:u_VGA_drive|cnt_v[7]          ; VGA_drive:u_VGA_drive|cnt_v[9]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; VGA_drive:u_VGA_drive|cnt_v[3]          ; VGA_drive:u_VGA_drive|cnt_v[6]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; VGA_drive:u_VGA_drive|cnt_v[1]          ; VGA_drive:u_VGA_drive|cnt_v[4]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; VGA_display:u_VGA_display|snack_l[1]    ; VGA_display:u_VGA_display|snack_l[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; VGA_drive:u_VGA_drive|cnt_h[1]          ; VGA_drive:u_VGA_drive|cnt_h[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; VGA_drive:u_VGA_drive|cnt_v[5]          ; VGA_drive:u_VGA_drive|cnt_v[7]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; VGA_drive:u_VGA_drive|cnt_h[3]          ; VGA_drive:u_VGA_drive|cnt_h[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; VGA_display:u_VGA_display|snack_l[7]    ; VGA_display:u_VGA_display|snack_l[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_drive:u_VGA_drive|cnt_v[9]          ; VGA_drive:u_VGA_drive|cnt_v[5]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_drive:u_VGA_drive|cnt_v[9]          ; VGA_drive:u_VGA_drive|cnt_v[0]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                        ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------+
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[0]      ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[1]      ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[2]      ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|direct[3]      ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[0]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[10]   ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[11]   ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[1]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[2]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[3]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[4]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[5]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[6]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[7]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[8]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|move_cnt[9]    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[0]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[1]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[2]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[3]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[4]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[5]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[6]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[7]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[8]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_l[9]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[10][0] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[10][2] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[10][3] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[10][4] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[10][6] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[10][8] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[10][9] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[11][6] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[11][8] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][3] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][5] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][7] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[14][8] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][7]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[2][8]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[3][7]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[4][0]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[4][2]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[4][4]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[4][6]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[6][6]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[9][0]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[9][5]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[9][6]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_x[9][9]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[10][2] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[10][3] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[10][5] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[10][6] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[10][7] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[10][9] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[12][2] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[12][4] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[12][6] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[12][8] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[13][5] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[13][9] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][0] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][2] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][3] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][4] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][5] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][6] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][7] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][8] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[14][9] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[16][3] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[16][4] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[16][5] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[16][6] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[16][7] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[16][8] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[18][0] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[18][2] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[18][4] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[18][6] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[18][7] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[18][8] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[18][9] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[1][0]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[1][3]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[1][4]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[1][5]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[1][6]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[1][7]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[1][8]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[2][4]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[5][2]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[5][6]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[5][7]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[5][8]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[6][2]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[6][4]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_display:u_VGA_display|snack_y[6][5]  ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; 1.727 ; 2.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; 1.416 ; 1.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; 1.727 ; 2.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; 1.723 ; 2.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; 1.401 ; 1.687 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 4.698 ; 5.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; -0.870 ; -1.200 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; -0.870 ; -1.200 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; -1.097 ; -1.387 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; -1.033 ; -1.335 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; -1.022 ; -1.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -2.097 ; -2.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 2.083 ; 2.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 3.529 ; 3.637 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 4.000 ; 4.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 3.725 ; 3.741 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 3.735 ; 3.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 3.733 ; 3.752 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 3.753 ; 3.772 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 3.755 ; 3.771 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 3.519 ; 3.516 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 3.519 ; 3.516 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 3.634 ; 3.642 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 3.644 ; 3.652 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 3.668 ; 3.678 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 3.658 ; 3.668 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 3.992 ; 4.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 4.000 ; 4.029 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 4.000 ; 4.029 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 4.000 ; 4.029 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 3.990 ; 4.019 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 3.358 ; 3.442 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 1.821 ; 1.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 2.517 ; 2.640 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 2.102 ; 2.175 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 2.358 ; 2.456 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 2.368 ; 2.466 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 2.366 ; 2.466 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 2.386 ; 2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 2.388 ; 2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 2.102 ; 2.175 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 2.102 ; 2.175 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 2.213 ; 2.296 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 2.223 ; 2.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 2.246 ; 2.331 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 2.236 ; 2.321 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 2.380 ; 2.492 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 2.388 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 2.388 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 2.388 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 2.378 ; 2.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 2.499 ; 2.625 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 18.203 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  sys_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 18.203 ; 0.186 ; N/A      ; N/A     ; 19.760              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; 2.898 ; 3.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; 2.359 ; 2.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; 2.868 ; 3.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; 2.898 ; 3.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; 2.290 ; 2.419 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 8.068 ; 8.365 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; key[*]    ; sys_clk    ; -0.870 ; -1.200 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[0]   ; sys_clk    ; -0.870 ; -1.200 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[1]   ; sys_clk    ; -1.097 ; -1.387 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[2]   ; sys_clk    ; -1.033 ; -1.335 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  key[3]   ; sys_clk    ; -1.022 ; -1.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -2.097 ; -2.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 3.506 ; 3.512 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 6.154 ; 6.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 7.010 ; 6.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 6.555 ; 6.484 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 6.565 ; 6.494 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 6.576 ; 6.498 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 6.596 ; 6.518 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 6.585 ; 6.514 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 6.182 ; 6.107 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 6.182 ; 6.107 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 6.407 ; 6.318 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 6.417 ; 6.328 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 6.444 ; 6.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 6.434 ; 6.352 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 7.000 ; 6.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 7.010 ; 6.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 7.010 ; 6.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 7.010 ; 6.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 7.000 ; 6.935 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 5.852 ; 5.903 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; led          ; sys_clk    ; 1.821 ; 1.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 2.517 ; 2.640 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 2.102 ; 2.175 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 2.358 ; 2.456 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 2.368 ; 2.466 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 2.366 ; 2.466 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 2.386 ; 2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 2.388 ; 2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 2.102 ; 2.175 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 2.102 ; 2.175 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 2.213 ; 2.296 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 2.223 ; 2.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 2.246 ; 2.331 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 2.236 ; 2.321 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 2.380 ; 2.492 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 2.388 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 2.388 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 2.388 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 2.378 ; 2.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 2.499 ; 2.625 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20789278 ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20789278 ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 495   ; 495  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 287   ; 287  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Feb 08 14:33:31 2021
Info: Command: quartus_sta VGA_tan -c VGA_tan
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_tan.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 18.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.203               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.835               0.000 sys_clk 
    Info (332119):    19.772               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 20.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.306               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.812               0.000 sys_clk 
    Info (332119):    19.760               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 27.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    27.353               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.796               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Mon Feb 08 14:33:37 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


