plugin -i uhdm
read_uhdm -debug top.uhdm
prep -top \top
write_verilog
write_verilog yosys.sv
sim -clock i -rstlen 10 -vcd dump.vcd
