/** CAN message encoder/decoder: automatically generated - do not edit
  * Generated by dbcc: See https://github.com/howerj/dbcc */
#ifndef VESC_H
#define VESC_H

#include <stdint.h>
#include <stdio.h>

#ifdef __cplusplus
extern "C" { 
#endif

#ifndef PREPACK
#define PREPACK
#endif

#ifndef POSTPACK
#define POSTPACK
#endif

#ifndef DBCC_TIME_STAMP
#define DBCC_TIME_STAMP
typedef uint32_t dbcc_time_stamp_t; /* Time stamp for message; you decide on units */
#endif

#ifndef DBCC_STATUS_ENUM
#define DBCC_STATUS_ENUM
typedef enum {
	DBCC_SIG_STAT_UNINITIALIZED_E = 0, /* Message never sent/received */
	DBCC_SIG_STAT_OK_E            = 1, /* Message ok */
	DBCC_SIG_STAT_ERROR_E         = 2, /* Encode/Decode/Timestamp/Any error */
} dbcc_signal_status_e;
#endif

typedef PREPACK struct {
	int32_t Command_DutyCycle_V1; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x1_VESC_Command_DutyCycle_V1_t;

typedef PREPACK struct {
	int32_t Command_DutyCycle_V2; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x2_VESC_Command_DutyCycle_V2_t;

typedef PREPACK struct {
	int32_t Command_DutyCycle_V3; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x3_VESC_Command_DutyCycle_V3_t;

typedef PREPACK struct {
	int32_t Command_DutyCycle_V4; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x4_VESC_Command_DutyCycle_V4_t;

typedef PREPACK struct {
	int32_t Command_DutyCycle_V5; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x5_VESC_Command_DutyCycle_V5_t;

typedef PREPACK struct {
	int32_t Command_DutyCycle_V6; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x6_VESC_Command_DutyCycle_V6_t;

typedef PREPACK struct {
	int32_t Command_DutyCycle_V7; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x7_VESC_Command_DutyCycle_V7_t;

typedef PREPACK struct {
	int32_t Command_DutyCycle_V8; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0x8_VESC_Command_DutyCycle_V8_t;

typedef PREPACK struct {
	int32_t Command_Current_V1; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x101_VESC_Command_AbsCurrent_V1_t;

typedef PREPACK struct {
	int32_t Command_Current_V2; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x102_VESC_Command_AbsCurrent_V2_t;

typedef PREPACK struct {
	int32_t Command_Current_V3; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x103_VESC_Command_AbsCurrent_V3_t;

typedef PREPACK struct {
	int32_t Command_Current_V4; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x104_VESC_Command_AbsCurrent_V4_t;

typedef PREPACK struct {
	int32_t Command_Current_V5; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x105_VESC_Command_AbsCurrent_V5_t;

typedef PREPACK struct {
	int32_t Command_Current_V6; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x106_VESC_Command_AbsCurrent_V6_t;

typedef PREPACK struct {
	int32_t Command_Current_V7; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x107_VESC_Command_AbsCurrent_V7_t;

typedef PREPACK struct {
	int32_t Command_Current_V8; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x108_VESC_Command_AbsCurrent_V8_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V1; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x201_VESC_Command_AbsBrakeCurrent_V1_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V2; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x202_VESC_Command_AbsBrakeCurrent_V2_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V3; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x203_VESC_Command_AbsBrakeCurrent_V3_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V4; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x204_VESC_Command_AbsBrakeCurrent_V4_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V5; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x205_VESC_Command_AbsBrakeCurrent_V5_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V6; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x206_VESC_Command_AbsBrakeCurrent_V6_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V7; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x207_VESC_Command_AbsBrakeCurrent_V7_t;

typedef PREPACK struct {
	int32_t Command_BrakeCurrent_V8; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0x208_VESC_Command_AbsBrakeCurrent_V8_t;

typedef PREPACK struct {
	int32_t Command_RPM_V1; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x301_VESC_Command_RPM_V1_t;

typedef PREPACK struct {
	int32_t Command_RPM_V2; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x302_VESC_Command_RPM_V2_t;

typedef PREPACK struct {
	int32_t Command_RPM_V3; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x303_VESC_Command_RPM_V3_t;

typedef PREPACK struct {
	int32_t Command_RPM_V4; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x304_VESC_Command_RPM_V4_t;

typedef PREPACK struct {
	int32_t Command_RPM_V5; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x305_VESC_Command_RPM_V5_t;

typedef PREPACK struct {
	int32_t Command_RPM_V6; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x306_VESC_Command_RPM_V6_t;

typedef PREPACK struct {
	int32_t Command_RPM_V7; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x307_VESC_Command_RPM_V7_t;

typedef PREPACK struct {
	int32_t Command_RPM_V8; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x308_VESC_Command_RPM_V8_t;

typedef PREPACK struct {
	int32_t Command_POS_V1; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x401_VESC_Command_POS_V1_t;

typedef PREPACK struct {
	int32_t Command_POS_V2; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x402_VESC_Command_POS_V2_t;

typedef PREPACK struct {
	int32_t Command_POS_V3; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x403_VESC_Command_POS_V3_t;

typedef PREPACK struct {
	int32_t Command_POS_V4; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x404_VESC_Command_POS_V4_t;

typedef PREPACK struct {
	int32_t Command_POS_V5; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x405_VESC_Command_POS_V5_t;

typedef PREPACK struct {
	int32_t Command_POS_V6; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x406_VESC_Command_POS_V6_t;

typedef PREPACK struct {
	int32_t Command_POS_V7; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x407_VESC_Command_POS_V7_t;

typedef PREPACK struct {
	int32_t Command_POS_V8; /* scaling 1.0, offset 0.0, units RPM  */
} POSTPACK can_0x408_VESC_Command_POS_V8_t;

typedef PREPACK struct {
	int32_t Status_RPM_V1; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V1; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V1; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x901_VESC_Status1_V1_t;

typedef PREPACK struct {
	int32_t Status_RPM_V2; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V2; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V2; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x902_VESC_Status1_V2_t;

typedef PREPACK struct {
	int32_t Status_RPM_V3; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V3; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V3; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x903_VESC_Status1_V3_t;

typedef PREPACK struct {
	int32_t Status_RPM_V4; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V4; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V4; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x904_VESC_Status1_V4_t;

typedef PREPACK struct {
	int32_t Status_RPM_V5; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V5; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V5; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x905_VESC_Status1_V5_t;

typedef PREPACK struct {
	int32_t Status_RPM_V6; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V6; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V6; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x906_VESC_Status1_V6_t;

typedef PREPACK struct {
	int32_t Status_RPM_V7; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V7; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V7; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x907_VESC_Status1_V7_t;

typedef PREPACK struct {
	int32_t Status_RPM_V8; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_TotalCurrent_V8; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_DutyCycle_V8; /* scaling 0.1, offset 0.0, units %  */
} POSTPACK can_0x908_VESC_Status1_V8_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V1; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa01_VESC_Command_RelCurrent_V1_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V2; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa02_VESC_Command_RelCurrent_V2_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V3; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa03_VESC_Command_RelCurrent_V3_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V4; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa04_VESC_Command_RelCurrent_V4_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V5; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa05_VESC_Command_RelCurrent_V5_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V6; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa06_VESC_Command_RelCurrent_V6_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V7; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa07_VESC_Command_RelCurrent_V7_t;

typedef PREPACK struct {
	int32_t Command_RelativeCurrent_V8; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xa08_VESC_Command_RelCurrent_V8_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V1; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb01_VESC_Command_RelBrakeCurrent_V1_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V2; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb02_VESC_Command_RelBrakeCurrent_V2_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V3; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb03_VESC_Command_RelBrakeCurrent_V3_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V4; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb04_VESC_Command_RelBrakeCurrent_V4_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V5; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb05_VESC_Command_RelBrakeCurrent_V5_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V6; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb06_VESC_Command_RelBrakeCurrent_V6_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V7; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb07_VESC_Command_RelBrakeCurrent_V7_t;

typedef PREPACK struct {
	int32_t Command_RelativeBrakeCurrent_V8; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xb08_VESC_Command_RelBrakeCurrent_V8_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V1; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc01_VESC_Command_AbsHBrakeCurrent_V1_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V2; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc02_VESC_Command_AbsHBrakeCurrent_V2_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V3; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc03_VESC_Command_AbsHBrakeCurrent_V3_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V4; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc04_VESC_Command_AbsHBrakeCurrent_V4_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V5; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc05_VESC_Command_AbsHBrakeCurrent_V5_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V6; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc06_VESC_Command_AbsHBrakeCurrent_V6_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V7; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc07_VESC_Command_AbsHBrakeCurrent_V7_t;

typedef PREPACK struct {
	int32_t Command_HBrakeCurrent_V8; /* scaling 0.0, offset 0.0, units mA  */
} POSTPACK can_0xc08_VESC_Command_AbsHBrakeCurrent_V8_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V1; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd01_VESC_Command_RelHBrakeCurrent_V1_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V2; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd02_VESC_Command_RelHBrakeCurrent_V2_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V3; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd03_VESC_Command_RelHBrakeCurrent_V3_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V4; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd04_VESC_Command_RelHBrakeCurrent_V4_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V5; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd05_VESC_Command_RelHBrakeCurrent_V5_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V6; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd06_VESC_Command_RelHBrakeCurrent_V6_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V7; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd07_VESC_Command_RelHBrakeCurrent_V7_t;

typedef PREPACK struct {
	int32_t Command_RelativeHBrakeCurrent_V8; /* scaling 0.0, offset 0.0, units %  */
} POSTPACK can_0xd08_VESC_Command_RelHBrakeCurrent_V8_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V1; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V1; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe01_VESC_Status2_V1_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V2; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V2; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe02_VESC_Status2_V2_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V3; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V3; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe03_VESC_Status2_V3_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V4; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V4; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe04_VESC_Status2_V4_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V5; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V5; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe05_VESC_Status2_V5_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V6; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V6; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe06_VESC_Status2_V6_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V7; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V7; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe07_VESC_Status2_V7_t;

typedef PREPACK struct {
	int32_t Status_AmpHours_V8; /* scaling 0.0, offset 0.0, units Ah  */
	int32_t Status_AmpHoursCharged_V8; /* scaling 0.0, offset 0.0, units Ah  */
} POSTPACK can_0xe08_VESC_Status2_V8_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V1; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V1; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf01_VESC_Status3_V1_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V2; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V2; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf02_VESC_Status3_V2_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V3; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V3; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf03_VESC_Status3_V3_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V4; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V4; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf04_VESC_Status3_V4_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V5; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V5; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf05_VESC_Status3_V5_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V6; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V6; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf06_VESC_Status3_V6_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V7; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V7; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf07_VESC_Status3_V7_t;

typedef PREPACK struct {
	int32_t Status_WattHours_V8; /* scaling 0.0, offset 0.0, units Wh  */
	int32_t Status_WattHoursCharged_V8; /* scaling 0.0, offset 0.0, units Wh  */
} POSTPACK can_0xf08_VESC_Status3_V8_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V1; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V1; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V1; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V1; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1001_VESC_Status4_V1_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V2; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V2; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V2; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V2; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1002_VESC_Status4_V2_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V3; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V3; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V3; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V3; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1003_VESC_Status4_V3_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V4; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V4; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V4; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V4; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1004_VESC_Status4_V4_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V5; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V5; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V5; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V5; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1005_VESC_Status4_V5_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V6; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V6; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V6; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V6; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1006_VESC_Status4_V6_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V7; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V7; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V7; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V7; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1007_VESC_Status4_V7_t;

typedef PREPACK struct {
	int16_t Staus_MosfetTemp_V8; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Staus_MotorTemp_V8; /* scaling 0.1, offset 0.0, units �C  */
	int16_t Status_TotalInputCurrent_V8; /* scaling 0.1, offset 0.0, units A  */
	int16_t Status_PIDPos_V8; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1008_VESC_Status4_V8_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V1; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V1; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1501_VESC_Set_CurrentLimitTemp_V1_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V2; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V2; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1502_VESC_Set_CurrentLimitTemp_V2_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V3; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V3; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1503_VESC_Set_CurrentLimitTemp_V3_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V4; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V4; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1504_VESC_Set_CurrentLimitTemp_V4_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V5; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V5; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1505_VESC_Set_CurrentLimitTemp_V5_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V6; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V6; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1506_VESC_Set_CurrentLimitTemp_V6_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V7; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V7; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1507_VESC_Set_CurrentLimitTemp_V7_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V8; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V8; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1508_VESC_Set_CurrentLimitTemp_V8_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V1; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V1; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1601_VESC_Set_CurrentLimitPerm_V1_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V2; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V2; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1602_VESC_Set_CurrentLimitPerm_V2_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V3; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V3; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1603_VESC_Set_CurrentLimitPerm_V3_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V4; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V4; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1604_VESC_Set_CurrentLimitPerm_V4_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V5; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V5; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1605_VESC_Set_CurrentLimitPerm_V5_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V6; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V6; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1606_VESC_Set_CurrentLimitPerm_V6_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V7; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V7; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1607_VESC_Set_CurrentLimitPerm_V7_t;

typedef PREPACK struct {
	int32_t Setting_CurrentLimitMin_V8; /* scaling 0.0, offset 0.0, units none  */
	int32_t Setting_CurrentLimitMax_V8; /* scaling 0.0, offset 0.0, units none  */
} POSTPACK can_0x1608_VESC_Set_CurrentLimitPerm_V8_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V1; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V1; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V1; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b01_VESC_Status5_V1_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V2; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V2; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V2; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b02_VESC_Status5_V2_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V3; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V3; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V3; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b03_VESC_Status5_V3_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V4; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V4; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V4; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b04_VESC_Status5_V4_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V5; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V5; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V5; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b05_VESC_Status5_V5_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V6; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V6; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V6; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b06_VESC_Status5_V6_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V7; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V7; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V7; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b07_VESC_Status5_V7_t;

typedef PREPACK struct {
	int32_t Status_Tachometer_V8; /* scaling 1.0, offset 0.0, units RPM  */
	int16_t Status_InputVoltage_V8; /* scaling 0.1, offset 0.0, units none  */
	int16_t Status_Reserved_V8; /* scaling 1.0, offset 0.0, units none  */
} POSTPACK can_0x1b08_VESC_Status5_V8_t;

typedef PREPACK struct {
	dbcc_time_stamp_t can_0x1_VESC_Command_DutyCycle_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x2_VESC_Command_DutyCycle_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x3_VESC_Command_DutyCycle_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x4_VESC_Command_DutyCycle_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x5_VESC_Command_DutyCycle_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x6_VESC_Command_DutyCycle_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x7_VESC_Command_DutyCycle_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x8_VESC_Command_DutyCycle_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x101_VESC_Command_AbsCurrent_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x102_VESC_Command_AbsCurrent_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x103_VESC_Command_AbsCurrent_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x104_VESC_Command_AbsCurrent_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x105_VESC_Command_AbsCurrent_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x106_VESC_Command_AbsCurrent_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x107_VESC_Command_AbsCurrent_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x108_VESC_Command_AbsCurrent_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x201_VESC_Command_AbsBrakeCurrent_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x202_VESC_Command_AbsBrakeCurrent_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x203_VESC_Command_AbsBrakeCurrent_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x204_VESC_Command_AbsBrakeCurrent_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x205_VESC_Command_AbsBrakeCurrent_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x206_VESC_Command_AbsBrakeCurrent_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x207_VESC_Command_AbsBrakeCurrent_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x208_VESC_Command_AbsBrakeCurrent_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x301_VESC_Command_RPM_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x302_VESC_Command_RPM_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x303_VESC_Command_RPM_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x304_VESC_Command_RPM_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x305_VESC_Command_RPM_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x306_VESC_Command_RPM_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x307_VESC_Command_RPM_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x308_VESC_Command_RPM_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x401_VESC_Command_POS_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x402_VESC_Command_POS_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x403_VESC_Command_POS_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x404_VESC_Command_POS_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x405_VESC_Command_POS_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x406_VESC_Command_POS_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x407_VESC_Command_POS_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x408_VESC_Command_POS_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x901_VESC_Status1_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x902_VESC_Status1_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x903_VESC_Status1_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x904_VESC_Status1_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x905_VESC_Status1_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x906_VESC_Status1_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x907_VESC_Status1_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x908_VESC_Status1_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0xa01_VESC_Command_RelCurrent_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0xa02_VESC_Command_RelCurrent_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0xa03_VESC_Command_RelCurrent_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0xa04_VESC_Command_RelCurrent_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0xa05_VESC_Command_RelCurrent_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0xa06_VESC_Command_RelCurrent_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0xa07_VESC_Command_RelCurrent_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0xa08_VESC_Command_RelCurrent_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0xb01_VESC_Command_RelBrakeCurrent_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0xb02_VESC_Command_RelBrakeCurrent_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0xb03_VESC_Command_RelBrakeCurrent_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0xb04_VESC_Command_RelBrakeCurrent_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0xb05_VESC_Command_RelBrakeCurrent_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0xb06_VESC_Command_RelBrakeCurrent_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0xb07_VESC_Command_RelBrakeCurrent_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0xb08_VESC_Command_RelBrakeCurrent_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0xc01_VESC_Command_AbsHBrakeCurrent_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0xc02_VESC_Command_AbsHBrakeCurrent_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0xc03_VESC_Command_AbsHBrakeCurrent_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0xc04_VESC_Command_AbsHBrakeCurrent_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0xc05_VESC_Command_AbsHBrakeCurrent_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0xc06_VESC_Command_AbsHBrakeCurrent_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0xc07_VESC_Command_AbsHBrakeCurrent_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0xc08_VESC_Command_AbsHBrakeCurrent_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0xd01_VESC_Command_RelHBrakeCurrent_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0xd02_VESC_Command_RelHBrakeCurrent_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0xd03_VESC_Command_RelHBrakeCurrent_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0xd04_VESC_Command_RelHBrakeCurrent_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0xd05_VESC_Command_RelHBrakeCurrent_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0xd06_VESC_Command_RelHBrakeCurrent_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0xd07_VESC_Command_RelHBrakeCurrent_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0xd08_VESC_Command_RelHBrakeCurrent_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0xe01_VESC_Status2_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0xe02_VESC_Status2_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0xe03_VESC_Status2_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0xe04_VESC_Status2_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0xe05_VESC_Status2_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0xe06_VESC_Status2_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0xe07_VESC_Status2_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0xe08_VESC_Status2_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0xf01_VESC_Status3_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0xf02_VESC_Status3_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0xf03_VESC_Status3_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0xf04_VESC_Status3_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0xf05_VESC_Status3_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0xf06_VESC_Status3_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0xf07_VESC_Status3_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0xf08_VESC_Status3_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x1001_VESC_Status4_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x1002_VESC_Status4_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x1003_VESC_Status4_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x1004_VESC_Status4_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x1005_VESC_Status4_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x1006_VESC_Status4_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x1007_VESC_Status4_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x1008_VESC_Status4_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x1501_VESC_Set_CurrentLimitTemp_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x1502_VESC_Set_CurrentLimitTemp_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x1503_VESC_Set_CurrentLimitTemp_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x1504_VESC_Set_CurrentLimitTemp_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x1505_VESC_Set_CurrentLimitTemp_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x1506_VESC_Set_CurrentLimitTemp_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x1507_VESC_Set_CurrentLimitTemp_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x1508_VESC_Set_CurrentLimitTemp_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x1601_VESC_Set_CurrentLimitPerm_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x1602_VESC_Set_CurrentLimitPerm_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x1603_VESC_Set_CurrentLimitPerm_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x1604_VESC_Set_CurrentLimitPerm_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x1605_VESC_Set_CurrentLimitPerm_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x1606_VESC_Set_CurrentLimitPerm_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x1607_VESC_Set_CurrentLimitPerm_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x1608_VESC_Set_CurrentLimitPerm_V8_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b01_VESC_Status5_V1_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b02_VESC_Status5_V2_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b03_VESC_Status5_V3_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b04_VESC_Status5_V4_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b05_VESC_Status5_V5_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b06_VESC_Status5_V6_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b07_VESC_Status5_V7_time_stamp_rx;
	dbcc_time_stamp_t can_0x1b08_VESC_Status5_V8_time_stamp_rx;
	unsigned can_0x1_VESC_Command_DutyCycle_V1_status : 2;
	unsigned can_0x1_VESC_Command_DutyCycle_V1_tx : 1;
	unsigned can_0x1_VESC_Command_DutyCycle_V1_rx : 1;
	unsigned can_0x2_VESC_Command_DutyCycle_V2_status : 2;
	unsigned can_0x2_VESC_Command_DutyCycle_V2_tx : 1;
	unsigned can_0x2_VESC_Command_DutyCycle_V2_rx : 1;
	unsigned can_0x3_VESC_Command_DutyCycle_V3_status : 2;
	unsigned can_0x3_VESC_Command_DutyCycle_V3_tx : 1;
	unsigned can_0x3_VESC_Command_DutyCycle_V3_rx : 1;
	unsigned can_0x4_VESC_Command_DutyCycle_V4_status : 2;
	unsigned can_0x4_VESC_Command_DutyCycle_V4_tx : 1;
	unsigned can_0x4_VESC_Command_DutyCycle_V4_rx : 1;
	unsigned can_0x5_VESC_Command_DutyCycle_V5_status : 2;
	unsigned can_0x5_VESC_Command_DutyCycle_V5_tx : 1;
	unsigned can_0x5_VESC_Command_DutyCycle_V5_rx : 1;
	unsigned can_0x6_VESC_Command_DutyCycle_V6_status : 2;
	unsigned can_0x6_VESC_Command_DutyCycle_V6_tx : 1;
	unsigned can_0x6_VESC_Command_DutyCycle_V6_rx : 1;
	unsigned can_0x7_VESC_Command_DutyCycle_V7_status : 2;
	unsigned can_0x7_VESC_Command_DutyCycle_V7_tx : 1;
	unsigned can_0x7_VESC_Command_DutyCycle_V7_rx : 1;
	unsigned can_0x8_VESC_Command_DutyCycle_V8_status : 2;
	unsigned can_0x8_VESC_Command_DutyCycle_V8_tx : 1;
	unsigned can_0x8_VESC_Command_DutyCycle_V8_rx : 1;
	unsigned can_0x101_VESC_Command_AbsCurrent_V1_status : 2;
	unsigned can_0x101_VESC_Command_AbsCurrent_V1_tx : 1;
	unsigned can_0x101_VESC_Command_AbsCurrent_V1_rx : 1;
	unsigned can_0x102_VESC_Command_AbsCurrent_V2_status : 2;
	unsigned can_0x102_VESC_Command_AbsCurrent_V2_tx : 1;
	unsigned can_0x102_VESC_Command_AbsCurrent_V2_rx : 1;
	unsigned can_0x103_VESC_Command_AbsCurrent_V3_status : 2;
	unsigned can_0x103_VESC_Command_AbsCurrent_V3_tx : 1;
	unsigned can_0x103_VESC_Command_AbsCurrent_V3_rx : 1;
	unsigned can_0x104_VESC_Command_AbsCurrent_V4_status : 2;
	unsigned can_0x104_VESC_Command_AbsCurrent_V4_tx : 1;
	unsigned can_0x104_VESC_Command_AbsCurrent_V4_rx : 1;
	unsigned can_0x105_VESC_Command_AbsCurrent_V5_status : 2;
	unsigned can_0x105_VESC_Command_AbsCurrent_V5_tx : 1;
	unsigned can_0x105_VESC_Command_AbsCurrent_V5_rx : 1;
	unsigned can_0x106_VESC_Command_AbsCurrent_V6_status : 2;
	unsigned can_0x106_VESC_Command_AbsCurrent_V6_tx : 1;
	unsigned can_0x106_VESC_Command_AbsCurrent_V6_rx : 1;
	unsigned can_0x107_VESC_Command_AbsCurrent_V7_status : 2;
	unsigned can_0x107_VESC_Command_AbsCurrent_V7_tx : 1;
	unsigned can_0x107_VESC_Command_AbsCurrent_V7_rx : 1;
	unsigned can_0x108_VESC_Command_AbsCurrent_V8_status : 2;
	unsigned can_0x108_VESC_Command_AbsCurrent_V8_tx : 1;
	unsigned can_0x108_VESC_Command_AbsCurrent_V8_rx : 1;
	unsigned can_0x201_VESC_Command_AbsBrakeCurrent_V1_status : 2;
	unsigned can_0x201_VESC_Command_AbsBrakeCurrent_V1_tx : 1;
	unsigned can_0x201_VESC_Command_AbsBrakeCurrent_V1_rx : 1;
	unsigned can_0x202_VESC_Command_AbsBrakeCurrent_V2_status : 2;
	unsigned can_0x202_VESC_Command_AbsBrakeCurrent_V2_tx : 1;
	unsigned can_0x202_VESC_Command_AbsBrakeCurrent_V2_rx : 1;
	unsigned can_0x203_VESC_Command_AbsBrakeCurrent_V3_status : 2;
	unsigned can_0x203_VESC_Command_AbsBrakeCurrent_V3_tx : 1;
	unsigned can_0x203_VESC_Command_AbsBrakeCurrent_V3_rx : 1;
	unsigned can_0x204_VESC_Command_AbsBrakeCurrent_V4_status : 2;
	unsigned can_0x204_VESC_Command_AbsBrakeCurrent_V4_tx : 1;
	unsigned can_0x204_VESC_Command_AbsBrakeCurrent_V4_rx : 1;
	unsigned can_0x205_VESC_Command_AbsBrakeCurrent_V5_status : 2;
	unsigned can_0x205_VESC_Command_AbsBrakeCurrent_V5_tx : 1;
	unsigned can_0x205_VESC_Command_AbsBrakeCurrent_V5_rx : 1;
	unsigned can_0x206_VESC_Command_AbsBrakeCurrent_V6_status : 2;
	unsigned can_0x206_VESC_Command_AbsBrakeCurrent_V6_tx : 1;
	unsigned can_0x206_VESC_Command_AbsBrakeCurrent_V6_rx : 1;
	unsigned can_0x207_VESC_Command_AbsBrakeCurrent_V7_status : 2;
	unsigned can_0x207_VESC_Command_AbsBrakeCurrent_V7_tx : 1;
	unsigned can_0x207_VESC_Command_AbsBrakeCurrent_V7_rx : 1;
	unsigned can_0x208_VESC_Command_AbsBrakeCurrent_V8_status : 2;
	unsigned can_0x208_VESC_Command_AbsBrakeCurrent_V8_tx : 1;
	unsigned can_0x208_VESC_Command_AbsBrakeCurrent_V8_rx : 1;
	unsigned can_0x301_VESC_Command_RPM_V1_status : 2;
	unsigned can_0x301_VESC_Command_RPM_V1_tx : 1;
	unsigned can_0x301_VESC_Command_RPM_V1_rx : 1;
	unsigned can_0x302_VESC_Command_RPM_V2_status : 2;
	unsigned can_0x302_VESC_Command_RPM_V2_tx : 1;
	unsigned can_0x302_VESC_Command_RPM_V2_rx : 1;
	unsigned can_0x303_VESC_Command_RPM_V3_status : 2;
	unsigned can_0x303_VESC_Command_RPM_V3_tx : 1;
	unsigned can_0x303_VESC_Command_RPM_V3_rx : 1;
	unsigned can_0x304_VESC_Command_RPM_V4_status : 2;
	unsigned can_0x304_VESC_Command_RPM_V4_tx : 1;
	unsigned can_0x304_VESC_Command_RPM_V4_rx : 1;
	unsigned can_0x305_VESC_Command_RPM_V5_status : 2;
	unsigned can_0x305_VESC_Command_RPM_V5_tx : 1;
	unsigned can_0x305_VESC_Command_RPM_V5_rx : 1;
	unsigned can_0x306_VESC_Command_RPM_V6_status : 2;
	unsigned can_0x306_VESC_Command_RPM_V6_tx : 1;
	unsigned can_0x306_VESC_Command_RPM_V6_rx : 1;
	unsigned can_0x307_VESC_Command_RPM_V7_status : 2;
	unsigned can_0x307_VESC_Command_RPM_V7_tx : 1;
	unsigned can_0x307_VESC_Command_RPM_V7_rx : 1;
	unsigned can_0x308_VESC_Command_RPM_V8_status : 2;
	unsigned can_0x308_VESC_Command_RPM_V8_tx : 1;
	unsigned can_0x308_VESC_Command_RPM_V8_rx : 1;
	unsigned can_0x401_VESC_Command_POS_V1_status : 2;
	unsigned can_0x401_VESC_Command_POS_V1_tx : 1;
	unsigned can_0x401_VESC_Command_POS_V1_rx : 1;
	unsigned can_0x402_VESC_Command_POS_V2_status : 2;
	unsigned can_0x402_VESC_Command_POS_V2_tx : 1;
	unsigned can_0x402_VESC_Command_POS_V2_rx : 1;
	unsigned can_0x403_VESC_Command_POS_V3_status : 2;
	unsigned can_0x403_VESC_Command_POS_V3_tx : 1;
	unsigned can_0x403_VESC_Command_POS_V3_rx : 1;
	unsigned can_0x404_VESC_Command_POS_V4_status : 2;
	unsigned can_0x404_VESC_Command_POS_V4_tx : 1;
	unsigned can_0x404_VESC_Command_POS_V4_rx : 1;
	unsigned can_0x405_VESC_Command_POS_V5_status : 2;
	unsigned can_0x405_VESC_Command_POS_V5_tx : 1;
	unsigned can_0x405_VESC_Command_POS_V5_rx : 1;
	unsigned can_0x406_VESC_Command_POS_V6_status : 2;
	unsigned can_0x406_VESC_Command_POS_V6_tx : 1;
	unsigned can_0x406_VESC_Command_POS_V6_rx : 1;
	unsigned can_0x407_VESC_Command_POS_V7_status : 2;
	unsigned can_0x407_VESC_Command_POS_V7_tx : 1;
	unsigned can_0x407_VESC_Command_POS_V7_rx : 1;
	unsigned can_0x408_VESC_Command_POS_V8_status : 2;
	unsigned can_0x408_VESC_Command_POS_V8_tx : 1;
	unsigned can_0x408_VESC_Command_POS_V8_rx : 1;
	unsigned can_0x901_VESC_Status1_V1_status : 2;
	unsigned can_0x901_VESC_Status1_V1_tx : 1;
	unsigned can_0x901_VESC_Status1_V1_rx : 1;
	unsigned can_0x902_VESC_Status1_V2_status : 2;
	unsigned can_0x902_VESC_Status1_V2_tx : 1;
	unsigned can_0x902_VESC_Status1_V2_rx : 1;
	unsigned can_0x903_VESC_Status1_V3_status : 2;
	unsigned can_0x903_VESC_Status1_V3_tx : 1;
	unsigned can_0x903_VESC_Status1_V3_rx : 1;
	unsigned can_0x904_VESC_Status1_V4_status : 2;
	unsigned can_0x904_VESC_Status1_V4_tx : 1;
	unsigned can_0x904_VESC_Status1_V4_rx : 1;
	unsigned can_0x905_VESC_Status1_V5_status : 2;
	unsigned can_0x905_VESC_Status1_V5_tx : 1;
	unsigned can_0x905_VESC_Status1_V5_rx : 1;
	unsigned can_0x906_VESC_Status1_V6_status : 2;
	unsigned can_0x906_VESC_Status1_V6_tx : 1;
	unsigned can_0x906_VESC_Status1_V6_rx : 1;
	unsigned can_0x907_VESC_Status1_V7_status : 2;
	unsigned can_0x907_VESC_Status1_V7_tx : 1;
	unsigned can_0x907_VESC_Status1_V7_rx : 1;
	unsigned can_0x908_VESC_Status1_V8_status : 2;
	unsigned can_0x908_VESC_Status1_V8_tx : 1;
	unsigned can_0x908_VESC_Status1_V8_rx : 1;
	unsigned can_0xa01_VESC_Command_RelCurrent_V1_status : 2;
	unsigned can_0xa01_VESC_Command_RelCurrent_V1_tx : 1;
	unsigned can_0xa01_VESC_Command_RelCurrent_V1_rx : 1;
	unsigned can_0xa02_VESC_Command_RelCurrent_V2_status : 2;
	unsigned can_0xa02_VESC_Command_RelCurrent_V2_tx : 1;
	unsigned can_0xa02_VESC_Command_RelCurrent_V2_rx : 1;
	unsigned can_0xa03_VESC_Command_RelCurrent_V3_status : 2;
	unsigned can_0xa03_VESC_Command_RelCurrent_V3_tx : 1;
	unsigned can_0xa03_VESC_Command_RelCurrent_V3_rx : 1;
	unsigned can_0xa04_VESC_Command_RelCurrent_V4_status : 2;
	unsigned can_0xa04_VESC_Command_RelCurrent_V4_tx : 1;
	unsigned can_0xa04_VESC_Command_RelCurrent_V4_rx : 1;
	unsigned can_0xa05_VESC_Command_RelCurrent_V5_status : 2;
	unsigned can_0xa05_VESC_Command_RelCurrent_V5_tx : 1;
	unsigned can_0xa05_VESC_Command_RelCurrent_V5_rx : 1;
	unsigned can_0xa06_VESC_Command_RelCurrent_V6_status : 2;
	unsigned can_0xa06_VESC_Command_RelCurrent_V6_tx : 1;
	unsigned can_0xa06_VESC_Command_RelCurrent_V6_rx : 1;
	unsigned can_0xa07_VESC_Command_RelCurrent_V7_status : 2;
	unsigned can_0xa07_VESC_Command_RelCurrent_V7_tx : 1;
	unsigned can_0xa07_VESC_Command_RelCurrent_V7_rx : 1;
	unsigned can_0xa08_VESC_Command_RelCurrent_V8_status : 2;
	unsigned can_0xa08_VESC_Command_RelCurrent_V8_tx : 1;
	unsigned can_0xa08_VESC_Command_RelCurrent_V8_rx : 1;
	unsigned can_0xb01_VESC_Command_RelBrakeCurrent_V1_status : 2;
	unsigned can_0xb01_VESC_Command_RelBrakeCurrent_V1_tx : 1;
	unsigned can_0xb01_VESC_Command_RelBrakeCurrent_V1_rx : 1;
	unsigned can_0xb02_VESC_Command_RelBrakeCurrent_V2_status : 2;
	unsigned can_0xb02_VESC_Command_RelBrakeCurrent_V2_tx : 1;
	unsigned can_0xb02_VESC_Command_RelBrakeCurrent_V2_rx : 1;
	unsigned can_0xb03_VESC_Command_RelBrakeCurrent_V3_status : 2;
	unsigned can_0xb03_VESC_Command_RelBrakeCurrent_V3_tx : 1;
	unsigned can_0xb03_VESC_Command_RelBrakeCurrent_V3_rx : 1;
	unsigned can_0xb04_VESC_Command_RelBrakeCurrent_V4_status : 2;
	unsigned can_0xb04_VESC_Command_RelBrakeCurrent_V4_tx : 1;
	unsigned can_0xb04_VESC_Command_RelBrakeCurrent_V4_rx : 1;
	unsigned can_0xb05_VESC_Command_RelBrakeCurrent_V5_status : 2;
	unsigned can_0xb05_VESC_Command_RelBrakeCurrent_V5_tx : 1;
	unsigned can_0xb05_VESC_Command_RelBrakeCurrent_V5_rx : 1;
	unsigned can_0xb06_VESC_Command_RelBrakeCurrent_V6_status : 2;
	unsigned can_0xb06_VESC_Command_RelBrakeCurrent_V6_tx : 1;
	unsigned can_0xb06_VESC_Command_RelBrakeCurrent_V6_rx : 1;
	unsigned can_0xb07_VESC_Command_RelBrakeCurrent_V7_status : 2;
	unsigned can_0xb07_VESC_Command_RelBrakeCurrent_V7_tx : 1;
	unsigned can_0xb07_VESC_Command_RelBrakeCurrent_V7_rx : 1;
	unsigned can_0xb08_VESC_Command_RelBrakeCurrent_V8_status : 2;
	unsigned can_0xb08_VESC_Command_RelBrakeCurrent_V8_tx : 1;
	unsigned can_0xb08_VESC_Command_RelBrakeCurrent_V8_rx : 1;
	unsigned can_0xc01_VESC_Command_AbsHBrakeCurrent_V1_status : 2;
	unsigned can_0xc01_VESC_Command_AbsHBrakeCurrent_V1_tx : 1;
	unsigned can_0xc01_VESC_Command_AbsHBrakeCurrent_V1_rx : 1;
	unsigned can_0xc02_VESC_Command_AbsHBrakeCurrent_V2_status : 2;
	unsigned can_0xc02_VESC_Command_AbsHBrakeCurrent_V2_tx : 1;
	unsigned can_0xc02_VESC_Command_AbsHBrakeCurrent_V2_rx : 1;
	unsigned can_0xc03_VESC_Command_AbsHBrakeCurrent_V3_status : 2;
	unsigned can_0xc03_VESC_Command_AbsHBrakeCurrent_V3_tx : 1;
	unsigned can_0xc03_VESC_Command_AbsHBrakeCurrent_V3_rx : 1;
	unsigned can_0xc04_VESC_Command_AbsHBrakeCurrent_V4_status : 2;
	unsigned can_0xc04_VESC_Command_AbsHBrakeCurrent_V4_tx : 1;
	unsigned can_0xc04_VESC_Command_AbsHBrakeCurrent_V4_rx : 1;
	unsigned can_0xc05_VESC_Command_AbsHBrakeCurrent_V5_status : 2;
	unsigned can_0xc05_VESC_Command_AbsHBrakeCurrent_V5_tx : 1;
	unsigned can_0xc05_VESC_Command_AbsHBrakeCurrent_V5_rx : 1;
	unsigned can_0xc06_VESC_Command_AbsHBrakeCurrent_V6_status : 2;
	unsigned can_0xc06_VESC_Command_AbsHBrakeCurrent_V6_tx : 1;
	unsigned can_0xc06_VESC_Command_AbsHBrakeCurrent_V6_rx : 1;
	unsigned can_0xc07_VESC_Command_AbsHBrakeCurrent_V7_status : 2;
	unsigned can_0xc07_VESC_Command_AbsHBrakeCurrent_V7_tx : 1;
	unsigned can_0xc07_VESC_Command_AbsHBrakeCurrent_V7_rx : 1;
	unsigned can_0xc08_VESC_Command_AbsHBrakeCurrent_V8_status : 2;
	unsigned can_0xc08_VESC_Command_AbsHBrakeCurrent_V8_tx : 1;
	unsigned can_0xc08_VESC_Command_AbsHBrakeCurrent_V8_rx : 1;
	unsigned can_0xd01_VESC_Command_RelHBrakeCurrent_V1_status : 2;
	unsigned can_0xd01_VESC_Command_RelHBrakeCurrent_V1_tx : 1;
	unsigned can_0xd01_VESC_Command_RelHBrakeCurrent_V1_rx : 1;
	unsigned can_0xd02_VESC_Command_RelHBrakeCurrent_V2_status : 2;
	unsigned can_0xd02_VESC_Command_RelHBrakeCurrent_V2_tx : 1;
	unsigned can_0xd02_VESC_Command_RelHBrakeCurrent_V2_rx : 1;
	unsigned can_0xd03_VESC_Command_RelHBrakeCurrent_V3_status : 2;
	unsigned can_0xd03_VESC_Command_RelHBrakeCurrent_V3_tx : 1;
	unsigned can_0xd03_VESC_Command_RelHBrakeCurrent_V3_rx : 1;
	unsigned can_0xd04_VESC_Command_RelHBrakeCurrent_V4_status : 2;
	unsigned can_0xd04_VESC_Command_RelHBrakeCurrent_V4_tx : 1;
	unsigned can_0xd04_VESC_Command_RelHBrakeCurrent_V4_rx : 1;
	unsigned can_0xd05_VESC_Command_RelHBrakeCurrent_V5_status : 2;
	unsigned can_0xd05_VESC_Command_RelHBrakeCurrent_V5_tx : 1;
	unsigned can_0xd05_VESC_Command_RelHBrakeCurrent_V5_rx : 1;
	unsigned can_0xd06_VESC_Command_RelHBrakeCurrent_V6_status : 2;
	unsigned can_0xd06_VESC_Command_RelHBrakeCurrent_V6_tx : 1;
	unsigned can_0xd06_VESC_Command_RelHBrakeCurrent_V6_rx : 1;
	unsigned can_0xd07_VESC_Command_RelHBrakeCurrent_V7_status : 2;
	unsigned can_0xd07_VESC_Command_RelHBrakeCurrent_V7_tx : 1;
	unsigned can_0xd07_VESC_Command_RelHBrakeCurrent_V7_rx : 1;
	unsigned can_0xd08_VESC_Command_RelHBrakeCurrent_V8_status : 2;
	unsigned can_0xd08_VESC_Command_RelHBrakeCurrent_V8_tx : 1;
	unsigned can_0xd08_VESC_Command_RelHBrakeCurrent_V8_rx : 1;
	unsigned can_0xe01_VESC_Status2_V1_status : 2;
	unsigned can_0xe01_VESC_Status2_V1_tx : 1;
	unsigned can_0xe01_VESC_Status2_V1_rx : 1;
	unsigned can_0xe02_VESC_Status2_V2_status : 2;
	unsigned can_0xe02_VESC_Status2_V2_tx : 1;
	unsigned can_0xe02_VESC_Status2_V2_rx : 1;
	unsigned can_0xe03_VESC_Status2_V3_status : 2;
	unsigned can_0xe03_VESC_Status2_V3_tx : 1;
	unsigned can_0xe03_VESC_Status2_V3_rx : 1;
	unsigned can_0xe04_VESC_Status2_V4_status : 2;
	unsigned can_0xe04_VESC_Status2_V4_tx : 1;
	unsigned can_0xe04_VESC_Status2_V4_rx : 1;
	unsigned can_0xe05_VESC_Status2_V5_status : 2;
	unsigned can_0xe05_VESC_Status2_V5_tx : 1;
	unsigned can_0xe05_VESC_Status2_V5_rx : 1;
	unsigned can_0xe06_VESC_Status2_V6_status : 2;
	unsigned can_0xe06_VESC_Status2_V6_tx : 1;
	unsigned can_0xe06_VESC_Status2_V6_rx : 1;
	unsigned can_0xe07_VESC_Status2_V7_status : 2;
	unsigned can_0xe07_VESC_Status2_V7_tx : 1;
	unsigned can_0xe07_VESC_Status2_V7_rx : 1;
	unsigned can_0xe08_VESC_Status2_V8_status : 2;
	unsigned can_0xe08_VESC_Status2_V8_tx : 1;
	unsigned can_0xe08_VESC_Status2_V8_rx : 1;
	unsigned can_0xf01_VESC_Status3_V1_status : 2;
	unsigned can_0xf01_VESC_Status3_V1_tx : 1;
	unsigned can_0xf01_VESC_Status3_V1_rx : 1;
	unsigned can_0xf02_VESC_Status3_V2_status : 2;
	unsigned can_0xf02_VESC_Status3_V2_tx : 1;
	unsigned can_0xf02_VESC_Status3_V2_rx : 1;
	unsigned can_0xf03_VESC_Status3_V3_status : 2;
	unsigned can_0xf03_VESC_Status3_V3_tx : 1;
	unsigned can_0xf03_VESC_Status3_V3_rx : 1;
	unsigned can_0xf04_VESC_Status3_V4_status : 2;
	unsigned can_0xf04_VESC_Status3_V4_tx : 1;
	unsigned can_0xf04_VESC_Status3_V4_rx : 1;
	unsigned can_0xf05_VESC_Status3_V5_status : 2;
	unsigned can_0xf05_VESC_Status3_V5_tx : 1;
	unsigned can_0xf05_VESC_Status3_V5_rx : 1;
	unsigned can_0xf06_VESC_Status3_V6_status : 2;
	unsigned can_0xf06_VESC_Status3_V6_tx : 1;
	unsigned can_0xf06_VESC_Status3_V6_rx : 1;
	unsigned can_0xf07_VESC_Status3_V7_status : 2;
	unsigned can_0xf07_VESC_Status3_V7_tx : 1;
	unsigned can_0xf07_VESC_Status3_V7_rx : 1;
	unsigned can_0xf08_VESC_Status3_V8_status : 2;
	unsigned can_0xf08_VESC_Status3_V8_tx : 1;
	unsigned can_0xf08_VESC_Status3_V8_rx : 1;
	unsigned can_0x1001_VESC_Status4_V1_status : 2;
	unsigned can_0x1001_VESC_Status4_V1_tx : 1;
	unsigned can_0x1001_VESC_Status4_V1_rx : 1;
	unsigned can_0x1002_VESC_Status4_V2_status : 2;
	unsigned can_0x1002_VESC_Status4_V2_tx : 1;
	unsigned can_0x1002_VESC_Status4_V2_rx : 1;
	unsigned can_0x1003_VESC_Status4_V3_status : 2;
	unsigned can_0x1003_VESC_Status4_V3_tx : 1;
	unsigned can_0x1003_VESC_Status4_V3_rx : 1;
	unsigned can_0x1004_VESC_Status4_V4_status : 2;
	unsigned can_0x1004_VESC_Status4_V4_tx : 1;
	unsigned can_0x1004_VESC_Status4_V4_rx : 1;
	unsigned can_0x1005_VESC_Status4_V5_status : 2;
	unsigned can_0x1005_VESC_Status4_V5_tx : 1;
	unsigned can_0x1005_VESC_Status4_V5_rx : 1;
	unsigned can_0x1006_VESC_Status4_V6_status : 2;
	unsigned can_0x1006_VESC_Status4_V6_tx : 1;
	unsigned can_0x1006_VESC_Status4_V6_rx : 1;
	unsigned can_0x1007_VESC_Status4_V7_status : 2;
	unsigned can_0x1007_VESC_Status4_V7_tx : 1;
	unsigned can_0x1007_VESC_Status4_V7_rx : 1;
	unsigned can_0x1008_VESC_Status4_V8_status : 2;
	unsigned can_0x1008_VESC_Status4_V8_tx : 1;
	unsigned can_0x1008_VESC_Status4_V8_rx : 1;
	unsigned can_0x1501_VESC_Set_CurrentLimitTemp_V1_status : 2;
	unsigned can_0x1501_VESC_Set_CurrentLimitTemp_V1_tx : 1;
	unsigned can_0x1501_VESC_Set_CurrentLimitTemp_V1_rx : 1;
	unsigned can_0x1502_VESC_Set_CurrentLimitTemp_V2_status : 2;
	unsigned can_0x1502_VESC_Set_CurrentLimitTemp_V2_tx : 1;
	unsigned can_0x1502_VESC_Set_CurrentLimitTemp_V2_rx : 1;
	unsigned can_0x1503_VESC_Set_CurrentLimitTemp_V3_status : 2;
	unsigned can_0x1503_VESC_Set_CurrentLimitTemp_V3_tx : 1;
	unsigned can_0x1503_VESC_Set_CurrentLimitTemp_V3_rx : 1;
	unsigned can_0x1504_VESC_Set_CurrentLimitTemp_V4_status : 2;
	unsigned can_0x1504_VESC_Set_CurrentLimitTemp_V4_tx : 1;
	unsigned can_0x1504_VESC_Set_CurrentLimitTemp_V4_rx : 1;
	unsigned can_0x1505_VESC_Set_CurrentLimitTemp_V5_status : 2;
	unsigned can_0x1505_VESC_Set_CurrentLimitTemp_V5_tx : 1;
	unsigned can_0x1505_VESC_Set_CurrentLimitTemp_V5_rx : 1;
	unsigned can_0x1506_VESC_Set_CurrentLimitTemp_V6_status : 2;
	unsigned can_0x1506_VESC_Set_CurrentLimitTemp_V6_tx : 1;
	unsigned can_0x1506_VESC_Set_CurrentLimitTemp_V6_rx : 1;
	unsigned can_0x1507_VESC_Set_CurrentLimitTemp_V7_status : 2;
	unsigned can_0x1507_VESC_Set_CurrentLimitTemp_V7_tx : 1;
	unsigned can_0x1507_VESC_Set_CurrentLimitTemp_V7_rx : 1;
	unsigned can_0x1508_VESC_Set_CurrentLimitTemp_V8_status : 2;
	unsigned can_0x1508_VESC_Set_CurrentLimitTemp_V8_tx : 1;
	unsigned can_0x1508_VESC_Set_CurrentLimitTemp_V8_rx : 1;
	unsigned can_0x1601_VESC_Set_CurrentLimitPerm_V1_status : 2;
	unsigned can_0x1601_VESC_Set_CurrentLimitPerm_V1_tx : 1;
	unsigned can_0x1601_VESC_Set_CurrentLimitPerm_V1_rx : 1;
	unsigned can_0x1602_VESC_Set_CurrentLimitPerm_V2_status : 2;
	unsigned can_0x1602_VESC_Set_CurrentLimitPerm_V2_tx : 1;
	unsigned can_0x1602_VESC_Set_CurrentLimitPerm_V2_rx : 1;
	unsigned can_0x1603_VESC_Set_CurrentLimitPerm_V3_status : 2;
	unsigned can_0x1603_VESC_Set_CurrentLimitPerm_V3_tx : 1;
	unsigned can_0x1603_VESC_Set_CurrentLimitPerm_V3_rx : 1;
	unsigned can_0x1604_VESC_Set_CurrentLimitPerm_V4_status : 2;
	unsigned can_0x1604_VESC_Set_CurrentLimitPerm_V4_tx : 1;
	unsigned can_0x1604_VESC_Set_CurrentLimitPerm_V4_rx : 1;
	unsigned can_0x1605_VESC_Set_CurrentLimitPerm_V5_status : 2;
	unsigned can_0x1605_VESC_Set_CurrentLimitPerm_V5_tx : 1;
	unsigned can_0x1605_VESC_Set_CurrentLimitPerm_V5_rx : 1;
	unsigned can_0x1606_VESC_Set_CurrentLimitPerm_V6_status : 2;
	unsigned can_0x1606_VESC_Set_CurrentLimitPerm_V6_tx : 1;
	unsigned can_0x1606_VESC_Set_CurrentLimitPerm_V6_rx : 1;
	unsigned can_0x1607_VESC_Set_CurrentLimitPerm_V7_status : 2;
	unsigned can_0x1607_VESC_Set_CurrentLimitPerm_V7_tx : 1;
	unsigned can_0x1607_VESC_Set_CurrentLimitPerm_V7_rx : 1;
	unsigned can_0x1608_VESC_Set_CurrentLimitPerm_V8_status : 2;
	unsigned can_0x1608_VESC_Set_CurrentLimitPerm_V8_tx : 1;
	unsigned can_0x1608_VESC_Set_CurrentLimitPerm_V8_rx : 1;
	unsigned can_0x1b01_VESC_Status5_V1_status : 2;
	unsigned can_0x1b01_VESC_Status5_V1_tx : 1;
	unsigned can_0x1b01_VESC_Status5_V1_rx : 1;
	unsigned can_0x1b02_VESC_Status5_V2_status : 2;
	unsigned can_0x1b02_VESC_Status5_V2_tx : 1;
	unsigned can_0x1b02_VESC_Status5_V2_rx : 1;
	unsigned can_0x1b03_VESC_Status5_V3_status : 2;
	unsigned can_0x1b03_VESC_Status5_V3_tx : 1;
	unsigned can_0x1b03_VESC_Status5_V3_rx : 1;
	unsigned can_0x1b04_VESC_Status5_V4_status : 2;
	unsigned can_0x1b04_VESC_Status5_V4_tx : 1;
	unsigned can_0x1b04_VESC_Status5_V4_rx : 1;
	unsigned can_0x1b05_VESC_Status5_V5_status : 2;
	unsigned can_0x1b05_VESC_Status5_V5_tx : 1;
	unsigned can_0x1b05_VESC_Status5_V5_rx : 1;
	unsigned can_0x1b06_VESC_Status5_V6_status : 2;
	unsigned can_0x1b06_VESC_Status5_V6_tx : 1;
	unsigned can_0x1b06_VESC_Status5_V6_rx : 1;
	unsigned can_0x1b07_VESC_Status5_V7_status : 2;
	unsigned can_0x1b07_VESC_Status5_V7_tx : 1;
	unsigned can_0x1b07_VESC_Status5_V7_rx : 1;
	unsigned can_0x1b08_VESC_Status5_V8_status : 2;
	unsigned can_0x1b08_VESC_Status5_V8_tx : 1;
	unsigned can_0x1b08_VESC_Status5_V8_rx : 1;
	can_0x1_VESC_Command_DutyCycle_V1_t can_0x1_VESC_Command_DutyCycle_V1;
	can_0x2_VESC_Command_DutyCycle_V2_t can_0x2_VESC_Command_DutyCycle_V2;
	can_0x3_VESC_Command_DutyCycle_V3_t can_0x3_VESC_Command_DutyCycle_V3;
	can_0x4_VESC_Command_DutyCycle_V4_t can_0x4_VESC_Command_DutyCycle_V4;
	can_0x5_VESC_Command_DutyCycle_V5_t can_0x5_VESC_Command_DutyCycle_V5;
	can_0x6_VESC_Command_DutyCycle_V6_t can_0x6_VESC_Command_DutyCycle_V6;
	can_0x7_VESC_Command_DutyCycle_V7_t can_0x7_VESC_Command_DutyCycle_V7;
	can_0x8_VESC_Command_DutyCycle_V8_t can_0x8_VESC_Command_DutyCycle_V8;
	can_0x101_VESC_Command_AbsCurrent_V1_t can_0x101_VESC_Command_AbsCurrent_V1;
	can_0x102_VESC_Command_AbsCurrent_V2_t can_0x102_VESC_Command_AbsCurrent_V2;
	can_0x103_VESC_Command_AbsCurrent_V3_t can_0x103_VESC_Command_AbsCurrent_V3;
	can_0x104_VESC_Command_AbsCurrent_V4_t can_0x104_VESC_Command_AbsCurrent_V4;
	can_0x105_VESC_Command_AbsCurrent_V5_t can_0x105_VESC_Command_AbsCurrent_V5;
	can_0x106_VESC_Command_AbsCurrent_V6_t can_0x106_VESC_Command_AbsCurrent_V6;
	can_0x107_VESC_Command_AbsCurrent_V7_t can_0x107_VESC_Command_AbsCurrent_V7;
	can_0x108_VESC_Command_AbsCurrent_V8_t can_0x108_VESC_Command_AbsCurrent_V8;
	can_0x201_VESC_Command_AbsBrakeCurrent_V1_t can_0x201_VESC_Command_AbsBrakeCurrent_V1;
	can_0x202_VESC_Command_AbsBrakeCurrent_V2_t can_0x202_VESC_Command_AbsBrakeCurrent_V2;
	can_0x203_VESC_Command_AbsBrakeCurrent_V3_t can_0x203_VESC_Command_AbsBrakeCurrent_V3;
	can_0x204_VESC_Command_AbsBrakeCurrent_V4_t can_0x204_VESC_Command_AbsBrakeCurrent_V4;
	can_0x205_VESC_Command_AbsBrakeCurrent_V5_t can_0x205_VESC_Command_AbsBrakeCurrent_V5;
	can_0x206_VESC_Command_AbsBrakeCurrent_V6_t can_0x206_VESC_Command_AbsBrakeCurrent_V6;
	can_0x207_VESC_Command_AbsBrakeCurrent_V7_t can_0x207_VESC_Command_AbsBrakeCurrent_V7;
	can_0x208_VESC_Command_AbsBrakeCurrent_V8_t can_0x208_VESC_Command_AbsBrakeCurrent_V8;
	can_0x301_VESC_Command_RPM_V1_t can_0x301_VESC_Command_RPM_V1;
	can_0x302_VESC_Command_RPM_V2_t can_0x302_VESC_Command_RPM_V2;
	can_0x303_VESC_Command_RPM_V3_t can_0x303_VESC_Command_RPM_V3;
	can_0x304_VESC_Command_RPM_V4_t can_0x304_VESC_Command_RPM_V4;
	can_0x305_VESC_Command_RPM_V5_t can_0x305_VESC_Command_RPM_V5;
	can_0x306_VESC_Command_RPM_V6_t can_0x306_VESC_Command_RPM_V6;
	can_0x307_VESC_Command_RPM_V7_t can_0x307_VESC_Command_RPM_V7;
	can_0x308_VESC_Command_RPM_V8_t can_0x308_VESC_Command_RPM_V8;
	can_0x401_VESC_Command_POS_V1_t can_0x401_VESC_Command_POS_V1;
	can_0x402_VESC_Command_POS_V2_t can_0x402_VESC_Command_POS_V2;
	can_0x403_VESC_Command_POS_V3_t can_0x403_VESC_Command_POS_V3;
	can_0x404_VESC_Command_POS_V4_t can_0x404_VESC_Command_POS_V4;
	can_0x405_VESC_Command_POS_V5_t can_0x405_VESC_Command_POS_V5;
	can_0x406_VESC_Command_POS_V6_t can_0x406_VESC_Command_POS_V6;
	can_0x407_VESC_Command_POS_V7_t can_0x407_VESC_Command_POS_V7;
	can_0x408_VESC_Command_POS_V8_t can_0x408_VESC_Command_POS_V8;
	can_0x901_VESC_Status1_V1_t can_0x901_VESC_Status1_V1;
	can_0x902_VESC_Status1_V2_t can_0x902_VESC_Status1_V2;
	can_0x903_VESC_Status1_V3_t can_0x903_VESC_Status1_V3;
	can_0x904_VESC_Status1_V4_t can_0x904_VESC_Status1_V4;
	can_0x905_VESC_Status1_V5_t can_0x905_VESC_Status1_V5;
	can_0x906_VESC_Status1_V6_t can_0x906_VESC_Status1_V6;
	can_0x907_VESC_Status1_V7_t can_0x907_VESC_Status1_V7;
	can_0x908_VESC_Status1_V8_t can_0x908_VESC_Status1_V8;
	can_0xa01_VESC_Command_RelCurrent_V1_t can_0xa01_VESC_Command_RelCurrent_V1;
	can_0xa02_VESC_Command_RelCurrent_V2_t can_0xa02_VESC_Command_RelCurrent_V2;
	can_0xa03_VESC_Command_RelCurrent_V3_t can_0xa03_VESC_Command_RelCurrent_V3;
	can_0xa04_VESC_Command_RelCurrent_V4_t can_0xa04_VESC_Command_RelCurrent_V4;
	can_0xa05_VESC_Command_RelCurrent_V5_t can_0xa05_VESC_Command_RelCurrent_V5;
	can_0xa06_VESC_Command_RelCurrent_V6_t can_0xa06_VESC_Command_RelCurrent_V6;
	can_0xa07_VESC_Command_RelCurrent_V7_t can_0xa07_VESC_Command_RelCurrent_V7;
	can_0xa08_VESC_Command_RelCurrent_V8_t can_0xa08_VESC_Command_RelCurrent_V8;
	can_0xb01_VESC_Command_RelBrakeCurrent_V1_t can_0xb01_VESC_Command_RelBrakeCurrent_V1;
	can_0xb02_VESC_Command_RelBrakeCurrent_V2_t can_0xb02_VESC_Command_RelBrakeCurrent_V2;
	can_0xb03_VESC_Command_RelBrakeCurrent_V3_t can_0xb03_VESC_Command_RelBrakeCurrent_V3;
	can_0xb04_VESC_Command_RelBrakeCurrent_V4_t can_0xb04_VESC_Command_RelBrakeCurrent_V4;
	can_0xb05_VESC_Command_RelBrakeCurrent_V5_t can_0xb05_VESC_Command_RelBrakeCurrent_V5;
	can_0xb06_VESC_Command_RelBrakeCurrent_V6_t can_0xb06_VESC_Command_RelBrakeCurrent_V6;
	can_0xb07_VESC_Command_RelBrakeCurrent_V7_t can_0xb07_VESC_Command_RelBrakeCurrent_V7;
	can_0xb08_VESC_Command_RelBrakeCurrent_V8_t can_0xb08_VESC_Command_RelBrakeCurrent_V8;
	can_0xc01_VESC_Command_AbsHBrakeCurrent_V1_t can_0xc01_VESC_Command_AbsHBrakeCurrent_V1;
	can_0xc02_VESC_Command_AbsHBrakeCurrent_V2_t can_0xc02_VESC_Command_AbsHBrakeCurrent_V2;
	can_0xc03_VESC_Command_AbsHBrakeCurrent_V3_t can_0xc03_VESC_Command_AbsHBrakeCurrent_V3;
	can_0xc04_VESC_Command_AbsHBrakeCurrent_V4_t can_0xc04_VESC_Command_AbsHBrakeCurrent_V4;
	can_0xc05_VESC_Command_AbsHBrakeCurrent_V5_t can_0xc05_VESC_Command_AbsHBrakeCurrent_V5;
	can_0xc06_VESC_Command_AbsHBrakeCurrent_V6_t can_0xc06_VESC_Command_AbsHBrakeCurrent_V6;
	can_0xc07_VESC_Command_AbsHBrakeCurrent_V7_t can_0xc07_VESC_Command_AbsHBrakeCurrent_V7;
	can_0xc08_VESC_Command_AbsHBrakeCurrent_V8_t can_0xc08_VESC_Command_AbsHBrakeCurrent_V8;
	can_0xd01_VESC_Command_RelHBrakeCurrent_V1_t can_0xd01_VESC_Command_RelHBrakeCurrent_V1;
	can_0xd02_VESC_Command_RelHBrakeCurrent_V2_t can_0xd02_VESC_Command_RelHBrakeCurrent_V2;
	can_0xd03_VESC_Command_RelHBrakeCurrent_V3_t can_0xd03_VESC_Command_RelHBrakeCurrent_V3;
	can_0xd04_VESC_Command_RelHBrakeCurrent_V4_t can_0xd04_VESC_Command_RelHBrakeCurrent_V4;
	can_0xd05_VESC_Command_RelHBrakeCurrent_V5_t can_0xd05_VESC_Command_RelHBrakeCurrent_V5;
	can_0xd06_VESC_Command_RelHBrakeCurrent_V6_t can_0xd06_VESC_Command_RelHBrakeCurrent_V6;
	can_0xd07_VESC_Command_RelHBrakeCurrent_V7_t can_0xd07_VESC_Command_RelHBrakeCurrent_V7;
	can_0xd08_VESC_Command_RelHBrakeCurrent_V8_t can_0xd08_VESC_Command_RelHBrakeCurrent_V8;
	can_0xe01_VESC_Status2_V1_t can_0xe01_VESC_Status2_V1;
	can_0xe02_VESC_Status2_V2_t can_0xe02_VESC_Status2_V2;
	can_0xe03_VESC_Status2_V3_t can_0xe03_VESC_Status2_V3;
	can_0xe04_VESC_Status2_V4_t can_0xe04_VESC_Status2_V4;
	can_0xe05_VESC_Status2_V5_t can_0xe05_VESC_Status2_V5;
	can_0xe06_VESC_Status2_V6_t can_0xe06_VESC_Status2_V6;
	can_0xe07_VESC_Status2_V7_t can_0xe07_VESC_Status2_V7;
	can_0xe08_VESC_Status2_V8_t can_0xe08_VESC_Status2_V8;
	can_0xf01_VESC_Status3_V1_t can_0xf01_VESC_Status3_V1;
	can_0xf02_VESC_Status3_V2_t can_0xf02_VESC_Status3_V2;
	can_0xf03_VESC_Status3_V3_t can_0xf03_VESC_Status3_V3;
	can_0xf04_VESC_Status3_V4_t can_0xf04_VESC_Status3_V4;
	can_0xf05_VESC_Status3_V5_t can_0xf05_VESC_Status3_V5;
	can_0xf06_VESC_Status3_V6_t can_0xf06_VESC_Status3_V6;
	can_0xf07_VESC_Status3_V7_t can_0xf07_VESC_Status3_V7;
	can_0xf08_VESC_Status3_V8_t can_0xf08_VESC_Status3_V8;
	can_0x1001_VESC_Status4_V1_t can_0x1001_VESC_Status4_V1;
	can_0x1002_VESC_Status4_V2_t can_0x1002_VESC_Status4_V2;
	can_0x1003_VESC_Status4_V3_t can_0x1003_VESC_Status4_V3;
	can_0x1004_VESC_Status4_V4_t can_0x1004_VESC_Status4_V4;
	can_0x1005_VESC_Status4_V5_t can_0x1005_VESC_Status4_V5;
	can_0x1006_VESC_Status4_V6_t can_0x1006_VESC_Status4_V6;
	can_0x1007_VESC_Status4_V7_t can_0x1007_VESC_Status4_V7;
	can_0x1008_VESC_Status4_V8_t can_0x1008_VESC_Status4_V8;
	can_0x1501_VESC_Set_CurrentLimitTemp_V1_t can_0x1501_VESC_Set_CurrentLimitTemp_V1;
	can_0x1502_VESC_Set_CurrentLimitTemp_V2_t can_0x1502_VESC_Set_CurrentLimitTemp_V2;
	can_0x1503_VESC_Set_CurrentLimitTemp_V3_t can_0x1503_VESC_Set_CurrentLimitTemp_V3;
	can_0x1504_VESC_Set_CurrentLimitTemp_V4_t can_0x1504_VESC_Set_CurrentLimitTemp_V4;
	can_0x1505_VESC_Set_CurrentLimitTemp_V5_t can_0x1505_VESC_Set_CurrentLimitTemp_V5;
	can_0x1506_VESC_Set_CurrentLimitTemp_V6_t can_0x1506_VESC_Set_CurrentLimitTemp_V6;
	can_0x1507_VESC_Set_CurrentLimitTemp_V7_t can_0x1507_VESC_Set_CurrentLimitTemp_V7;
	can_0x1508_VESC_Set_CurrentLimitTemp_V8_t can_0x1508_VESC_Set_CurrentLimitTemp_V8;
	can_0x1601_VESC_Set_CurrentLimitPerm_V1_t can_0x1601_VESC_Set_CurrentLimitPerm_V1;
	can_0x1602_VESC_Set_CurrentLimitPerm_V2_t can_0x1602_VESC_Set_CurrentLimitPerm_V2;
	can_0x1603_VESC_Set_CurrentLimitPerm_V3_t can_0x1603_VESC_Set_CurrentLimitPerm_V3;
	can_0x1604_VESC_Set_CurrentLimitPerm_V4_t can_0x1604_VESC_Set_CurrentLimitPerm_V4;
	can_0x1605_VESC_Set_CurrentLimitPerm_V5_t can_0x1605_VESC_Set_CurrentLimitPerm_V5;
	can_0x1606_VESC_Set_CurrentLimitPerm_V6_t can_0x1606_VESC_Set_CurrentLimitPerm_V6;
	can_0x1607_VESC_Set_CurrentLimitPerm_V7_t can_0x1607_VESC_Set_CurrentLimitPerm_V7;
	can_0x1608_VESC_Set_CurrentLimitPerm_V8_t can_0x1608_VESC_Set_CurrentLimitPerm_V8;
	can_0x1b01_VESC_Status5_V1_t can_0x1b01_VESC_Status5_V1;
	can_0x1b02_VESC_Status5_V2_t can_0x1b02_VESC_Status5_V2;
	can_0x1b03_VESC_Status5_V3_t can_0x1b03_VESC_Status5_V3;
	can_0x1b04_VESC_Status5_V4_t can_0x1b04_VESC_Status5_V4;
	can_0x1b05_VESC_Status5_V5_t can_0x1b05_VESC_Status5_V5;
	can_0x1b06_VESC_Status5_V6_t can_0x1b06_VESC_Status5_V6;
	can_0x1b07_VESC_Status5_V7_t can_0x1b07_VESC_Status5_V7;
	can_0x1b08_VESC_Status5_V8_t can_0x1b08_VESC_Status5_V8;
} POSTPACK can_obj_vesc_h_t;

int unpack_message(can_obj_vesc_h_t *o, const unsigned long id, uint64_t data, uint8_t dlc, dbcc_time_stamp_t time_stamp);
int pack_message(can_obj_vesc_h_t *o, const unsigned long id, uint64_t *data);
int print_message(const can_obj_vesc_h_t *o, const unsigned long id, FILE *output);

int decode_can_0x1_Command_DutyCycle_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1_Command_DutyCycle_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0x2_Command_DutyCycle_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x2_Command_DutyCycle_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0x3_Command_DutyCycle_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x3_Command_DutyCycle_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0x4_Command_DutyCycle_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x4_Command_DutyCycle_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0x5_Command_DutyCycle_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x5_Command_DutyCycle_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0x6_Command_DutyCycle_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x6_Command_DutyCycle_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0x7_Command_DutyCycle_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x7_Command_DutyCycle_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0x8_Command_DutyCycle_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x8_Command_DutyCycle_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0x101_Command_Current_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x101_Command_Current_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0x102_Command_Current_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x102_Command_Current_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0x103_Command_Current_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x103_Command_Current_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0x104_Command_Current_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x104_Command_Current_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0x105_Command_Current_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x105_Command_Current_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0x106_Command_Current_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x106_Command_Current_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0x107_Command_Current_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x107_Command_Current_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0x108_Command_Current_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x108_Command_Current_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0x201_Command_BrakeCurrent_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x201_Command_BrakeCurrent_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0x202_Command_BrakeCurrent_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x202_Command_BrakeCurrent_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0x203_Command_BrakeCurrent_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x203_Command_BrakeCurrent_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0x204_Command_BrakeCurrent_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x204_Command_BrakeCurrent_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0x205_Command_BrakeCurrent_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x205_Command_BrakeCurrent_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0x206_Command_BrakeCurrent_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x206_Command_BrakeCurrent_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0x207_Command_BrakeCurrent_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x207_Command_BrakeCurrent_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0x208_Command_BrakeCurrent_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x208_Command_BrakeCurrent_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0x301_Command_RPM_V1(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x301_Command_RPM_V1(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x302_Command_RPM_V2(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x302_Command_RPM_V2(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x303_Command_RPM_V3(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x303_Command_RPM_V3(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x304_Command_RPM_V4(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x304_Command_RPM_V4(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x305_Command_RPM_V5(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x305_Command_RPM_V5(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x306_Command_RPM_V6(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x306_Command_RPM_V6(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x307_Command_RPM_V7(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x307_Command_RPM_V7(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x308_Command_RPM_V8(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x308_Command_RPM_V8(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x401_Command_POS_V1(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x401_Command_POS_V1(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x402_Command_POS_V2(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x402_Command_POS_V2(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x403_Command_POS_V3(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x403_Command_POS_V3(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x404_Command_POS_V4(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x404_Command_POS_V4(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x405_Command_POS_V5(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x405_Command_POS_V5(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x406_Command_POS_V6(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x406_Command_POS_V6(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x407_Command_POS_V7(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x407_Command_POS_V7(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x408_Command_POS_V8(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x408_Command_POS_V8(can_obj_vesc_h_t *o, int32_t in);


int decode_can_0x901_Status_RPM_V1(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x901_Status_RPM_V1(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x901_Status_TotalCurrent_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x901_Status_TotalCurrent_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0x901_Status_DutyCycle_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x901_Status_DutyCycle_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0x902_Status_RPM_V2(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x902_Status_RPM_V2(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x902_Status_TotalCurrent_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x902_Status_TotalCurrent_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0x902_Status_DutyCycle_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x902_Status_DutyCycle_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0x903_Status_RPM_V3(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x903_Status_RPM_V3(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x903_Status_TotalCurrent_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x903_Status_TotalCurrent_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0x903_Status_DutyCycle_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x903_Status_DutyCycle_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0x904_Status_RPM_V4(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x904_Status_RPM_V4(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x904_Status_TotalCurrent_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x904_Status_TotalCurrent_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0x904_Status_DutyCycle_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x904_Status_DutyCycle_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0x905_Status_RPM_V5(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x905_Status_RPM_V5(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x905_Status_TotalCurrent_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x905_Status_TotalCurrent_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0x905_Status_DutyCycle_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x905_Status_DutyCycle_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0x906_Status_RPM_V6(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x906_Status_RPM_V6(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x906_Status_TotalCurrent_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x906_Status_TotalCurrent_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0x906_Status_DutyCycle_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x906_Status_DutyCycle_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0x907_Status_RPM_V7(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x907_Status_RPM_V7(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x907_Status_TotalCurrent_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x907_Status_TotalCurrent_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0x907_Status_DutyCycle_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x907_Status_DutyCycle_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0x908_Status_RPM_V8(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x908_Status_RPM_V8(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x908_Status_TotalCurrent_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x908_Status_TotalCurrent_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0x908_Status_DutyCycle_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x908_Status_DutyCycle_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0xa01_Command_RelativeCurrent_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa01_Command_RelativeCurrent_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0xa02_Command_RelativeCurrent_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa02_Command_RelativeCurrent_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0xa03_Command_RelativeCurrent_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa03_Command_RelativeCurrent_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0xa04_Command_RelativeCurrent_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa04_Command_RelativeCurrent_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0xa05_Command_RelativeCurrent_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa05_Command_RelativeCurrent_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0xa06_Command_RelativeCurrent_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa06_Command_RelativeCurrent_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0xa07_Command_RelativeCurrent_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa07_Command_RelativeCurrent_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0xa08_Command_RelativeCurrent_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xa08_Command_RelativeCurrent_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0xb01_Command_RelativeBrakeCurrent_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb01_Command_RelativeBrakeCurrent_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0xb02_Command_RelativeBrakeCurrent_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb02_Command_RelativeBrakeCurrent_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0xb03_Command_RelativeBrakeCurrent_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb03_Command_RelativeBrakeCurrent_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0xb04_Command_RelativeBrakeCurrent_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb04_Command_RelativeBrakeCurrent_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0xb05_Command_RelativeBrakeCurrent_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb05_Command_RelativeBrakeCurrent_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0xb06_Command_RelativeBrakeCurrent_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb06_Command_RelativeBrakeCurrent_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0xb07_Command_RelativeBrakeCurrent_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb07_Command_RelativeBrakeCurrent_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0xb08_Command_RelativeBrakeCurrent_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xb08_Command_RelativeBrakeCurrent_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0xc01_Command_HBrakeCurrent_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc01_Command_HBrakeCurrent_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0xc02_Command_HBrakeCurrent_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc02_Command_HBrakeCurrent_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0xc03_Command_HBrakeCurrent_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc03_Command_HBrakeCurrent_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0xc04_Command_HBrakeCurrent_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc04_Command_HBrakeCurrent_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0xc05_Command_HBrakeCurrent_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc05_Command_HBrakeCurrent_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0xc06_Command_HBrakeCurrent_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc06_Command_HBrakeCurrent_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0xc07_Command_HBrakeCurrent_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc07_Command_HBrakeCurrent_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0xc08_Command_HBrakeCurrent_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xc08_Command_HBrakeCurrent_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0xd01_Command_RelativeHBrakeCurrent_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd01_Command_RelativeHBrakeCurrent_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0xd02_Command_RelativeHBrakeCurrent_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd02_Command_RelativeHBrakeCurrent_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0xd03_Command_RelativeHBrakeCurrent_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd03_Command_RelativeHBrakeCurrent_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0xd04_Command_RelativeHBrakeCurrent_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd04_Command_RelativeHBrakeCurrent_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0xd05_Command_RelativeHBrakeCurrent_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd05_Command_RelativeHBrakeCurrent_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0xd06_Command_RelativeHBrakeCurrent_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd06_Command_RelativeHBrakeCurrent_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0xd07_Command_RelativeHBrakeCurrent_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd07_Command_RelativeHBrakeCurrent_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0xd08_Command_RelativeHBrakeCurrent_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xd08_Command_RelativeHBrakeCurrent_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0xe01_Status_AmpHours_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe01_Status_AmpHours_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0xe01_Status_AmpHoursCharged_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe01_Status_AmpHoursCharged_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0xe02_Status_AmpHours_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe02_Status_AmpHours_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0xe02_Status_AmpHoursCharged_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe02_Status_AmpHoursCharged_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0xe03_Status_AmpHours_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe03_Status_AmpHours_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0xe03_Status_AmpHoursCharged_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe03_Status_AmpHoursCharged_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0xe04_Status_AmpHours_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe04_Status_AmpHours_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0xe04_Status_AmpHoursCharged_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe04_Status_AmpHoursCharged_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0xe05_Status_AmpHours_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe05_Status_AmpHours_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0xe05_Status_AmpHoursCharged_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe05_Status_AmpHoursCharged_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0xe06_Status_AmpHours_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe06_Status_AmpHours_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0xe06_Status_AmpHoursCharged_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe06_Status_AmpHoursCharged_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0xe07_Status_AmpHours_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe07_Status_AmpHours_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0xe07_Status_AmpHoursCharged_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe07_Status_AmpHoursCharged_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0xe08_Status_AmpHours_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe08_Status_AmpHours_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0xe08_Status_AmpHoursCharged_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xe08_Status_AmpHoursCharged_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0xf01_Status_WattHours_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf01_Status_WattHours_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0xf01_Status_WattHoursCharged_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf01_Status_WattHoursCharged_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0xf02_Status_WattHours_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf02_Status_WattHours_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0xf02_Status_WattHoursCharged_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf02_Status_WattHoursCharged_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0xf03_Status_WattHours_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf03_Status_WattHours_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0xf03_Status_WattHoursCharged_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf03_Status_WattHoursCharged_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0xf04_Status_WattHours_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf04_Status_WattHours_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0xf04_Status_WattHoursCharged_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf04_Status_WattHoursCharged_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0xf05_Status_WattHours_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf05_Status_WattHours_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0xf05_Status_WattHoursCharged_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf05_Status_WattHoursCharged_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0xf06_Status_WattHours_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf06_Status_WattHours_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0xf06_Status_WattHoursCharged_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf06_Status_WattHoursCharged_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0xf07_Status_WattHours_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf07_Status_WattHours_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0xf07_Status_WattHoursCharged_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf07_Status_WattHoursCharged_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0xf08_Status_WattHours_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf08_Status_WattHours_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0xf08_Status_WattHoursCharged_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0xf08_Status_WattHoursCharged_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0x1001_Staus_MosfetTemp_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1001_Staus_MosfetTemp_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0x1001_Staus_MotorTemp_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1001_Staus_MotorTemp_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0x1001_Status_TotalInputCurrent_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1001_Status_TotalInputCurrent_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0x1001_Status_PIDPos_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1001_Status_PIDPos_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0x1002_Staus_MosfetTemp_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1002_Staus_MosfetTemp_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0x1002_Staus_MotorTemp_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1002_Staus_MotorTemp_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0x1002_Status_TotalInputCurrent_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1002_Status_TotalInputCurrent_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0x1002_Status_PIDPos_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1002_Status_PIDPos_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0x1003_Staus_MosfetTemp_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1003_Staus_MosfetTemp_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0x1003_Staus_MotorTemp_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1003_Staus_MotorTemp_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0x1003_Status_TotalInputCurrent_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1003_Status_TotalInputCurrent_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0x1003_Status_PIDPos_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1003_Status_PIDPos_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0x1004_Staus_MosfetTemp_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1004_Staus_MosfetTemp_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0x1004_Staus_MotorTemp_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1004_Staus_MotorTemp_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0x1004_Status_TotalInputCurrent_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1004_Status_TotalInputCurrent_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0x1004_Status_PIDPos_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1004_Status_PIDPos_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0x1005_Staus_MosfetTemp_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1005_Staus_MosfetTemp_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0x1005_Staus_MotorTemp_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1005_Staus_MotorTemp_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0x1005_Status_TotalInputCurrent_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1005_Status_TotalInputCurrent_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0x1005_Status_PIDPos_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1005_Status_PIDPos_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0x1006_Staus_MosfetTemp_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1006_Staus_MosfetTemp_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0x1006_Staus_MotorTemp_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1006_Staus_MotorTemp_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0x1006_Status_TotalInputCurrent_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1006_Status_TotalInputCurrent_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0x1006_Status_PIDPos_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1006_Status_PIDPos_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0x1007_Staus_MosfetTemp_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1007_Staus_MosfetTemp_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0x1007_Staus_MotorTemp_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1007_Staus_MotorTemp_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0x1007_Status_TotalInputCurrent_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1007_Status_TotalInputCurrent_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0x1007_Status_PIDPos_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1007_Status_PIDPos_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0x1008_Staus_MosfetTemp_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1008_Staus_MosfetTemp_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0x1008_Staus_MotorTemp_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1008_Staus_MotorTemp_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0x1008_Status_TotalInputCurrent_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1008_Status_TotalInputCurrent_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0x1008_Status_PIDPos_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1008_Status_PIDPos_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0x1501_Setting_CurrentLimitMin_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1501_Setting_CurrentLimitMin_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0x1501_Setting_CurrentLimitMax_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1501_Setting_CurrentLimitMax_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0x1502_Setting_CurrentLimitMin_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1502_Setting_CurrentLimitMin_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0x1502_Setting_CurrentLimitMax_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1502_Setting_CurrentLimitMax_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0x1503_Setting_CurrentLimitMin_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1503_Setting_CurrentLimitMin_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0x1503_Setting_CurrentLimitMax_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1503_Setting_CurrentLimitMax_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0x1504_Setting_CurrentLimitMin_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1504_Setting_CurrentLimitMin_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0x1504_Setting_CurrentLimitMax_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1504_Setting_CurrentLimitMax_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0x1505_Setting_CurrentLimitMin_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1505_Setting_CurrentLimitMin_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0x1505_Setting_CurrentLimitMax_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1505_Setting_CurrentLimitMax_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0x1506_Setting_CurrentLimitMin_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1506_Setting_CurrentLimitMin_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0x1506_Setting_CurrentLimitMax_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1506_Setting_CurrentLimitMax_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0x1507_Setting_CurrentLimitMin_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1507_Setting_CurrentLimitMin_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0x1507_Setting_CurrentLimitMax_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1507_Setting_CurrentLimitMax_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0x1508_Setting_CurrentLimitMin_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1508_Setting_CurrentLimitMin_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0x1508_Setting_CurrentLimitMax_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1508_Setting_CurrentLimitMax_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0x1601_Setting_CurrentLimitMin_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1601_Setting_CurrentLimitMin_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0x1601_Setting_CurrentLimitMax_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1601_Setting_CurrentLimitMax_V1(can_obj_vesc_h_t *o, double in);


int decode_can_0x1602_Setting_CurrentLimitMin_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1602_Setting_CurrentLimitMin_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0x1602_Setting_CurrentLimitMax_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1602_Setting_CurrentLimitMax_V2(can_obj_vesc_h_t *o, double in);


int decode_can_0x1603_Setting_CurrentLimitMin_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1603_Setting_CurrentLimitMin_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0x1603_Setting_CurrentLimitMax_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1603_Setting_CurrentLimitMax_V3(can_obj_vesc_h_t *o, double in);


int decode_can_0x1604_Setting_CurrentLimitMin_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1604_Setting_CurrentLimitMin_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0x1604_Setting_CurrentLimitMax_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1604_Setting_CurrentLimitMax_V4(can_obj_vesc_h_t *o, double in);


int decode_can_0x1605_Setting_CurrentLimitMin_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1605_Setting_CurrentLimitMin_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0x1605_Setting_CurrentLimitMax_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1605_Setting_CurrentLimitMax_V5(can_obj_vesc_h_t *o, double in);


int decode_can_0x1606_Setting_CurrentLimitMin_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1606_Setting_CurrentLimitMin_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0x1606_Setting_CurrentLimitMax_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1606_Setting_CurrentLimitMax_V6(can_obj_vesc_h_t *o, double in);


int decode_can_0x1607_Setting_CurrentLimitMin_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1607_Setting_CurrentLimitMin_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0x1607_Setting_CurrentLimitMax_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1607_Setting_CurrentLimitMax_V7(can_obj_vesc_h_t *o, double in);


int decode_can_0x1608_Setting_CurrentLimitMin_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1608_Setting_CurrentLimitMin_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0x1608_Setting_CurrentLimitMax_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1608_Setting_CurrentLimitMax_V8(can_obj_vesc_h_t *o, double in);


int decode_can_0x1b01_Status_Tachometer_V1(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b01_Status_Tachometer_V1(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b01_Status_InputVoltage_V1(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b01_Status_InputVoltage_V1(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b01_Status_Reserved_V1(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b01_Status_Reserved_V1(can_obj_vesc_h_t *o, int16_t in);


int decode_can_0x1b02_Status_Tachometer_V2(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b02_Status_Tachometer_V2(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b02_Status_InputVoltage_V2(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b02_Status_InputVoltage_V2(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b02_Status_Reserved_V2(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b02_Status_Reserved_V2(can_obj_vesc_h_t *o, int16_t in);


int decode_can_0x1b03_Status_Tachometer_V3(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b03_Status_Tachometer_V3(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b03_Status_InputVoltage_V3(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b03_Status_InputVoltage_V3(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b03_Status_Reserved_V3(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b03_Status_Reserved_V3(can_obj_vesc_h_t *o, int16_t in);


int decode_can_0x1b04_Status_Tachometer_V4(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b04_Status_Tachometer_V4(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b04_Status_InputVoltage_V4(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b04_Status_InputVoltage_V4(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b04_Status_Reserved_V4(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b04_Status_Reserved_V4(can_obj_vesc_h_t *o, int16_t in);


int decode_can_0x1b05_Status_Tachometer_V5(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b05_Status_Tachometer_V5(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b05_Status_InputVoltage_V5(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b05_Status_InputVoltage_V5(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b05_Status_Reserved_V5(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b05_Status_Reserved_V5(can_obj_vesc_h_t *o, int16_t in);


int decode_can_0x1b06_Status_Tachometer_V6(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b06_Status_Tachometer_V6(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b06_Status_InputVoltage_V6(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b06_Status_InputVoltage_V6(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b06_Status_Reserved_V6(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b06_Status_Reserved_V6(can_obj_vesc_h_t *o, int16_t in);


int decode_can_0x1b07_Status_Tachometer_V7(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b07_Status_Tachometer_V7(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b07_Status_InputVoltage_V7(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b07_Status_InputVoltage_V7(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b07_Status_Reserved_V7(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b07_Status_Reserved_V7(can_obj_vesc_h_t *o, int16_t in);


int decode_can_0x1b08_Status_Tachometer_V8(const can_obj_vesc_h_t *o, int32_t *out);
int encode_can_0x1b08_Status_Tachometer_V8(can_obj_vesc_h_t *o, int32_t in);
int decode_can_0x1b08_Status_InputVoltage_V8(const can_obj_vesc_h_t *o, double *out);
int encode_can_0x1b08_Status_InputVoltage_V8(can_obj_vesc_h_t *o, double in);
int decode_can_0x1b08_Status_Reserved_V8(const can_obj_vesc_h_t *o, int16_t *out);
int encode_can_0x1b08_Status_Reserved_V8(can_obj_vesc_h_t *o, int16_t in);


#ifdef __cplusplus
} 
#endif

#endif
