{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714078974968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714078974968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 15:02:54 2024 " "Processing started: Thu Apr 25 15:02:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714078974968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078974968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078974968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714078975880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714078975880 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "grayToBinary.sv " "Can't analyze file -- file grayToBinary.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714078987359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1 " "Found entity 1: Tarea1" {  } { { "Tarea1.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/Tarea1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987384 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "grayToBinary_tb.sv " "Can't analyze file -- file grayToBinary_tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714078987390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytoexcess3.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytoexcess3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToExcess3 " "Found entity 1: binaryToExcess3" {  } { { "binaryToExcess3.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/binaryToExcess3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytoexcess3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytoexcess3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToExcess3_tb " "Found entity 1: binaryToExcess3_tb" {  } { { "binaryToExcess3_tb.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/binaryToExcess3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/segmentOutput.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancetogray.sv 1 1 " "Found 1 design units, including 1 entities, in source file distancetogray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distanceToGray " "Found entity 1: distanceToGray" {  } { { "distanceToGray.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/distanceToGray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancetogray_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file distancetogray_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distanceToGray_tb " "Found entity 1: distanceToGray_tb" {  } { { "distanceToGray_tb.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/distanceToGray_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motorsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file motorsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motorSignal " "Found entity 1: motorSignal" {  } { { "motorSignal.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/motorSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_tb " "Found entity 1: Tarea1_tb" {  } { { "Tarea1_tb.sv" "" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/Tarea1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714078987474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078987474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea1 " "Elaborating entity \"Tarea1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714078987581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorSignal motorSignal:motor " "Elaborating entity \"motorSignal\" for hierarchy \"motorSignal:motor\"" {  } { { "Tarea1.sv" "motor" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/Tarea1.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714078987622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToExcess3 binaryToExcess3:binaryExcess " "Elaborating entity \"binaryToExcess3\" for hierarchy \"binaryToExcess3:binaryExcess\"" {  } { { "Tarea1.sv" "binaryExcess" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/Tarea1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714078987639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentOutput segmentOutput:segment " "Elaborating entity \"segmentOutput\" for hierarchy \"segmentOutput:segment\"" {  } { { "Tarea1.sv" "segment" { Text "C:/Users/manue/Escritorio/Tarea1_FAC/Tarea1.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714078987656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714078988538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714078989230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714078989230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714078989475 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714078989475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714078989475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714078989475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714078989496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 15:03:09 2024 " "Processing ended: Thu Apr 25 15:03:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714078989496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714078989496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714078989496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714078989496 ""}
