{"sha": "137b8eb295ac9373609d0b6db5302d330c7fc6f2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTM3YjhlYjI5NWFjOTM3MzYwOWQwYjZkYjUzMDJkMzMwYzdmYzZmMg==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2014-06-22T17:16:03Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2014-06-22T17:16:03Z"}, "message": "rs6000: Merge rotlsi3 and rotldi3\n\nThis uses the rotl* extended mnemonics instead of the rlw*nm and rld*cl\nmnemonics, because they are shorter and more importantly they look the\nsame for 32-bit and 64-bit.\n\nFrom-SVN: r211878", "tree": {"sha": "4cd6271b4f85d464e54a69ddd7e69fdd32bf6c62", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4cd6271b4f85d464e54a69ddd7e69fdd32bf6c62"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/137b8eb295ac9373609d0b6db5302d330c7fc6f2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/137b8eb295ac9373609d0b6db5302d330c7fc6f2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/137b8eb295ac9373609d0b6db5302d330c7fc6f2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/137b8eb295ac9373609d0b6db5302d330c7fc6f2/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "d70be98ee172834aa8cacdc9c8004200f87ddccb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d70be98ee172834aa8cacdc9c8004200f87ddccb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d70be98ee172834aa8cacdc9c8004200f87ddccb"}], "stats": {"total": 184, "additions": 54, "deletions": 130}, "files": [{"sha": "129713562e29efbafa3a411b5b41e2bbc8f49598", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/137b8eb295ac9373609d0b6db5302d330c7fc6f2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/137b8eb295ac9373609d0b6db5302d330c7fc6f2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=137b8eb295ac9373609d0b6db5302d330c7fc6f2", "patch": "@@ -1,3 +1,12 @@\n+2014-06-22  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.md (rotlsi3, *rotlsi3_internal2 and split,\n+\t*rotlsi3_internal3 and split, rotldi3, *rotldi3_internal2 and split,\n+\t*rotldi3_internal3 and split): Delete, merge into...\n+\t(rotl<mode>3, rotl<mode>3_dot, rotl<mode>3_dot2): New.\n+\t(*rotlsi3_64): Fix formatting.  Fix condition.  Replace \"i\" by \"n\".\n+\tUse \"rotlw\" extended mnemonic.\n+\n 2014-06-22  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/rs6000.md (ashlsi3, two anonymous define_insns"}, {"sha": "e0332d256dfe2a1abcd5e5aeb589f86b7820d2f5", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 45, "deletions": 130, "changes": 175, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/137b8eb295ac9373609d0b6db5302d330c7fc6f2/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/137b8eb295ac9373609d0b6db5302d330c7fc6f2/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=137b8eb295ac9373609d0b6db5302d330c7fc6f2", "patch": "@@ -3859,92 +3859,82 @@\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"dot\" \"yes\")])\n \n-(define_insn \"rotlsi3\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n-\t(rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n-\t\t   (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i\")))]\n+\n+(define_insn \"rotl<mode>3\"\n+  [(set (match_operand:GPR 0 \"gpc_reg_operand\" \"=r,r\")\n+\t(rotate:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r,r\")\n+\t\t    (match_operand:GPR 2 \"reg_or_cint_operand\" \"r,n\")))]\n   \"\"\n   \"@\n-   rlwnm %0,%1,%2,0xffffffff\n-   rlwinm %0,%1,%h2,0xffffffff\"\n+   rotl<wd> %0,%1,%2\n+   rotl<wd>i %0,%1,%<hH>2\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no\")])\n \n (define_insn \"*rotlsi3_64\"\n   [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r,r\")\n-  \t(zero_extend:DI\n+\t(zero_extend:DI\n \t    (rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n-\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i\"))))]\n-  \"TARGET_64BIT\"\n+\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,n\"))))]\n+  \"TARGET_POWERPC64\"\n   \"@\n-   rlwnm %0,%1,%2,0xffffffff\n-   rlwinm %0,%1,%h2,0xffffffff\"\n+   rotlw %0,%1,%2\n+   rotlwi %0,%1,%h2\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no\")])\n \n-(define_insn \"*rotlsi3_internal2\"\n-  [(set (match_operand:CC 0 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n+(define_insn_and_split \"*rotl<mode>3_dot\"\n+  [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x,x,?y,?y\")\n+\t(compare:CC (rotate:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r,r,r,r\")\n+\t\t\t\t(match_operand:GPR 2 \"reg_or_cint_operand\" \"r,n,r,n\"))\n \t\t    (const_int 0)))\n-   (clobber (match_scratch:SI 3 \"=r,r,r,r\"))]\n-  \"\"\n+   (clobber (match_scratch:GPR 0 \"=r,r,r,r\"))]\n+  \"<MODE>mode == Pmode && rs6000_gen_cell_microcode\"\n   \"@\n-   rlwnm. %3,%1,%2,0xffffffff\n-   rlwinm. %3,%1,%h2,0xffffffff\n+   rotl<wd>. %0,%1,%2\n+   rotl<wd>i. %0,%1,%<hH>2\n    #\n    #\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0)\n+\t(rotate:GPR (match_dup 1)\n+\t\t    (match_dup 2)))\n+   (set (match_dup 3)\n+\t(compare:CC (match_dup 0)\n+\t\t    (const_int 0)))]\n+  \"\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no,yes,no\")\n    (set_attr \"dot\" \"yes\")\n    (set_attr \"length\" \"4,4,8,8\")])\n \n-(define_split\n-  [(set (match_operand:CC 0 \"cc_reg_not_micro_cr0_operand\" \"\")\n-\t(compare:CC (rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (clobber (match_scratch:SI 3 \"\"))]\n-  \"reload_completed\"\n-  [(set (match_dup 3)\n-\t(rotate:SI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 0)\n-\t(compare:CC (match_dup 3)\n-\t\t    (const_int 0)))]\n-  \"\")\n-\n-(define_insn \"*rotlsi3_internal3\"\n+(define_insn_and_split \"*rotl<mode>3_dot2\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n+\t(compare:CC (rotate:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r,r,r,r\")\n+\t\t\t\t(match_operand:GPR 2 \"reg_or_cint_operand\" \"r,n,r,n\"))\n \t\t    (const_int 0)))\n-   (set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r,r,r\")\n-\t(rotate:SI (match_dup 1) (match_dup 2)))]\n-  \"\"\n+   (set (match_operand:GPR 0 \"gpc_reg_operand\" \"=r,r,r,r\")\n+\t(rotate:GPR (match_dup 1)\n+\t\t    (match_dup 2)))]\n+  \"<MODE>mode == Pmode && rs6000_gen_cell_microcode\"\n   \"@\n-   rlwnm. %0,%1,%2,0xffffffff\n-   rlwinm. %0,%1,%h2,0xffffffff\n+   rotl<wd>. %0,%1,%2\n+   rotl<wd>i. %0,%1,%<hH>2\n    #\n    #\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0)\n+\t(rotate:GPR (match_dup 1)\n+\t\t    (match_dup 2)))\n+   (set (match_dup 3)\n+\t(compare:CC (match_dup 0)\n+\t\t    (const_int 0)))]\n+  \"\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no,yes,no\")\n    (set_attr \"dot\" \"yes\")\n    (set_attr \"length\" \"4,4,8,8\")])\n \n-(define_split\n-  [(set (match_operand:CC 3 \"cc_reg_not_micro_cr0_operand\" \"\")\n-\t(compare:CC (rotate:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n-\t(rotate:SI (match_dup 1) (match_dup 2)))]\n-  \"reload_completed\"\n-  [(set (match_dup 0)\n-\t(rotate:SI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 3)\n-\t(compare:CC (match_dup 0)\n-\t\t    (const_int 0)))]\n-  \"\")\n \n (define_insn \"*rotlsi3_internal4\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n@@ -6962,81 +6952,6 @@\n   DONE;\n })\n \n-(define_insn \"rotldi3\"\n-  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r,r\")\n-\t(rotate:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r\")\n-\t\t   (match_operand:DI 2 \"reg_or_cint_operand\" \"r,i\")))]\n-  \"TARGET_POWERPC64\"\n-  \"@\n-   rldcl %0,%1,%2,0\n-   rldicl %0,%1,%H2,0\"\n-  [(set_attr \"type\" \"shift\")\n-   (set_attr \"var_shift\" \"yes,no\")])\n-\n-(define_insn \"*rotldi3_internal2\"\n-  [(set (match_operand:CC 0 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (rotate:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:DI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n-\t\t    (const_int 0)))\n-   (clobber (match_scratch:DI 3 \"=r,r,r,r\"))]\n-  \"TARGET_64BIT\"\n-  \"@\n-   rldcl. %3,%1,%2,0\n-   rldicl. %3,%1,%H2,0\n-   #\n-   #\"\n-  [(set_attr \"type\" \"shift\")\n-   (set_attr \"var_shift\" \"yes,no,yes,no\")\n-   (set_attr \"dot\" \"yes\")\n-   (set_attr \"length\" \"4,4,8,8\")])\n-\n-(define_split\n-  [(set (match_operand:CC 0 \"cc_reg_not_micro_cr0_operand\" \"\")\n-\t(compare:CC (rotate:DI (match_operand:DI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:DI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (clobber (match_scratch:DI 3 \"\"))]\n-  \"TARGET_POWERPC64 && reload_completed\"\n-  [(set (match_dup 3)\n-\t(rotate:DI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 0)\n-\t(compare:CC (match_dup 3)\n-\t\t    (const_int 0)))]\n-  \"\")\n-\n-(define_insn \"*rotldi3_internal3\"\n-  [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (rotate:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:DI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n-\t\t    (const_int 0)))\n-   (set (match_operand:DI 0 \"gpc_reg_operand\" \"=r,r,r,r\")\n-\t(rotate:DI (match_dup 1) (match_dup 2)))]\n-  \"TARGET_64BIT\"\n-  \"@\n-   rldcl. %0,%1,%2,0\n-   rldicl. %0,%1,%H2,0\n-   #\n-   #\"\n-  [(set_attr \"type\" \"shift\")\n-   (set_attr \"var_shift\" \"yes,no,yes,no\")\n-   (set_attr \"dot\" \"yes\")\n-   (set_attr \"length\" \"4,4,8,8\")])\n-\n-(define_split\n-  [(set (match_operand:CC 3 \"cc_reg_not_micro_cr0_operand\" \"\")\n-\t(compare:CC (rotate:DI (match_operand:DI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:DI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (set (match_operand:DI 0 \"gpc_reg_operand\" \"\")\n-\t(rotate:DI (match_dup 1) (match_dup 2)))]\n-  \"TARGET_POWERPC64 && reload_completed\"\n-  [(set (match_dup 0)\n-\t(rotate:DI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 3)\n-\t(compare:CC (match_dup 0)\n-\t\t    (const_int 0)))]\n-  \"\")\n-\n (define_insn \"*rotldi3_internal4\"\n   [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r,r\")\n \t(and:DI (rotate:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r\")"}]}