#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000105d260 .scope module, "Ripple_Counter_tb" "Ripple_Counter_tb" 2 2;
 .timescale 0 0;
v0000000000f431b0_0 .var "CLK", 0 0;
v0000000000f432f0_0 .net "Q", 3 0, L_0000000000f93370;  1 drivers
v0000000000f43390_0 .var "RESET", 0 0;
v0000000000f43cf0_0 .var "T", 0 0;
S_0000000000f453e0 .scope module, "I0" "Ripple_Counter" 2 5, 3 2 0, S_000000000105d260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "reset";
v0000000000f43a70_0 .net "CLK", 0 0, v0000000000f431b0_0;  1 drivers
v0000000000f43930_0 .net "Q", 3 0, L_0000000000f93370;  alias, 1 drivers
v0000000000f43b10_0 .net "T", 0 0, v0000000000f43cf0_0;  1 drivers
v0000000000f43d90_0 .net "reset", 0 0, v0000000000f43390_0;  1 drivers
L_0000000000f43430 .part L_0000000000f93370, 0, 1;
L_0000000000f434d0 .part L_0000000000f93370, 1, 1;
L_0000000000f93370 .concat8 [ 1 1 1 1], v000000000105b6f0_0, v0000000000f43bb0_0, v0000000000f43f70_0, v0000000000f43610_0;
L_0000000000f930f0 .part L_0000000000f93370, 2, 1;
S_0000000000f45570 .scope module, "I0" "T_Flip_Flop" 3 3, 4 1 0, S_0000000000f453e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000000000105b6f0_0 .var "Q", 0 0;
v0000000000f43e30_0 .net "T", 0 0, v0000000000f43cf0_0;  alias, 1 drivers
v0000000000f439d0_0 .net "clk", 0 0, v0000000000f431b0_0;  alias, 1 drivers
v0000000000f43250_0 .net "reset", 0 0, v0000000000f43390_0;  alias, 1 drivers
E_0000000001059490 .event negedge, v0000000000f439d0_0;
S_0000000000f3a6c0 .scope module, "I1" "T_Flip_Flop" 3 4, 4 1 0, S_0000000000f453e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000000000f43bb0_0 .var "Q", 0 0;
v0000000000f43c50_0 .net "T", 0 0, v0000000000f43cf0_0;  alias, 1 drivers
v0000000000f437f0_0 .net "clk", 0 0, L_0000000000f43430;  1 drivers
v0000000000f43ed0_0 .net "reset", 0 0, v0000000000f43390_0;  alias, 1 drivers
E_0000000001059c50 .event negedge, v0000000000f437f0_0;
S_0000000000f3a850 .scope module, "I2" "T_Flip_Flop" 3 5, 4 1 0, S_0000000000f453e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000000000f43f70_0 .var "Q", 0 0;
v0000000000f43570_0 .net "T", 0 0, v0000000000f43cf0_0;  alias, 1 drivers
v0000000000f44010_0 .net "clk", 0 0, L_0000000000f434d0;  1 drivers
v0000000000f436b0_0 .net "reset", 0 0, v0000000000f43390_0;  alias, 1 drivers
E_0000000001059d10 .event negedge, v0000000000f44010_0;
S_0000000000f3a9e0 .scope module, "I3" "T_Flip_Flop" 3 6, 4 1 0, S_0000000000f453e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000000000f43610_0 .var "Q", 0 0;
v0000000000f43890_0 .net "T", 0 0, v0000000000f43cf0_0;  alias, 1 drivers
v0000000000f43750_0 .net "clk", 0 0, L_0000000000f930f0;  1 drivers
v0000000000f43110_0 .net "reset", 0 0, v0000000000f43390_0;  alias, 1 drivers
E_0000000001059650 .event negedge, v0000000000f43750_0;
    .scope S_0000000000f45570;
T_0 ;
    %wait E_0000000001059490;
    %load/vec4 v0000000000f43250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105b6f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f43e30_0;
    %load/vec4 v000000000105b6f0_0;
    %xor;
    %assign/vec4 v000000000105b6f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f3a6c0;
T_1 ;
    %wait E_0000000001059c50;
    %load/vec4 v0000000000f43ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f43bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f43c50_0;
    %load/vec4 v0000000000f43bb0_0;
    %xor;
    %assign/vec4 v0000000000f43bb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f3a850;
T_2 ;
    %wait E_0000000001059d10;
    %load/vec4 v0000000000f436b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f43f70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000f43570_0;
    %load/vec4 v0000000000f43f70_0;
    %xor;
    %assign/vec4 v0000000000f43f70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f3a9e0;
T_3 ;
    %wait E_0000000001059650;
    %load/vec4 v0000000000f43110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f43610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000f43890_0;
    %load/vec4 v0000000000f43610_0;
    %xor;
    %assign/vec4 v0000000000f43610_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000105d260;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f43390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f431b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f43cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f43390_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000000000105d260;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0000000000f431b0_0;
    %inv;
    %store/vec4 v0000000000f431b0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000105d260;
T_6 ;
    %delay 20, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_000000000105d260;
T_7 ;
    %vpi_call 2 20 "$monitor", "%0t Q3 = %b,Q2 = %b, Q1 = %b, Q0 = %b", $time, &PV<v0000000000f432f0_0, 3, 1>, &PV<v0000000000f432f0_0, 2, 1>, &PV<v0000000000f432f0_0, 1, 1>, &PV<v0000000000f432f0_0, 0, 1> {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Ripple_Counter_tb.v";
    "./Ripple_Counter.v";
    "./T_Flip_Flop.v";
