# do wof.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module wof
# 
# Top level modules:
# 	wof
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module wof_vlg_sample_tst
# -- Compiling module wof_vlg_check_tst
# -- Compiling module wof_vlg_vec_tst
# 
# Top level modules:
# 	wof_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.wof_vlg_vec_tst 
# Loading work.wof_vlg_vec_tst
# Loading work.wof
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.wof_vlg_sample_tst
# Loading work.wof_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port ssd_t[0] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_t[1] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_t[2] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_t[3] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_t[4] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_t[5] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_t[6] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_u[0] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_u[1] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_u[2] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_u[3] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_u[4] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_u[5] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
# ERROR! Vector Mismatch for output port ssd_u[6] :: @time = 630000.000 ps
#      Expected value = 1111111
#      Real value = 0000000
#          14 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform2.vwf.vt(853)
#    Time: 1 us  Iteration: 0  Instance: /wof_vlg_vec_tst/tb_out
