
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563757477                       # Number of ticks simulated
final_tick                               533135101731                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 346869                       # Simulator instruction rate (inst/s)
host_op_rate                                   438800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304872                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919664                       # Number of bytes of host memory used
host_seconds                                 11689.37                       # Real time elapsed on the host
sim_insts                                  4054684767                       # Number of instructions simulated
sim_ops                                    5129296706                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       209408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       218496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        92672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        72832                       # Number of bytes read from this memory
system.physmem.bytes_read::total               614784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       243584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            243584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1636                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1707                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          724                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          569                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4803                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1903                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1903                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1508520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58760452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1508520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61310569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1544437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26004014                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1436686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20436856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               172510055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1508520                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1508520                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1544437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1436686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5998163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68350330                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68350330                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68350330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1508520                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58760452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1508520                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61310569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1544437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26004014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1436686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20436856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              240860386                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8546182                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086469                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532989                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206616                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250848                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193525                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300033                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8816                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16797658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086469                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493558                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038364                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        692102                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634450                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8438583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.443301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4840830     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354168      4.20%     61.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336178      3.98%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314603      3.73%     69.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261340      3.10%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189768      2.25%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135362      1.60%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209375      2.48%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796959     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8438583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361152                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965516                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476209                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       658660                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437432                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41552                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824727                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496760                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19971337                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10466                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824727                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658914                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         307152                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71329                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289515                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286943                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19370201                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155844                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26859489                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90235559                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90235559                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10064317                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3585                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1865                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702467                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23551                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413874                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18049866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610291                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22989                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5717161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17461787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8438583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731368                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2959842     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710470     20.27%     55.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353924     16.04%     71.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816930      9.68%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835435      9.90%     90.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380305      4.51%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244076      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67346      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70255      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8438583                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64495     58.28%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21618     19.53%     77.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24555     22.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016956     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200537      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543166     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848038      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610291                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.709569                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110668                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007575                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37792821                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23770731                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720959                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45785                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666850                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          397                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232208                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824727                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         220832                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14033                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18053343                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83809                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899212                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014178                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1855                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238898                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368221                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465355                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242069                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299955                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018566                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834600                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681244                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248461                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237939                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205243                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24913517                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666000                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369488                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814924                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205765                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7613856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118258                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3024304     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049800     26.92%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850598     11.17%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429131      5.64%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450761      5.92%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225535      2.96%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155212      2.04%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89309      1.17%     95.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339206      4.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7613856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339206                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25328609                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36933500                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 107599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854618                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854618                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170113                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170113                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64947541                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483799                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18734103                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8546182                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3145051                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2550058                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213906                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1304713                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1236083                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334281                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9172                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3289931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17325619                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3145051                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1570364                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3656113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1125736                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        564543                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1619162                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8417477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.328445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4761364     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228683      2.72%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          261225      3.10%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473223      5.62%     68.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          216002      2.57%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328237      3.90%     74.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178022      2.11%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152416      1.81%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1818305     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8417477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368007                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.027293                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3472419                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       516073                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3488928                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35246                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904808                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535590                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3176                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20619621                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4846                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904808                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3662046                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136092                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       121140                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3330249                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263135                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19808075                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3564                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141667                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          567                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27732473                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92272581                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92272581                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17064180                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10668280                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4148                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2493                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677396                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1847066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       944670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13688                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       331170                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18607726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4153                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14979415                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29192                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6280182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18827060                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          778                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8417477                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921132                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2932433     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1778685     21.13%     55.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1234810     14.67%     70.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       847808     10.07%     80.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       702734      8.35%     89.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       384006      4.56%     93.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376369      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86550      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74082      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8417477                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108426     76.80%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15262     10.81%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17487     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12489821     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212011      1.42%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1651      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1493612      9.97%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       782320      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14979415                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752761                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141177                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009425                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38546676                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24892228                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14546590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15120592                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29349                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721472                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239277                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904808                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55779                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8760                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18611882                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1847066                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       944670                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2471                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6318                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          175                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249156                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14696797                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1392932                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282618                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2145923                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2081565                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            752991                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.719692                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14558047                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14546590                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9522810                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26722086                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.702116                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356365                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10001868                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12284190                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6327724                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3375                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216694                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7512669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2951792     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2051168     27.30%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841516     11.20%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       420305      5.59%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       429957      5.72%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169644      2.26%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185040      2.46%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95189      1.27%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       368058      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7512669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10001868                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12284190                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1830987                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125594                       # Number of loads committed
system.switch_cpus1.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1766036                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11067123                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249945                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       368058                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25756356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38129483                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 128705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10001868                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12284190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10001868                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854459                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854459                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170332                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170332                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66070854                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20107416                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19080584                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8546182                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3233231                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2634247                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214274                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1346244                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1259563                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345629                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9531                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3331840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17669393                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3233231                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1605192                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3703046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153020                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        472241                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1635395                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8442803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.592221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.374032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4739757     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257067      3.04%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270496      3.20%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424593      5.03%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          202116      2.39%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          286507      3.39%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192200      2.28%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140960      1.67%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1929107     22.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8442803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.378325                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.067519                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3508828                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       426331                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3543366                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29676                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        934601                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548337                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1070                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21107889                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4062                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        934601                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3685721                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         104834                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        93565                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3394277                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229797                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20349596                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132766                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28485039                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94885858                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94885858                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17399478                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11085535                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3499                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           602218                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1893680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       979552                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10181                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       317955                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19072700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15158827                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27312                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6558724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20242225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8442803                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.795473                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.931491                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2902867     34.38%     34.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1840738     21.80%     56.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1199000     14.20%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       806125      9.55%     79.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       744395      8.82%     88.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       414008      4.90%     93.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374104      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83058      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78508      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8442803                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114148     78.01%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16025     10.95%     88.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16154     11.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12648748     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201652      1.33%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1712      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1504664      9.93%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       802051      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15158827                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773754                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146327                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38934093                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25635044                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14725720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15305154                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21272                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       754699                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258470                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        934601                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62747                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13167                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19076217                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        48635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1893680                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       979552                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249218                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14883836                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1403514                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       274988                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2176398                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2114791                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            772884                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741577                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14736787                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14725720                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9664999                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27480408                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723076                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351705                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10139622                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12484649                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6591588                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216220                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7508202                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.662801                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176390                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2848492     37.94%     37.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2137178     28.46%     66.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       851173     11.34%     77.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426691      5.68%     83.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       392038      5.22%     88.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179309      2.39%     91.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       193306      2.57%     93.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99601      1.33%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       380414      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7508202                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10139622                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12484649                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1860059                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138981                       # Number of loads committed
system.switch_cpus2.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1802656                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11246945                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257438                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       380414                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26203856                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39088183                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 103379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10139622                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12484649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10139622                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842850                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842850                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186451                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186451                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66836222                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20415457                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19437118                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8546182                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3180354                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2590385                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       214751                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1303969                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1240990                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          335898                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9581                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3332761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17347456                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3180354                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1576888                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3848026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1104654                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        442822                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1632778                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8511567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.521538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.327170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4663541     54.79%     54.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          397766      4.67%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          398096      4.68%     64.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          495519      5.82%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          154451      1.81%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          193427      2.27%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161949      1.90%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          149454      1.76%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1897364     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8511567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.372137                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.029849                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3494873                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       415380                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3679236                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34431                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        887640                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       538980                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          312                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20689152                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1838                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        887640                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3653158                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51523                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       180705                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3553149                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185385                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19977345                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        115033                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        50004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28038345                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93083176                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93083176                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17439118                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10599214                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3704                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1971                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           508692                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1852360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       959978                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8801                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       340405                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18787533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15133451                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30954                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6252705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18898630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8511567                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777986                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.907665                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2992906     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1765399     20.74%     55.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1209868     14.21%     70.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       830035      9.75%     79.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       812382      9.54%     89.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       398141      4.68%     94.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       372276      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60158      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70402      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8511567                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          95689     75.64%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16104     12.73%     88.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14719     11.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12650972     83.60%     83.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189523      1.25%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1497619      9.90%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       793607      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15133451                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.770785                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126512                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008360                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38935933                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25044084                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14713558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15259963                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18575                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       714051                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       237325                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        887640                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28282                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4588                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18791255                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1852360                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       959978                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1954                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3569                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121684                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251077                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14875256                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399515                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       258193                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2167878                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2125328                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            768363                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740573                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14730989                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14713558                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9557594                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26964764                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.721653                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354448                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10144047                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12504587                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6286710                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216333                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7623927                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.640177                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.163677                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2975667     39.03%     39.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093443     27.46%     66.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       849708     11.15%     77.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       462427      6.07%     83.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       407893      5.35%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166607      2.19%     91.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188064      2.47%     93.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109488      1.44%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370630      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7623927                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10144047                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12504587                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860958                       # Number of memory references committed
system.switch_cpus3.commit.loads              1138307                       # Number of loads committed
system.switch_cpus3.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1814688                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11256568                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258446                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370630                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26044412                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38471072                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  34615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10144047                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12504587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10144047                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.842482                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.842482                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.186968                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.186968                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66769693                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20449180                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19105636                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3532                       # number of misc regfile writes
system.l2.replacements                           4803                       # number of replacements
system.l2.tagsinuse                      32761.822660                       # Cycle average of tags in use
system.l2.total_refs                          1948080                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37564                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.860292                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           437.141207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.860622                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    816.713527                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.809916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    864.300768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     38.553474                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    374.163927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     38.555991                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    297.775682                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10437.314417                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8652.774665                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6035.129176                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4692.729290                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013340                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024924                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001154                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.026376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.009087                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.318522                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.264062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.184178                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.143211                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999811                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8708                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5826                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3792                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3391                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21725                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6381                       # number of Writeback hits
system.l2.Writeback_hits::total                  6381                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   203                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8756                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3844                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3432                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21928                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8756                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5888                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3844                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3432                       # number of overall hits
system.l2.overall_hits::total                   21928                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1636                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1707                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          724                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          569                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4803                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1636                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1707                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          724                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          569                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4803                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1636                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1707                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          724                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          569                       # number of overall misses
system.l2.overall_misses::total                  4803                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2129173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     79194043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1834303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     77009743                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2013178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     33534833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1743635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     26510111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       223969019                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2129173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     79194043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1834303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     77009743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2013178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     33534833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1743635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     26510111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        223969019                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2129173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     79194043                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1834303                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     77009743                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2013178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     33534833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1743635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     26510111                       # number of overall miss cycles
system.l2.overall_miss_latency::total       223969019                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3960                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26528                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6381                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6381                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               203                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26731                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26731                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.158159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.226603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.160319                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.143687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181054                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.157429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.224753                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.158494                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.142214                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179679                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.157429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.224753                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.158494                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.142214                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179679                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50694.595238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48407.116748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43673.880952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45114.084944                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46818.093023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46318.830110                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43590.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46590.704745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46631.067874                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50694.595238                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48407.116748                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43673.880952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45114.084944                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46818.093023                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46318.830110                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43590.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46590.704745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46631.067874                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50694.595238                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48407.116748                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43673.880952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45114.084944                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46818.093023                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46318.830110                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43590.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46590.704745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46631.067874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1903                       # number of writebacks
system.l2.writebacks::total                      1903                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1636                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1707                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4803                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4803                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4803                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1889217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     69802091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1593224                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     67108415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1767742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     29365945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1513229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     23225143                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    196265006                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1889217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     69802091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1593224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     67108415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1767742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     29365945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1513229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     23225143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    196265006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1889217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     69802091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1593224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     67108415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1767742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     29365945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1513229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     23225143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    196265006                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.158159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.226603                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.160319                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.143687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181054                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.157429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.224753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.158494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.142214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.157429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.224753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.158494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.142214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179679                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44981.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42666.314792                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37933.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39313.658465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41110.279070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40560.697514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37830.725000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40817.474517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40863.003539                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44981.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42666.314792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37933.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39313.658465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41110.279070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40560.697514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37830.725000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40817.474517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40863.003539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44981.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42666.314792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37933.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39313.658465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41110.279070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40560.697514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37830.725000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40817.474517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40863.003539                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.061202                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643085                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715142.268836                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.799919                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.261283                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063782                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862598                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926380                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634391                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634391                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634391                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634391                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634391                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3295859                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3295859                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3295859                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3295859                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3295859                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3295859                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634450                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634450                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634450                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634450                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55862.016949                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55862.016949                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55862.016949                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55862.016949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55862.016949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55862.016949                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2467999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2467999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2467999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2467999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2467999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2467999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57395.325581                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57395.325581                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57395.325581                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57395.325581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57395.325581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57395.325581                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10392                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373815                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10648                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16376.203512                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.216569                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.783431                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899283                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100717                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129073                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1722                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1722                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907564                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907564                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907564                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907564                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36909                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37063                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37063                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37063                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37063                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1089124350                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1089124350                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4553166                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4553166                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1093677516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1093677516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1093677516                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1093677516                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944627                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944627                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944627                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944627                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031655                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031655                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019059                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019059                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019059                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019059                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29508.367878                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29508.367878                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29566.012987                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29566.012987                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29508.607398                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29508.607398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29508.607398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29508.607398                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2090                       # number of writebacks
system.cpu0.dcache.writebacks::total             2090                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26565                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26565                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26671                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26671                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26671                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26671                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10344                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10344                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10392                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10392                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    176665879                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    176665879                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       989495                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       989495                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    177655374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    177655374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    177655374                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    177655374                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005344                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005344                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005344                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005344                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17079.067962                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17079.067962                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20614.479167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20614.479167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17095.397806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17095.397806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17095.397806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17095.397806                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.623643                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006663349                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943365.538610                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.623643                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066705                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823115                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1619103                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1619103                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1619103                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1619103                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1619103                       # number of overall hits
system.cpu1.icache.overall_hits::total        1619103                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2621850                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2621850                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2621850                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2621850                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2621850                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2621850                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1619162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1619162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1619162                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1619162                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1619162                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1619162                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44438.135593                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44438.135593                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44438.135593                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44438.135593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44438.135593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44438.135593                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2218133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2218133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2218133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2218133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2218133                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2218133                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48220.282609                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48220.282609                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48220.282609                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48220.282609                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48220.282609                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48220.282609                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7595                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165347119                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7851                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21060.644377                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.991895                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.008105                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886687                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113313                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1085815                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1085815                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701709                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701709                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2393                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2393                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1787524                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1787524                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1787524                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1787524                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14812                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          245                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15057                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15057                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15057                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15057                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    437526594                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    437526594                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9784277                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9784277                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    447310871                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    447310871                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    447310871                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    447310871                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1100627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1100627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1802581                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1802581                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1802581                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1802581                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013458                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000349                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000349                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008353                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008353                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008353                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008353                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29538.657440                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29538.657440                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39935.824490                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39935.824490                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29707.834960                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29707.834960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29707.834960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29707.834960                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2206                       # number of writebacks
system.cpu1.dcache.writebacks::total             2206                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7279                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          183                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          183                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7462                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7462                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7533                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7533                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7595                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7595                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7595                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7595                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    140002180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    140002180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1706450                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1706450                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    141708630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    141708630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    141708630                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    141708630                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006844                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006844                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004213                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004213                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004213                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004213                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18585.182530                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18585.182530                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27523.387097                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27523.387097                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18658.147465                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18658.147465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18658.147465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18658.147465                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.412706                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004683900                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981625.049310                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.412706                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064764                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805149                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1635337                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1635337                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1635337                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1635337                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1635337                       # number of overall hits
system.cpu2.icache.overall_hits::total        1635337                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3086630                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3086630                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3086630                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3086630                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3086630                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3086630                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1635395                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1635395                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1635395                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1635395                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1635395                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1635395                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53217.758621                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53217.758621                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53217.758621                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53217.758621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53217.758621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53217.758621                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2403524                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2403524                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2403524                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2403524                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2403524                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2403524                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53411.644444                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53411.644444                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53411.644444                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53411.644444                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53411.644444                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53411.644444                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4568                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153826120                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4824                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31887.669983                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.531119                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.468881                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884887                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115113                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1098829                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1098829                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717420                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717420                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1739                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1739                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1816249                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1816249                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1816249                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1816249                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11438                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11438                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11604                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11604                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11604                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11604                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    362709084                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    362709084                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6024926                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6024926                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    368734010                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    368734010                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    368734010                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    368734010                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1110267                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1110267                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1827853                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1827853                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1827853                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1827853                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006348                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006348                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006348                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006348                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31710.883371                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31710.883371                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36294.734940                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36294.734940                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31776.457256                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31776.457256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31776.457256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31776.457256                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1042                       # number of writebacks
system.cpu2.dcache.writebacks::total             1042                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6922                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6922                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7036                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7036                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7036                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7036                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4516                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4516                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4568                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4568                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4568                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4568                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     72567430                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     72567430                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1371240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1371240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     73938670                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73938670                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     73938670                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     73938670                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002499                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002499                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002499                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002499                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16068.961470                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16068.961470                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        26370                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        26370                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16186.223730                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16186.223730                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16186.223730                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16186.223730                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.545144                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007965475                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1980285.805501                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.545144                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063374                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813374                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1632727                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1632727                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1632727                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1632727                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1632727                       # number of overall hits
system.cpu3.icache.overall_hits::total        1632727                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2734207                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2734207                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2734207                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2734207                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2734207                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2734207                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1632778                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1632778                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1632778                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1632778                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1632778                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1632778                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53611.901961                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53611.901961                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53611.901961                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53611.901961                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53611.901961                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53611.901961                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2228371                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2228371                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2228371                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2228371                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2228371                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2228371                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54350.512195                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54350.512195                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54350.512195                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54350.512195                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54350.512195                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54350.512195                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4001                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148893163                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4257                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34976.077754                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.201943                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.798057                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871883                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128117                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1096933                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1096933                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       718830                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        718830                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1895                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1895                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1766                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1815763                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1815763                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1815763                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1815763                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7899                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7899                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          172                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8071                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8071                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8071                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8071                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    214879847                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    214879847                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5935111                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5935111                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    220814958                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    220814958                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    220814958                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    220814958                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1104832                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1104832                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       719002                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       719002                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1823834                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1823834                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1823834                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1823834                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007150                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007150                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000239                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000239                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004425                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004425                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004425                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004425                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27203.424104                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27203.424104                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34506.459302                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34506.459302                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27359.058109                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27359.058109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27359.058109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27359.058109                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu3.dcache.writebacks::total             1043                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3939                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3939                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          131                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4070                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4070                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4070                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4070                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3960                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3960                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4001                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4001                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4001                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4001                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     65116220                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     65116220                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1008156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1008156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     66124376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     66124376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     66124376                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     66124376                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002194                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002194                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002194                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002194                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16443.489899                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16443.489899                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24589.170732                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24589.170732                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16526.962259                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16526.962259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16526.962259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16526.962259                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
