Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,1020
design__instance__area,17596.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 287.28 71.12
design__core__bbox,3.36 3.92 283.92 66.64
design__io,220
design__die__area,20431.4
design__core__area,17596.7
design__instance__count__stdcell,500
design__instance__area__stdcell,8980.56
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.510354
design__instance__utilization__stdcell,0.510354
design__rows,16
design__rows:GF018hv5v_mcu_sc7,16
design__sites,8016
design__sites:GF018hv5v_mcu_sc7,8016
design__instance__count__class:tie_cell,1
design__instance__area__class:tie_cell,8.7808
design__instance__count__class:buffer,105
design__instance__area__class:buffer,1839.58
design__instance__count__class:inverter,11
design__instance__area__class:inverter,96.5888
design__instance__count__class:sequential_cell,19
design__instance__area__class:sequential_cell,834.176
design__instance__count__class:multi_input_combinational_cell,41
design__instance__area__class:multi_input_combinational_cell,1152.48
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,32
design__instance__area__class:endcap_cell,140.493
design__instance__count__class:tap_cell,126
design__instance__area__class:tap_cell,553.19
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,164
design__instance__area__class:timing_repair_buffer,4342.11
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31026.5
design__violations,0
design__instance__count__class:clock_buffer,1
design__instance__area__class:clock_buffer,13.1712
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,3211
global_route__wirelength,54398
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,449
route__net__special,2
route__drc_errors__iter:0,294
route__wirelength__iter:0,35526
route__drc_errors__iter:1,21
route__wirelength__iter:1,34877
route__drc_errors__iter:2,13
route__wirelength__iter:2,34645
route__drc_errors__iter:3,1
route__wirelength__iter:3,34660
route__drc_errors__iter:4,0
route__wirelength__iter:4,34665
route__drc_errors,0
route__wirelength,34665
route__vias,2526
route__vias__singlecut,2526
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,372.82
design__instance__count__class:fill_cell,520
design__instance__area__class:fill_cell,8616.16
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.99983
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.99992
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.000171302
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.000165235
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.0000680842
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.000165235
design_powergrid__voltage__worst,0.000165235
design_powergrid__voltage__worst__net:VDD,4.99983
design_powergrid__drop__worst,0.000171302
design_powergrid__drop__worst__net:VDD,0.000171302
design_powergrid__voltage__worst__net:VSS,0.000165235
design_powergrid__drop__worst__net:VSS,0.000165235
ir__voltage__worst,5
ir__drop__avg,0.0000756999999999999968920694204399524096515960991382598876953125
ir__drop__worst,0.00017100000000000000941434430412613210137351416051387786865234375
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
