---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true

---

Jourals
======

To be updated.

Conference
======

c8. **(AAAI-workshop)**, **Weidong Cao**, Mouhacine Benosman, Xuan Zhang, Rui Ma, "[Domain Knowledge-Based Automated Analog Circuit Design with Deep Reinforcement Learning](https://ai-2-ase.github.io/papers/25%5CCameraReady%5CAAAI_22_workshop_Camera_ready.pdf)," Association for the Advancement of Artificial Intelligence, 1st Annual AAAI Workshop on AI to Accelerate Science and Engineering (AI2ASE), [[pdf](https://chalvescao.github.io/files/AAAI22.pdf)].

C7. **(ICCAD)**, **Weidong Cao**, Liu Ke, Ayan Chakrabarti, Xuan Zhang, "[Neural Network-Inspired Analog-to-Digital Conversion to Achieve Super-Resolution with Low-Precision RRAM Devices](https://ieeexplore.ieee.org/abstract/document/8942099)," 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), [[pdf](https://chalvescao.github.io/files/ICCAD19.pdf)].

C6. **(DATE)**, **Weidong Cao**, Xin He, Ayan Chakrabarti, Xuan Zhang, "[NeuADC: Neural Network-Inspired RRAM-Based Synthesizable Analog-to-Digital Conversion with Reconfigurable Quantization Support](https://ieeexplore.ieee.org/abstract/document/8714933)," 2019 Design, Automation and Test in Europe Conference (DATE), [[pdf](https://chalvescao.github.io/files/DATE19.pdf)], **Best Paper Nomination**.

C5. **(NEWCAS)**, Naiwen Zhou, Linghan Wu, Ziqiang Wang, Xuqiang Zheng, **Weidong Cao**, Chun Zhang, Fule Li, Zhihua Wang, "[A 28-Gb/s Transmitter with 3-tap FFE and T-coil Enhanced Terminal in 65-nm CMOS Technology](https://ieeexplore.ieee.org/abstract/document/7604789)," 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), [[pdf](https://chalvescao.github.io/files/NEWCAS16.pdf)].

C4. **(NEWCAS)**, **Weidong Cao**, Ziqiang Wang, Dongmei Li, Xuqiang Zheng, Ke Huang, Shuai Yuan, Fule Li, Zhihua Wang "[A 40Gb/s 27mW 3-tap closed-loop decision feedback equalizer in 65nm CMOS](https://ieeexplore.ieee.org/abstract/document/7182113)," 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), [[pdf](https://chalvescao.github.io/files/NEWCAS15.pdf)].

C3.  **(EDSSC)**, **Weidong Cao**, Xuqiang Zheng, Ziqiang Wang, Dongmei Li, Fule Li, Shigang Yue, Zhihua Wang, "[A 15Gb/s wireline repeater in 65nm CMOS technology](https://ieeexplore.ieee.org/abstract/document/7285183)," 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [[pdf](https://chalvescao.github.io/files/EDSSC15_2.pdf)].

C2. **(EDSSC)**, **Weidong Cao**, Ziqiang Wang, Dongmei Li, Fule Li, Zhihua Wang, "[A 40Gb/s adaptive equalizer with amplitude approaching technique in 65nm CMOS](https://ieeexplore.ieee.org/abstract/document/7285148)," 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [[pdf](https://chalvescao.github.io/files/EDSSC15_1.pdf)].

C1. **(MWSCAS)**, **Weidong Cao**, Ziqiang Wang, Dongmei Li, Xuqiang Zheng, Fule Li, Chun Zhang, Zhihua Wang, "[A 40Gb/s 39mW 3-tap adaptive closed-loop decision feedback equalizer in 65nm CMOS](https://ieeexplore.ieee.org/document/7282043)," 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), [[pdf](https://chalvescao.github.io/files/MWSCAS15.pdf)]. 


















<!---
---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

Please visit my [google scholar](https://scholar.google.com/citations?user=9WpO0ZcAAAAJ&hl=en) for a complete publication list.



{% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

{% for post in site.publications reversed %}
  {% include archive-single.html %}
{% endfor %}
-->
