Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 07 22:18:47 2018
| Host         : JPANG-ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: msseg1/my_clk/tmp_clk_reg/C (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 586 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.864        0.000                      0                   65        0.320        0.000                      0                   65        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.864        0.000                      0                   65        0.320        0.000                      0                   65        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.014ns (22.241%)  route 3.545ns (77.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.964     9.632    msseg1/my_clk/tmp_clk
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.440    14.781    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[5]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    msseg1/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.014ns (22.241%)  route 3.545ns (77.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.964     9.632    msseg1/my_clk/tmp_clk
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.440    14.781    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[6]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    msseg1/my_clk/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.014ns (22.241%)  route 3.545ns (77.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.964     9.632    msseg1/my_clk/tmp_clk
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.440    14.781    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[7]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    msseg1/my_clk/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.014ns (22.241%)  route 3.545ns (77.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.964     9.632    msseg1/my_clk/tmp_clk
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.440    14.781    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    msseg1/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.014ns (22.483%)  route 3.496ns (77.517%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.915     9.583    msseg1/my_clk/tmp_clk
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.439    14.780    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524    14.495    msseg1/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.014ns (22.483%)  route 3.496ns (77.517%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.915     9.583    msseg1/my_clk/tmp_clk
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.439    14.780    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524    14.495    msseg1/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.014ns (22.483%)  route 3.496ns (77.517%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.915     9.583    msseg1/my_clk/tmp_clk
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.439    14.780    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524    14.495    msseg1/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.014ns (22.483%)  route 3.496ns (77.517%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.915     9.583    msseg1/my_clk/tmp_clk
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.439    14.780    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[9]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524    14.495    msseg1/my_clk/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.014ns (22.550%)  route 3.483ns (77.450%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.902     9.570    msseg1/my_clk/tmp_clk
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.442    14.783    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.524    14.498    msseg1/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.014ns (22.550%)  route 3.483ns (77.450%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.552     5.073    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  msseg1/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.458     7.050    msseg1/my_clk/div_cnt[23]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 f  msseg1/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.806     7.980    msseg1/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 f  msseg1/my_clk/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.151     8.255    msseg1/my_clk/div_cnt[0]_i_5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.544    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.902     9.570    msseg1/my_clk/tmp_clk
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.442    14.783    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.524    14.498    msseg1/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  4.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.560     1.443    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  msseg1/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.175     1.782    msseg1/my_clk/div_cnt[1]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.897 r  msseg1/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.897    msseg1/my_clk/div_cnt0_carry_n_7
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.828     1.955    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    msseg1/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.558     1.441    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  msseg1/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.184     1.789    msseg1/my_clk/div_cnt[12]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.898 r  msseg1/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.898    msseg1/my_clk/div_cnt0_carry__1_n_4
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.826     1.953    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    msseg1/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.557     1.440    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  msseg1/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.184     1.788    msseg1/my_clk/div_cnt[16]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  msseg1/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.897    msseg1/my_clk/div_cnt0_carry__2_n_4
    SLICE_X12Y20         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.825     1.952    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    msseg1/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  msseg1/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.787    msseg1/my_clk/div_cnt[24]
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.896 r  msseg1/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.896    msseg1/my_clk/div_cnt0_carry__4_n_4
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.823     1.950    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    msseg1/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.554     1.437    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  msseg1/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.184     1.785    msseg1/my_clk/div_cnt[28]
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.894 r  msseg1/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.894    msseg1/my_clk/div_cnt0_carry__5_n_4
    SLICE_X12Y23         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.821     1.948    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    msseg1/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.560     1.443    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  msseg1/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.185     1.792    msseg1/my_clk/div_cnt[4]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.901 r  msseg1/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.901    msseg1/my_clk/div_cnt0_carry_n_4
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.828     1.955    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    msseg1/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.553     1.436    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  msseg1/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.183     1.783    msseg1/my_clk/div_cnt[29]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  msseg1/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.898    msseg1/my_clk/div_cnt0_carry__6_n_7
    SLICE_X12Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.820     1.947    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    msseg1/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.560     1.443    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  msseg1/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.175     1.782    msseg1/my_clk/div_cnt[1]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.932 r  msseg1/my_clk/div_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.932    msseg1/my_clk/div_cnt0_carry_n_6
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.828     1.955    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    msseg1/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.227%)  route 0.183ns (36.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.553     1.436    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  msseg1/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.183     1.783    msseg1/my_clk/div_cnt[29]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.933 r  msseg1/my_clk/div_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.933    msseg1/my_clk/div_cnt0_carry__6_n_6
    SLICE_X12Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.820     1.947    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[30]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    msseg1/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.273ns (54.029%)  route 0.232ns (45.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  msseg1/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.232     1.835    msseg1/my_clk/div_cnt[20]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.944 r  msseg1/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.944    msseg1/my_clk/div_cnt0_carry__3_n_4
    SLICE_X12Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.951    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    msseg1/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   msseg1/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   msseg1/my_clk/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y17   msseg1/my_clk/div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y22   msseg1/my_clk/div_cnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y22   msseg1/my_clk/div_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   msseg1/my_clk/div_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   msseg1/my_clk/div_cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   msseg1/my_clk/div_cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   msseg1/my_clk/div_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y15   r_seg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y15   r_seg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   msseg1/my_clk/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   msseg1/my_clk/div_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   msseg1/my_clk/div_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   msseg1/my_clk/div_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   msseg1/my_clk/div_cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   msseg1/my_clk/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   msseg1/my_clk/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   msseg1/my_clk/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   msseg1/my_clk/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   msseg1/my_clk/div_cnt_reg[14]/C



