(edif Synopsys_edif (edifVersion 2 0 0) (edifLevel 0)
 (keywordMap (keywordLevel 0))
 (status
  (written (timeStamp 1999 6 30 21 22 18)
   (program "Synopsys Design Compiler" (Version "1998.08"))
   (dataOrigin "company") (author "designer")
  )
 )
 (external pdt2 (edifLevel 0) (technology (numberDefinition))
  (cell AND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND4_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port I4 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell AND_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell OR3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell OR_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell INV_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port O (direction OUTPUT)))
   )
  )
  (cell FLIP_FLOP_D_RESET (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port RESET (direction INPUT)) (port CK (direction INPUT))
     (port D (direction INPUT)) (port Q (direction OUTPUT))
    )
   )
  )
 )
 (library DESIGNS (edifLevel 0) (technology (numberDefinition))
  (cell b06 (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port (rename cc_mux_2_ "cc_mux[2]") (direction OUTPUT))
     (port (rename cc_mux_1_ "cc_mux[1]") (direction OUTPUT))
     (port eql (direction INPUT))
     (port (rename uscite_2_ "uscite[2]") (direction OUTPUT))
     (port (rename uscite_1_ "uscite[1]") (direction OUTPUT))
     (port clock (direction INPUT)) (port enable_count (direction OUTPUT))
     (port ackout (direction OUTPUT)) (port reset (direction INPUT))
     (port cont_eql (direction INPUT))
    )
    (contents
     (instance U54
      (viewRef Netlist_representation (cellRef AND3_GATE (libraryRef pdt2)))
     )
     (instance U55
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U56
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U57
      (viewRef Netlist_representation (cellRef NAND4_GATE (libraryRef pdt2)))
     )
     (instance U58
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U59
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U60
      (viewRef Netlist_representation (cellRef NAND4_GATE (libraryRef pdt2)))
     )
     (instance U61
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U62
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U63
      (viewRef Netlist_representation (cellRef AND_GATE (libraryRef pdt2)))
     )
     (instance U64
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U65
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U66
      (viewRef Netlist_representation (cellRef AND_GATE (libraryRef pdt2)))
     )
     (instance U67
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U68
      (viewRef Netlist_representation (cellRef AND_GATE (libraryRef pdt2)))
     )
     (instance U69
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U70
      (viewRef Netlist_representation (cellRef AND_GATE (libraryRef pdt2)))
     )
     (instance U71
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U72
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U73
      (viewRef Netlist_representation (cellRef AND_GATE (libraryRef pdt2)))
     )
     (instance U74
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U75
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U76
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U77
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U78
      (viewRef Netlist_representation (cellRef AND_GATE (libraryRef pdt2)))
     )
     (instance U79
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U80
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U81
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U82
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U83
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U84
      (viewRef Netlist_representation (cellRef OR3_GATE (libraryRef pdt2)))
     )
     (instance U85
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U86
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U87
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U88
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U89
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U90
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U91
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U92
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U93
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U94
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U95
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U96
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance (rename state_reg_2_ "state_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename state_reg_1_ "state_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename state_reg_0_ "state_reg[0]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename cc_mux_reg_2_ "cc_mux_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename cc_mux_reg_1_ "cc_mux_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename uscite_reg_2_ "uscite_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename uscite_reg_1_ "uscite_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance enable_count_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance ackout_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (net cont_eql (joined (portRef cont_eql) (portRef I1 (instanceRef U85))))
     (net (rename uscite72_1_ "uscite72[1]")
      (joined (portRef D (instanceRef uscite_reg_1_))
       (portRef O (instanceRef U55))
      )
     )
     (net (rename state78_1_ "state78[1]")
      (joined (portRef D (instanceRef state_reg_1_))
       (portRef O (instanceRef U57))
      )
     )
     (net (rename cc_mux_2_ "cc_mux[2]")
      (joined (portRef cc_mux_2_) (portRef Q (instanceRef cc_mux_reg_2_)))
     )
     (net (rename uscite_1_ "uscite[1]")
      (joined (portRef uscite_1_) (portRef Q (instanceRef uscite_reg_1_)))
     )
     (net reset
      (joined (portRef reset) (portRef RESET (instanceRef state_reg_2_))
       (portRef RESET (instanceRef state_reg_1_))
       (portRef RESET (instanceRef state_reg_0_))
       (portRef RESET (instanceRef cc_mux_reg_2_))
       (portRef RESET (instanceRef cc_mux_reg_1_))
       (portRef RESET (instanceRef uscite_reg_2_))
       (portRef RESET (instanceRef uscite_reg_1_))
       (portRef RESET (instanceRef enable_count_reg))
       (portRef RESET (instanceRef ackout_reg))
      )
     )
     (net enable_count
      (joined (portRef enable_count)
       (portRef Q (instanceRef enable_count_reg))
      )
     )
     (net (rename cc_mux66_2_ "cc_mux66[2]")
      (joined (portRef D (instanceRef cc_mux_reg_2_))
       (portRef O (instanceRef U59))
      )
     )
     (net (rename state_2_ "state[2]")
      (joined (portRef I3 (instanceRef U54)) (portRef I1 (instanceRef U67))
       (portRef I1 (instanceRef U68)) (portRef I3 (instanceRef U74))
       (portRef I1 (instanceRef U78)) (portRef I1 (instanceRef U88))
       (portRef Q (instanceRef state_reg_2_))
      )
     )
     (net (rename state_0_ "state[0]")
      (joined (portRef I1 (instanceRef U65)) (portRef I2 (instanceRef U68))
       (portRef I1 (instanceRef U70)) (portRef I1 (instanceRef U77))
       (portRef I1 (instanceRef U82)) (portRef Q (instanceRef state_reg_0_))
      )
     )
     (net ackout
      (joined (portRef ackout) (portRef Q (instanceRef ackout_reg)))
     )
     (net clock
      (joined (portRef clock) (portRef CK (instanceRef state_reg_2_))
       (portRef CK (instanceRef state_reg_1_))
       (portRef CK (instanceRef state_reg_0_))
       (portRef CK (instanceRef cc_mux_reg_2_))
       (portRef CK (instanceRef cc_mux_reg_1_))
       (portRef CK (instanceRef uscite_reg_2_))
       (portRef CK (instanceRef uscite_reg_1_))
       (portRef CK (instanceRef enable_count_reg))
       (portRef CK (instanceRef ackout_reg))
      )
     )
     (net (rename state_1_ "state[1]")
      (joined (portRef I1 (instanceRef U62)) (portRef I2 (instanceRef U63))
       (portRef I1 (instanceRef U72)) (portRef I2 (instanceRef U73))
       (portRef I2 (instanceRef U83)) (portRef I1 (instanceRef U90))
       (portRef I1 (instanceRef U93)) (portRef Q (instanceRef state_reg_1_))
      )
     )
     (net (rename cc_mux66_1_ "cc_mux66[1]")
      (joined (portRef D (instanceRef cc_mux_reg_1_))
       (portRef O (instanceRef U60))
      )
     )
     (net enable_count60
      (joined (portRef D (instanceRef ackout_reg))
       (portRef D (instanceRef enable_count_reg))
       (portRef O (instanceRef U61))
      )
     )
     (net eql
      (joined (portRef eql) (portRef I3 (instanceRef U55))
       (portRef I1 (instanceRef U64)) (portRef I1 (instanceRef U73))
       (portRef I1 (instanceRef U81)) (portRef I2 (instanceRef U88))
       (portRef I2 (instanceRef U95)) (portRef I2 (instanceRef U96))
      )
     )
     (net (rename state78_2_ "state78[2]")
      (joined (portRef D (instanceRef state_reg_2_))
       (portRef O (instanceRef U56))
      )
     )
     (net (rename uscite72_2_ "uscite72[2]")
      (joined (portRef D (instanceRef uscite_reg_2_))
       (portRef O (instanceRef U54))
      )
     )
     (net (rename uscite_2_ "uscite[2]")
      (joined (portRef uscite_2_) (portRef Q (instanceRef uscite_reg_2_)))
     )
     (net (rename cc_mux_1_ "cc_mux[1]")
      (joined (portRef cc_mux_1_) (portRef Q (instanceRef cc_mux_reg_1_)))
     )
     (net (rename state78_0_ "state78[0]")
      (joined (portRef D (instanceRef state_reg_0_))
       (portRef O (instanceRef U58))
      )
     )
     (net n174
      (joined (portRef I1 (instanceRef U60)) (portRef I1 (instanceRef U54))
       (portRef O (instanceRef U66))
      )
     )
     (net n175
      (joined (portRef I2 (instanceRef U54)) (portRef O (instanceRef U77)))
     )
     (net n176
      (joined (portRef I1 (instanceRef U55)) (portRef O (instanceRef U93)))
     )
     (net n177
      (joined (portRef I2 (instanceRef U55)) (portRef O (instanceRef U92)))
     )
     (net n178
      (joined (portRef I3 (instanceRef U59)) (portRef I1 (instanceRef U56))
       (portRef O (instanceRef U88))
      )
     )
     (net n179
      (joined (portRef I2 (instanceRef U56)) (portRef O (instanceRef U94)))
     )
     (net n180
      (joined (portRef I1 (instanceRef U95)) (portRef I3 (instanceRef U56))
       (portRef O (instanceRef U74))
      )
     )
     (net n181
      (joined (portRef I1 (instanceRef U57)) (portRef O (instanceRef U80)))
     )
     (net n182
      (joined (portRef I2 (instanceRef U77)) (portRef I2 (instanceRef U57))
       (portRef O (instanceRef U75))
      )
     )
     (net n183
      (joined (portRef I3 (instanceRef U57)) (portRef O (instanceRef U96)))
     )
     (net n184
      (joined (portRef I4 (instanceRef U57)) (portRef O (instanceRef U95)))
     )
     (net n185
      (joined (portRef I1 (instanceRef U58)) (portRef O (instanceRef U82)))
     )
     (net n186
      (joined (portRef I3 (instanceRef U84)) (portRef I1 (instanceRef U66))
       (portRef I2 (instanceRef U58)) (portRef O (instanceRef U72))
      )
     )
     (net n187
      (joined (portRef I3 (instanceRef U58)) (portRef O (instanceRef U83)))
     )
     (net n188
      (joined (portRef I1 (instanceRef U59)) (portRef O (instanceRef U87)))
     )
     (net n189
      (joined (portRef I2 (instanceRef U59)) (portRef O (instanceRef U86)))
     )
     (net n190
      (joined (portRef I2 (instanceRef U60)) (portRef O (instanceRef U89)))
     )
     (net n191
      (joined (portRef I1 (instanceRef U83)) (portRef I1 (instanceRef U80))
       (portRef I3 (instanceRef U60)) (portRef O (instanceRef U71))
      )
     )
     (net n192
      (joined (portRef I2 (instanceRef U90)) (portRef I4 (instanceRef U60))
       (portRef O (instanceRef U76))
      )
     )
     (net n193
      (joined (portRef I1 (instanceRef U61)) (portRef O (instanceRef U85)))
     )
     (net n194
      (joined (portRef I2 (instanceRef U61)) (portRef O (instanceRef U84)))
     )
     (net n195
      (joined (portRef I2 (instanceRef U94)) (portRef I2 (instanceRef U91))
       (portRef I2 (instanceRef U86)) (portRef I2 (instanceRef U81))
       (portRef I2 (instanceRef U80)) (portRef I2 (instanceRef U74))
       (portRef O (instanceRef U62))
      )
     )
     (net n196
      (joined (portRef I2 (instanceRef U85)) (portRef O (instanceRef U63)))
     )
     (net n197
      (joined (portRef I1 (instanceRef U91)) (portRef I2 (instanceRef U84))
       (portRef I1 (instanceRef U76)) (portRef I1 (instanceRef U63))
       (portRef O (instanceRef U68))
      )
     )
     (net n198
      (joined (portRef I3 (instanceRef U94)) (portRef I2 (instanceRef U72))
       (portRef O (instanceRef U64))
      )
     )
     (net n199
      (joined (portRef I2 (instanceRef U87)) (portRef I2 (instanceRef U78))
       (portRef I1 (instanceRef U74)) (portRef I2 (instanceRef U71))
       (portRef O (instanceRef U65))
      )
     )
     (net n200
      (joined (portRef I2 (instanceRef U82)) (portRef I2 (instanceRef U66))
       (portRef O (instanceRef U81))
      )
     )
     (net n201
      (joined (portRef I2 (instanceRef U89)) (portRef I1 (instanceRef U71))
       (portRef I2 (instanceRef U70)) (portRef O (instanceRef U67))
      )
     )
     (net n202
      (joined (portRef I2 (instanceRef U93)) (portRef I1 (instanceRef U86))
       (portRef I1 (instanceRef U84)) (portRef I1 (instanceRef U79))
       (portRef O (instanceRef U69))
      )
     )
     (net n203
      (joined (portRef I1 (instanceRef U96)) (portRef I1 (instanceRef U94))
       (portRef I1 (instanceRef U69)) (portRef O (instanceRef U70))
      )
     )
     (net n204
      (joined (portRef I2 (instanceRef U69)) (portRef O (instanceRef U78)))
     )
     (net n205
      (joined (portRef I1 (instanceRef U89)) (portRef I1 (instanceRef U87))
       (portRef I1 (instanceRef U75)) (portRef O (instanceRef U73))
      )
     )
     (net n206
      (joined (portRef I3 (instanceRef U92)) (portRef O (instanceRef U79)))
     )
     (net n207
      (joined (portRef I2 (instanceRef U92)) (portRef O (instanceRef U90)))
     )
     (net n208
      (joined (portRef I1 (instanceRef U92)) (portRef O (instanceRef U91)))
     )
    )
   )
  )
 )
 (design Synopsys_edif (cellRef b06 (libraryRef DESIGNS)))
)
