12:41:26 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
12:41:31 INFO  : XSDB server has started successfully.
12:41:44 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
12:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:52:27 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper_hw_platform_0/z_system_wrapper.bit"
12:53:06 INFO  : ps7_init is completed.
12:53:06 INFO  : ps7_post_config is completed.
12:53:06 INFO  : Processor reset is completed for ps7_cortexa9_0
12:57:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:57:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
12:59:15 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12.bit"
12:59:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:38 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:33 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1463041069000,  Project:1463038725000
13:18:06 INFO  : Project z_system_wrapper_hw_platform_0's source hardware specification located at /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:18:09 INFO  : Copied contents of /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf into /z_system_wrapper_hw_platform_0/system.hdf.
13:18:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:18:29 INFO  : 
13:18:30 INFO  : Updating hardware inferred compiler options for Timer_testing.
13:18:30 INFO  : Clearing existing target manager status.
13:18:30 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
13:18:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:18:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
13:19:17 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w11.bit"
13:19:37 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:20 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
14:14:24 INFO  : XSDB server has started successfully.
14:14:38 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
14:14:39 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
14:23:02 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
14:23:04 INFO  : XSDB server has started successfully.
14:23:04 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
14:23:05 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
14:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:23:58 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
14:24:15 INFO  : ps7_init is completed.
14:24:15 INFO  : ps7_post_config is completed.
14:24:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:53:21 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
14:53:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:32 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:45 INFO  : Processor reset is completed for ps7_cortexa9_0
14:56:14 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:57:33 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
14:57:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
14:58:54 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
14:59:08 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:01:17 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
15:01:21 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:01:30 ERROR : Unexpected error while parsing XMD response ï¿¿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:02:11 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
15:02:17 INFO  : XSDB server has started successfully.
15:02:23 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
15:02:24 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
15:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:03:26 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
15:03:41 INFO  : ps7_init is completed.
15:03:42 INFO  : ps7_post_config is completed.
15:03:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:07:52 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
15:08:01 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:08:58 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
15:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:09:42 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_SW0.bit"
15:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
15:12:22 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_JA10bit.bit"
10:28:14 INFO  : Launching XSDB server: xsdb -n /media/imranqureshi/40edadaa-013a-44ac-bdd0-e7787032b2e2/xilinx/SDK/2015.3/scripts/xsdb/xsdb/xsdb-server.tcl
10:28:19 INFO  : XSDB server has started successfully.
10:28:29 INFO  : Processing command line option -hwspec /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf.
10:28:30 INFO  : Checking for hwspec changes in the project z_system_wrapper_hw_platform_0.
10:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248483616" && level==0} -index 1' command is executed.
10:33:03 INFO  : FPGA configured successfully with bitstream "/home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/ppsin_w12_pulldown.bit"
10:33:39 INFO  : ps7_init is completed.
10:33:39 INFO  : ps7_post_config is completed.
10:33:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:40:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1463117440000,  Project:1463041069000
10:40:38 INFO  : Project z_system_wrapper_hw_platform_0's source hardware specification located at /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:40:41 INFO  : Copied contents of /home/imranqureshi/TDL_homework/2_zynq_bram_QSPI_8bit_FIFO/git_sdk_work/HLS_Timer_IP_SDK_testing/z_system_wrapper.hdf into /z_system_wrapper_hw_platform_0/system.hdf.
10:40:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:40:55 INFO  : 
10:40:56 INFO  : Updating hardware inferred compiler options for Timer_testing.
10:40:56 INFO  : Clearing existing target manager status.
