-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_bf16_fmax_u16 is
port (
    ap_ready : OUT STD_LOGIC;
    a : IN STD_LOGIC_VECTOR (15 downto 0);
    b : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_bf16_fmax_u16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_7F80 : STD_LOGIC_VECTOR (14 downto 0) := "111111110000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_fu_46_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal expa_fu_56_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal fraca_fu_42_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln117_fu_64_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_1_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_82_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal expb_fu_92_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal fracb_fu_38_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln121_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_1_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_is_nan_fu_76_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_is_nan_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln124_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln124_fu_124_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_146_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln130_fu_154_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_168_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln131_fu_176_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ka_fu_162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal kb_fu_184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln135_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln124_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln124_1_fu_138_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln135_fu_196_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    a_is_nan_fu_76_p2 <= (icmp_ln117_fu_64_p2 and icmp_ln117_1_fu_70_p2);
    and_ln124_fu_118_p2 <= (b_is_nan_fu_112_p2 and a_is_nan_fu_76_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln124_1_fu_138_p3 when (or_ln124_fu_132_p2(0) = '1') else 
        select_ln135_fu_196_p3;
    b_is_nan_fu_112_p2 <= (icmp_ln121_fu_100_p2 and icmp_ln121_1_fu_106_p2);
    expa_fu_56_p3 <= (tmp_fu_46_p4 & ap_const_lv7_0);
    expb_fu_92_p3 <= (tmp_3_fu_82_p4 & ap_const_lv7_0);
    fraca_fu_42_p1 <= a(7 - 1 downto 0);
    fracb_fu_38_p1 <= b(7 - 1 downto 0);
    icmp_ln117_1_fu_70_p2 <= "0" when (fraca_fu_42_p1 = ap_const_lv7_0) else "1";
    icmp_ln117_fu_64_p2 <= "1" when (expa_fu_56_p3 = ap_const_lv15_7F80) else "0";
    icmp_ln121_1_fu_106_p2 <= "0" when (fracb_fu_38_p1 = ap_const_lv7_0) else "1";
    icmp_ln121_fu_100_p2 <= "1" when (expb_fu_92_p3 = ap_const_lv15_7F80) else "0";
    icmp_ln135_fu_190_p2 <= "1" when (unsigned(ka_fu_162_p2) < unsigned(kb_fu_184_p2)) else "0";
    ka_fu_162_p2 <= (select_ln130_fu_154_p3 xor a);
    kb_fu_184_p2 <= (select_ln131_fu_176_p3 xor b);
    or_ln124_fu_132_p2 <= (b_is_nan_fu_112_p2 or a_is_nan_fu_76_p2);
    select_ln124_1_fu_138_p3 <= 
        select_ln124_fu_124_p3 when (a_is_nan_fu_76_p2(0) = '1') else 
        a;
    select_ln124_fu_124_p3 <= 
        a when (and_ln124_fu_118_p2(0) = '1') else 
        b;
    select_ln130_fu_154_p3 <= 
        ap_const_lv16_FFFF when (tmp_5_fu_146_p3(0) = '1') else 
        ap_const_lv16_8000;
    select_ln131_fu_176_p3 <= 
        ap_const_lv16_FFFF when (tmp_6_fu_168_p3(0) = '1') else 
        ap_const_lv16_8000;
    select_ln135_fu_196_p3 <= 
        b when (icmp_ln135_fu_190_p2(0) = '1') else 
        a;
    tmp_3_fu_82_p4 <= b(14 downto 7);
    tmp_5_fu_146_p3 <= a(15 downto 15);
    tmp_6_fu_168_p3 <= b(15 downto 15);
    tmp_fu_46_p4 <= a(14 downto 7);
end behav;
