<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Stage_0.vhd</title>
<style> .LN { font-style: italic; color: #888888 } </style>
<style> .CT { font-style: italic; color: #117755 } </style>
<style> .PP { font-style: bold;   color: #992211 } </style>
<style> .KW { font-style: bold;   color: #112266 } </style>
<style> .DT { font-style: bold;   color: #112266 } </style>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" text="#1122aa" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../Stage_0.vhd" target="rtwreport_document_frame" id="linkToText_plain">Stage_0.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdlsrc\CORDIC\Stage_0.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2018-11-13 04:29:09</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.1 and HDL Coder 3.9</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: Stage_0</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: CORDIC/CORDIC_cos_sin/Stage_0</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a>LIBRARY IEEE;
</span><span><a class="LN" name="19">   19   </a>USE IEEE.std_logic_1164.ALL;
</span><span><a class="LN" name="20">   20   </a>USE IEEE.numeric_std.ALL;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a>ENTITY Stage_0 IS
</span><span><a class="LN" name="23">   23   </a>  PORT( clk                               :   IN    std_logic;
</span><span><a class="LN" name="24">   24   </a>        reset                             :   IN    std_logic;
</span><span><a class="LN" name="25">   25   </a>        enb                               :   IN    std_logic;
</span><span><a class="LN" name="26">   26   </a>        x_in                              :   IN    std_logic_vector(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="27">   27   </a>        y_in                              :   IN    std_logic_vector(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="28">   28   </a>        z_in                              :   IN    std_logic_vector(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="29">   29   </a>        x_out                             :   OUT   std_logic_vector(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="30">   30   </a>        y_out                             :   OUT   std_logic_vector(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="31">   31   </a>        z_out                             :   OUT   std_logic_vector(31 DOWNTO 0)  <span class="CT">-- sfix32_En15</span>
</span><span><a class="LN" name="32">   32   </a>        );
</span><span><a class="LN" name="33">   33   </a>END Stage_0;
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>ARCHITECTURE rtl OF Stage_0 IS
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="39">   39   </a>  COMPONENT Shift_Sel1
</span><span><a class="LN" name="40">   40   </a>    PORT( in_rsvd                         :   IN    std_logic_vector(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="41">   41   </a>          sel                             :   IN    std_logic;
</span><span><a class="LN" name="42">   42   </a>          out_rsvd                        :   OUT   std_logic_vector(16 DOWNTO 0)  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="43">   43   </a>          );
</span><span><a class="LN" name="44">   44   </a>  END COMPONENT;
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a>  COMPONENT Shift_Sel
</span><span><a class="LN" name="47">   47   </a>    PORT( in_rsvd                         :   IN    std_logic_vector(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="48">   48   </a>          sel                             :   IN    std_logic;
</span><span><a class="LN" name="49">   49   </a>          out_rsvd                        :   OUT   std_logic_vector(16 DOWNTO 0)  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="50">   50   </a>          );
</span><span><a class="LN" name="51">   51   </a>  END COMPONENT;
</span><span><a class="LN" name="52">   52   </a>
</span><span><a class="LN" name="53">   53   </a>  COMPONENT Phase_Sel
</span><span><a class="LN" name="54">   54   </a>    PORT( sel                             :   IN    std_logic;
</span><span><a class="LN" name="55">   55   </a>          out_rsvd                        :   OUT   std_logic_vector(15 DOWNTO 0)  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="56">   56   </a>          );
</span><span><a class="LN" name="57">   57   </a>  END COMPONENT;
</span><span><a class="LN" name="58">   58   </a>
</span><span><a class="LN" name="59">   59   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="60">   60   </a>  FOR ALL : Shift_Sel1
</span><span><a class="LN" name="61">   61   </a>    USE ENTITY work.Shift_Sel1(rtl);
</span><span><a class="LN" name="62">   62   </a>
</span><span><a class="LN" name="63">   63   </a>  FOR ALL : Shift_Sel
</span><span><a class="LN" name="64">   64   </a>    USE ENTITY work.Shift_Sel(rtl);
</span><span><a class="LN" name="65">   65   </a>
</span><span><a class="LN" name="66">   66   </a>  FOR ALL : Phase_Sel
</span><span><a class="LN" name="67">   67   </a>    USE ENTITY work.Phase_Sel(rtl);
</span><span><a class="LN" name="68">   68   </a>
</span><span><a class="LN" name="69">   69   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="70">   70   </a>  SIGNAL x_in_signed                      : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="71">   71   </a>  SIGNAL Delay_out1                       : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="72">   72   </a>  SIGNAL y_in_signed                      : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="73">   73   </a>  SIGNAL Delay1_out1                      : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="74">   74   </a>  SIGNAL z_in_signed                      : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="75">   75   </a>  SIGNAL Constant_out1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="76">   76   </a>  SIGNAL Relational_Operator1_1_cast      : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="77">   77   </a>  SIGNAL Relational_Operator1_relop1      : std_logic;
</span><span><a class="LN" name="78">   78   </a>  SIGNAL Shift_Sel1_out1                  : std_logic_vector(16 DOWNTO 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="79">   79   </a>  SIGNAL Shift_Sel1_out1_signed           : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="80">   80   </a>  SIGNAL Add_sub_cast                     : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="81">   81   </a>  SIGNAL Add_sub_cast_1                   : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="82">   82   </a>  SIGNAL Add_out1                         : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="83">   83   </a>  SIGNAL Delay2_out1                      : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="84">   84   </a>  SIGNAL Shift_Sel_out1                   : std_logic_vector(16 DOWNTO 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="85">   85   </a>  SIGNAL Shift_Sel_out1_signed            : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="86">   86   </a>  SIGNAL Add1_add_cast                    : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="87">   87   </a>  SIGNAL Add1_add_cast_1                  : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="88">   88   </a>  SIGNAL Add1_out1                        : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="89">   89   </a>  SIGNAL Delay3_out1                      : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" name="90">   90   </a>  SIGNAL Delay5_out1                      : <span class="DT">signed</span>(16 DOWNTO 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="91">   91   </a>  SIGNAL Phase_Sel_out1                   : std_logic_vector(15 DOWNTO 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" name="92">   92   </a>  SIGNAL Phase_Sel_out1_signed            : <span class="DT">signed</span>(15 DOWNTO 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="93">   93   </a>  SIGNAL Add2_sub_cast                    : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En15</span>
</span><span><a class="LN" name="94">   94   </a>  SIGNAL Add2_sub_cast_1                  : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En15</span>
</span><span><a class="LN" name="95">   95   </a>  SIGNAL Add2_out1                        : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En15</span>
</span><span><a class="LN" name="96">   96   </a>  SIGNAL Delay4_out1                      : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32_En15</span>
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>BEGIN
</span><span><a class="LN" name="99">   99   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:20')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Shift_Sel1</i></font></a></span>
</span><span><a class="LN" name="100">  100   </a>  u_Shift_Sel1 : Shift_Sel1
</span><span><a class="LN" name="101">  101   </a>    PORT MAP( in_rsvd =&gt; std_logic_vector(Delay1_out1),  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="102">  102   </a>              sel =&gt; Relational_Operator1_relop1,
</span><span><a class="LN" name="103">  103   </a>              out_rsvd =&gt; Shift_Sel1_out1  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="104">  104   </a>              );
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:8')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Shift_Sel</i></font></a></span>
</span><span><a class="LN" name="107">  107   </a>  u_Shift_Sel : Shift_Sel
</span><span><a class="LN" name="108">  108   </a>    PORT MAP( in_rsvd =&gt; std_logic_vector(Delay_out1),  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="109">  109   </a>              sel =&gt; Relational_Operator1_relop1,
</span><span><a class="LN" name="110">  110   </a>              out_rsvd =&gt; Shift_Sel_out1  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="111">  111   </a>              );
</span><span><a class="LN" name="112">  112   </a>
</span><span><a class="LN" name="113">  113   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:17')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Phase_Sel</i></font></a></span>
</span><span><a class="LN" name="114">  114   </a>  u_Phase_Sel : Phase_Sel
</span><span><a class="LN" name="115">  115   </a>    PORT MAP( sel =&gt; Relational_Operator1_relop1,
</span><span><a class="LN" name="116">  116   </a>              out_rsvd =&gt; Phase_Sel_out1  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="117">  117   </a>              );
</span><span><a class="LN" name="118">  118   </a>
</span><span><a class="LN" name="119">  119   </a>  x_in_signed &lt;= <span class="DT">signed</span>(x_in);
</span><span><a class="LN" name="120">  120   </a>
</span><span><a class="LN" name="121">  121   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:30')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Delay</i></font></a></span>
</span><span><a class="LN" name="122">  122   </a>  Delay_process : PROCESS (clk, reset)
</span><span><a class="LN" name="123">  123   </a>  BEGIN
</span><span><a class="LN" name="124">  124   </a>    IF reset = '1' THEN
</span><span><a class="LN" name="125">  125   </a>      Delay_out1 &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="126">  126   </a>    ELSIF clk'EVENT AND clk = '1' THEN
</span><span><a class="LN" name="127">  127   </a>      IF enb = '1' THEN
</span><span><a class="LN" name="128">  128   </a>        Delay_out1 &lt;= x_in_signed;
</span><span><a class="LN" name="129">  129   </a>      END IF;
</span><span><a class="LN" name="130">  130   </a>    END IF;
</span><span><a class="LN" name="131">  131   </a>  END PROCESS Delay_process;
</span><span><a class="LN" name="132">  132   </a>
</span><span><a class="LN" name="133">  133   </a>
</span><span><a class="LN" name="134">  134   </a>  y_in_signed &lt;= <span class="DT">signed</span>(y_in);
</span><span><a class="LN" name="135">  135   </a>
</span><span><a class="LN" name="136">  136   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:31')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Delay1</i></font></a></span>
</span><span><a class="LN" name="137">  137   </a>  Delay1_process : PROCESS (clk, reset)
</span><span><a class="LN" name="138">  138   </a>  BEGIN
</span><span><a class="LN" name="139">  139   </a>    IF reset = '1' THEN
</span><span><a class="LN" name="140">  140   </a>      Delay1_out1 &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="141">  141   </a>    ELSIF clk'EVENT AND clk = '1' THEN
</span><span><a class="LN" name="142">  142   </a>      IF enb = '1' THEN
</span><span><a class="LN" name="143">  143   </a>        Delay1_out1 &lt;= y_in_signed;
</span><span><a class="LN" name="144">  144   </a>      END IF;
</span><span><a class="LN" name="145">  145   </a>    END IF;
</span><span><a class="LN" name="146">  146   </a>  END PROCESS Delay1_process;
</span><span><a class="LN" name="147">  147   </a>
</span><span><a class="LN" name="148">  148   </a>
</span><span><a class="LN" name="149">  149   </a>  z_in_signed &lt;= <span class="DT">signed</span>(z_in);
</span><span><a class="LN" name="150">  150   </a>
</span><span><a class="LN" name="151">  151   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:43')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Constant</i></font></a></span>
</span><span><a class="LN" name="152">  152   </a>  Constant_out1 &lt;= '0';
</span><span><a class="LN" name="153">  153   </a>
</span><span><a class="LN" name="154">  154   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:42')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Relational Operator1</i></font></a></span>
</span><span><a class="LN" name="155">  155   </a>  Relational_Operator1_1_cast &lt;= <span class="DT">signed</span>(resize(<span class="DT">unsigned</span>'(Constant_out1 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0'), 17));
</span><span><a class="LN" name="156">  156   </a>  
</span><span><a class="LN" name="157">  157   </a>  Relational_Operator1_relop1 &lt;= '1' WHEN z_in_signed &gt;= Relational_Operator1_1_cast ELSE
</span><span><a class="LN" name="158">  158   </a>      '0';
</span><span><a class="LN" name="159">  159   </a>
</span><span><a class="LN" name="160">  160   </a>  Shift_Sel1_out1_signed &lt;= <span class="DT">signed</span>(Shift_Sel1_out1);
</span><span><a class="LN" name="161">  161   </a>
</span><span><a class="LN" name="162">  162   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:38')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Add</i></font></a></span>
</span><span><a class="LN" name="163">  163   </a>  Add_sub_cast &lt;= resize(Delay_out1, 32);
</span><span><a class="LN" name="164">  164   </a>  Add_sub_cast_1 &lt;= resize(Shift_Sel1_out1_signed, 32);
</span><span><a class="LN" name="165">  165   </a>  Add_out1 &lt;= Add_sub_cast - Add_sub_cast_1;
</span><span><a class="LN" name="166">  166   </a>
</span><span><a class="LN" name="167">  167   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:32')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Delay2</i></font></a></span>
</span><span><a class="LN" name="168">  168   </a>  Delay2_process : PROCESS (clk, reset)
</span><span><a class="LN" name="169">  169   </a>  BEGIN
</span><span><a class="LN" name="170">  170   </a>    IF reset = '1' THEN
</span><span><a class="LN" name="171">  171   </a>      Delay2_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" name="172">  172   </a>    ELSIF clk'EVENT AND clk = '1' THEN
</span><span><a class="LN" name="173">  173   </a>      IF enb = '1' THEN
</span><span><a class="LN" name="174">  174   </a>        Delay2_out1 &lt;= Add_out1;
</span><span><a class="LN" name="175">  175   </a>      END IF;
</span><span><a class="LN" name="176">  176   </a>    END IF;
</span><span><a class="LN" name="177">  177   </a>  END PROCESS Delay2_process;
</span><span><a class="LN" name="178">  178   </a>
</span><span><a class="LN" name="179">  179   </a>
</span><span><a class="LN" name="180">  180   </a>  x_out &lt;= std_logic_vector(Delay2_out1);
</span><span><a class="LN" name="181">  181   </a>
</span><span><a class="LN" name="182">  182   </a>  Shift_Sel_out1_signed &lt;= <span class="DT">signed</span>(Shift_Sel_out1);
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:39')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Add1</i></font></a></span>
</span><span><a class="LN" name="185">  185   </a>  Add1_add_cast &lt;= resize(Shift_Sel_out1_signed, 32);
</span><span><a class="LN" name="186">  186   </a>  Add1_add_cast_1 &lt;= resize(Delay1_out1, 32);
</span><span><a class="LN" name="187">  187   </a>  Add1_out1 &lt;= Add1_add_cast + Add1_add_cast_1;
</span><span><a class="LN" name="188">  188   </a>
</span><span><a class="LN" name="189">  189   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:33')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Delay3</i></font></a></span>
</span><span><a class="LN" name="190">  190   </a>  Delay3_process : PROCESS (clk, reset)
</span><span><a class="LN" name="191">  191   </a>  BEGIN
</span><span><a class="LN" name="192">  192   </a>    IF reset = '1' THEN
</span><span><a class="LN" name="193">  193   </a>      Delay3_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" name="194">  194   </a>    ELSIF clk'EVENT AND clk = '1' THEN
</span><span><a class="LN" name="195">  195   </a>      IF enb = '1' THEN
</span><span><a class="LN" name="196">  196   </a>        Delay3_out1 &lt;= Add1_out1;
</span><span><a class="LN" name="197">  197   </a>      END IF;
</span><span><a class="LN" name="198">  198   </a>    END IF;
</span><span><a class="LN" name="199">  199   </a>  END PROCESS Delay3_process;
</span><span><a class="LN" name="200">  200   </a>
</span><span><a class="LN" name="201">  201   </a>
</span><span><a class="LN" name="202">  202   </a>  y_out &lt;= std_logic_vector(Delay3_out1);
</span><span><a class="LN" name="203">  203   </a>
</span><span><a class="LN" name="204">  204   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:44')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Delay5</i></font></a></span>
</span><span><a class="LN" name="205">  205   </a>  Delay5_process : PROCESS (clk, reset)
</span><span><a class="LN" name="206">  206   </a>  BEGIN
</span><span><a class="LN" name="207">  207   </a>    IF reset = '1' THEN
</span><span><a class="LN" name="208">  208   </a>      Delay5_out1 &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="209">  209   </a>    ELSIF clk'EVENT AND clk = '1' THEN
</span><span><a class="LN" name="210">  210   </a>      IF enb = '1' THEN
</span><span><a class="LN" name="211">  211   </a>        Delay5_out1 &lt;= z_in_signed;
</span><span><a class="LN" name="212">  212   </a>      END IF;
</span><span><a class="LN" name="213">  213   </a>    END IF;
</span><span><a class="LN" name="214">  214   </a>  END PROCESS Delay5_process;
</span><span><a class="LN" name="215">  215   </a>
</span><span><a class="LN" name="216">  216   </a>
</span><span><a class="LN" name="217">  217   </a>  Phase_Sel_out1_signed &lt;= <span class="DT">signed</span>(Phase_Sel_out1);
</span><span><a class="LN" name="218">  218   </a>
</span><span><a class="LN" name="219">  219   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:40')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Add2</i></font></a></span>
</span><span><a class="LN" name="220">  220   </a>  Add2_sub_cast &lt;= resize(Delay5_out1 &amp; '0', 32);
</span><span><a class="LN" name="221">  221   </a>  Add2_sub_cast_1 &lt;= resize(Phase_Sel_out1_signed, 32);
</span><span><a class="LN" name="222">  222   </a>  Add2_out1 &lt;= Add2_sub_cast - Add2_sub_cast_1;
</span><span><a class="LN" name="223">  223   </a>
</span><span><a class="LN" name="224">  224   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('CORDIC:34')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Delay4</i></font></a></span>
</span><span><a class="LN" name="225">  225   </a>  Delay4_process : PROCESS (clk, reset)
</span><span><a class="LN" name="226">  226   </a>  BEGIN
</span><span><a class="LN" name="227">  227   </a>    IF reset = '1' THEN
</span><span><a class="LN" name="228">  228   </a>      Delay4_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" name="229">  229   </a>    ELSIF clk'EVENT AND clk = '1' THEN
</span><span><a class="LN" name="230">  230   </a>      IF enb = '1' THEN
</span><span><a class="LN" name="231">  231   </a>        Delay4_out1 &lt;= Add2_out1;
</span><span><a class="LN" name="232">  232   </a>      END IF;
</span><span><a class="LN" name="233">  233   </a>    END IF;
</span><span><a class="LN" name="234">  234   </a>  END PROCESS Delay4_process;
</span><span><a class="LN" name="235">  235   </a>
</span><span><a class="LN" name="236">  236   </a>
</span><span><a class="LN" name="237">  237   </a>  z_out &lt;= std_logic_vector(Delay4_out1);
</span><span><a class="LN" name="238">  238   </a>
</span><span><a class="LN" name="239">  239   </a>END rtl;
</span><span><a class="LN" name="240">  240   </a>
</span><span><a class="LN" name="241">  241   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>