$date
	Thu Jan 15 11:43:10 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5000
1"
#7000
1#
#10000
0"
#13000
1$
#15000
1!
1"
#20000
0"
#21000
0!
0$
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#41000
