// Seed: 687484138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd61,
    parameter id_5 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_2,
      id_14,
      id_9,
      id_12,
      id_1
  );
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire _id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_18;
  wire id_19;
  always @(*) assign id_6 = 1;
  wire [id_4 : {  id_5  ,  1  }] id_20;
endmodule
