#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa3c8515120 .scope module, "Get_Jump_Addr" "Get_Jump_Addr" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
o0x10acc7008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa3c8522950_0 .net "PCplus4", 31 0, o0x10acc7008;  0 drivers
v0x7fa3c852c430_0 .net *"_s1", 3 0, L_0x7fa3c853a4b0;  1 drivers
v0x7fa3c852c4d0_0 .net *"_s10", 29 0, L_0x7fa3c853a7f0;  1 drivers
L_0x10acf9050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa3c852c580_0 .net *"_s15", 1 0, L_0x10acf9050;  1 drivers
v0x7fa3c852c630_0 .net *"_s3", 25 0, L_0x7fa3c853a550;  1 drivers
v0x7fa3c852c720_0 .net *"_s4", 25 0, L_0x7fa3c853a6d0;  1 drivers
v0x7fa3c852c7d0_0 .net *"_s6", 23 0, L_0x7fa3c853a5f0;  1 drivers
L_0x10acf9008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa3c852c880_0 .net *"_s8", 1 0, L_0x10acf9008;  1 drivers
o0x10acc7188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa3c852c930_0 .net "instr", 31 0, o0x10acc7188;  0 drivers
v0x7fa3c852ca40_0 .net "jumpAddr", 31 0, L_0x7fa3c853a910;  1 drivers
L_0x7fa3c853a4b0 .part o0x10acc7008, 28, 4;
L_0x7fa3c853a550 .part o0x10acc7188, 0, 26;
L_0x7fa3c853a5f0 .part L_0x7fa3c853a550, 0, 24;
L_0x7fa3c853a6d0 .concat [ 2 24 0 0], L_0x10acf9008, L_0x7fa3c853a5f0;
L_0x7fa3c853a7f0 .concat [ 26 4 0 0], L_0x7fa3c853a6d0, L_0x7fa3c853a4b0;
L_0x7fa3c853a910 .concat [ 30 2 0 0], L_0x7fa3c853a7f0, L_0x10acf9050;
S_0x7fa3c8510e80 .scope module, "testbench" "testbench" 3 25;
 .timescale 0 0;
v0x7fa3c8537c70_0 .net "ALUOut_E", 31 0, v0x7fa3c852ce70_0;  1 drivers
v0x7fa3c8537d60_0 .net "ALUOut_M", 31 0, v0x7fa3c852d5e0_0;  1 drivers
v0x7fa3c8537df0_0 .net "ALUOut_W", 31 0, v0x7fa3c852fdd0_0;  1 drivers
v0x7fa3c8537ec0_0 .net "EX_D", 4 0, v0x7fa3c8532770_0;  1 drivers
v0x7fa3c8537f90_0 .net "EX_E", 4 0, v0x7fa3c852e310_0;  1 drivers
v0x7fa3c8538060_0 .net "MEM_D", 1 0, v0x7fa3c8532900_0;  1 drivers
v0x7fa3c8538130_0 .net "MEM_E", 1 0, v0x7fa3c852e430_0;  1 drivers
v0x7fa3c8538200_0 .net "MEM_M", 1 0, v0x7fa3c852d740_0;  1 drivers
v0x7fa3c8538290_0 .net "Next_PC", 31 0, v0x7fa3c8531bf0_0;  1 drivers
v0x7fa3c85383a0_0 .net "PCBranch_D", 31 0, v0x7fa3c8531680_0;  1 drivers
v0x7fa3c8538470_0 .net "PCPlus4_D", 31 0, v0x7fa3c852f790_0;  1 drivers
v0x7fa3c8538540_0 .net "PCPlus4_F", 31 0, L_0x7fa3c853aab0;  1 drivers
L_0x10acf9098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10acc7ed8 .resolv tri, v0x7fa3c8531ff0_0, L_0x10acf9098;
v0x7fa3c85385d0_0 .net8 "PCSrc_D", 0 0, RS_0x10acc7ed8;  2 drivers
v0x7fa3c8538660_0 .net "PC_D", 31 0, v0x7fa3c852f5f0_0;  1 drivers
v0x7fa3c85386f0_0 .net "PC_F", 31 0, v0x7fa3c8530770_0;  1 drivers
v0x7fa3c8538800_0 .net "RD1_D", 31 0, v0x7fa3c8535e30_0;  1 drivers
v0x7fa3c8538890_0 .net "RD1_E", 31 0, v0x7fa3c852e5c0_0;  1 drivers
v0x7fa3c8538a60_0 .net "RD2_D", 31 0, v0x7fa3c8535ef0_0;  1 drivers
v0x7fa3c8538af0_0 .net "RD2_E", 31 0, v0x7fa3c852e700_0;  1 drivers
v0x7fa3c8538b80_0 .net "Rd_E", 4 0, v0x7fa3c852e8e0_0;  1 drivers
v0x7fa3c8538c10_0 .net "Result_W", 31 0, v0x7fa3c8535420_0;  1 drivers
v0x7fa3c8538ce0_0 .net "Rs_E", 4 0, v0x7fa3c852ea40_0;  1 drivers
v0x7fa3c8538d70_0 .net "Rt_E", 4 0, v0x7fa3c852eba0_0;  1 drivers
v0x7fa3c8538e40_0 .net "WB_D", 1 0, v0x7fa3c8532d30_0;  1 drivers
v0x7fa3c8538f10_0 .net "WB_E", 1 0, v0x7fa3c852ef40_0;  1 drivers
v0x7fa3c8538fe0_0 .net "WB_M", 1 0, v0x7fa3c852d8e0_0;  1 drivers
v0x7fa3c85390b0_0 .net "WB_W", 1 0, v0x7fa3c85300c0_0;  1 drivers
L_0x10acf9128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fa3c8539140_0 .net/2u *"_s2", 31 0, L_0x10acf9128;  1 drivers
v0x7fa3c85391d0_0 .net "a0", 31 0, L_0x7fa3c853aca0;  1 drivers
v0x7fa3c85392a0_0 .net "branch", 0 0, v0x7fa3c8532df0_0;  1 drivers
v0x7fa3c8539370_0 .var "clk", 0 0;
v0x7fa3c8539500_0 .net "instr_D", 31 0, v0x7fa3c852f470_0;  1 drivers
v0x7fa3c8539590_0 .net "instr_F", 31 0, v0x7fa3c8534dd0_0;  1 drivers
v0x7fa3c8538960_0 .net "jal_control", 0 0, v0x7fa3c8532f10_0;  1 drivers
v0x7fa3c8539820_0 .net "jr_control", 0 0, v0x7fa3c8532fa0_0;  1 drivers
v0x7fa3c85398b0_0 .net "jump", 0 0, v0x7fa3c8533030_0;  1 drivers
v0x7fa3c8539940_0 .net "number_instructions", 31 0, v0x7fa3c8534f40_0;  1 drivers
v0x7fa3c85399d0_0 .net "ra", 31 0, L_0x7fa3c853ad10;  1 drivers
v0x7fa3c8539a60_0 .net "readData_M", 31 0, v0x7fa3c8534910_0;  1 drivers
v0x7fa3c8539b30_0 .net "readData_W", 31 0, v0x7fa3c852ff30_0;  1 drivers
v0x7fa3c8539c00_0 .net "signImm_D", 31 0, v0x7fa3c8537620_0;  1 drivers
v0x7fa3c8539c90_0 .net "signImm_E", 31 0, v0x7fa3c852ed00_0;  1 drivers
v0x7fa3c8539d60_0 .net "srcB", 31 0, v0x7fa3c8531130_0;  1 drivers
v0x7fa3c8539e30_0 .net "stat_control", 0 0, v0x7fa3c8537a20_0;  1 drivers
v0x7fa3c8539f00_0 .net "syscall_control", 0 0, v0x7fa3c85331d0_0;  1 drivers
v0x7fa3c8539fd0_0 .net "v0", 31 0, L_0x7fa3c853ac30;  1 drivers
v0x7fa3c853a0a0_0 .net "writeData_M", 31 0, v0x7fa3c852da40_0;  1 drivers
v0x7fa3c853a170_0 .net "writeReg_E", 4 0, v0x7fa3c8536ca0_0;  1 drivers
v0x7fa3c853a240_0 .net "writeReg_M", 4 0, v0x7fa3c852dc00_0;  1 drivers
v0x7fa3c853a310_0 .net "writeReg_W", 4 0, v0x7fa3c8530220_0;  1 drivers
v0x7fa3c853a3e0_0 .net "zero", 0 0, v0x7fa3c852d090_0;  1 drivers
L_0x7fa3c853adc0 .arith/sum 32, v0x7fa3c852f5f0_0, L_0x10acf9128;
L_0x7fa3c853af00 .part v0x7fa3c852f470_0, 21, 5;
L_0x7fa3c853b020 .part v0x7fa3c852f470_0, 16, 5;
L_0x7fa3c853b0c0 .part v0x7fa3c8532d30_0, 1, 1;
L_0x7fa3c853b160 .part v0x7fa3c852f470_0, 21, 5;
L_0x7fa3c853b230 .part v0x7fa3c852f470_0, 16, 5;
L_0x7fa3c853b2d0 .part v0x7fa3c852f470_0, 11, 5;
L_0x7fa3c853b4b0 .part v0x7fa3c852e310_0, 4, 1;
L_0x7fa3c853b550 .part v0x7fa3c852e310_0, 3, 1;
L_0x7fa3c853b640 .part v0x7fa3c852e310_0, 0, 3;
L_0x7fa3c853b760 .part v0x7fa3c852d740_0, 1, 1;
L_0x7fa3c853b860 .part v0x7fa3c852d740_0, 0, 1;
L_0x7fa3c853b900 .part v0x7fa3c85300c0_0, 0, 1;
S_0x7fa3c852cb40 .scope module, "ALU_block" "ALU" 3 174, 4 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fa3c852cdb0_0 .net "ALUop", 2 0, L_0x7fa3c853b640;  1 drivers
v0x7fa3c852ce70_0 .var "ALUresult", 31 0;
v0x7fa3c852cf20_0 .net "reg1", 31 0, v0x7fa3c852e5c0_0;  alias, 1 drivers
v0x7fa3c852cfe0_0 .net "reg2", 31 0, v0x7fa3c8531130_0;  alias, 1 drivers
v0x7fa3c852d090_0 .var "zero", 0 0;
E_0x7fa3c852cd70 .event edge, v0x7fa3c852cdb0_0, v0x7fa3c852cf20_0, v0x7fa3c852cfe0_0, v0x7fa3c852ce70_0;
S_0x7fa3c852d1f0 .scope module, "ExMem" "EX_MEM" 3 180, 5 4 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7fa3c852d510_0 .net "ALUOut_E", 31 0, v0x7fa3c852ce70_0;  alias, 1 drivers
v0x7fa3c852d5e0_0 .var "ALUOut_M", 31 0;
v0x7fa3c852d680_0 .net "MEM_E", 1 0, v0x7fa3c852e430_0;  alias, 1 drivers
v0x7fa3c852d740_0 .var "MEM_M", 1 0;
v0x7fa3c852d7f0_0 .net "WB_E", 1 0, v0x7fa3c852ef40_0;  alias, 1 drivers
v0x7fa3c852d8e0_0 .var "WB_M", 1 0;
v0x7fa3c852d990_0 .net "WriteData_E", 31 0, v0x7fa3c852e700_0;  alias, 1 drivers
v0x7fa3c852da40_0 .var "WriteData_M", 31 0;
v0x7fa3c852daf0_0 .net "WriteReg_E", 4 0, v0x7fa3c8536ca0_0;  alias, 1 drivers
v0x7fa3c852dc00_0 .var "WriteReg_M", 4 0;
v0x7fa3c852dcb0_0 .net "clk", 0 0, v0x7fa3c8539370_0;  1 drivers
E_0x7fa3c852c6d0 .event posedge, v0x7fa3c852dcb0_0;
S_0x7fa3c852de60 .scope module, "IdEx" "ID_EX" 3 162, 6 4 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "EX_D"
    .port_info 2 /INPUT 2 "MEM_D"
    .port_info 3 /INPUT 2 "WB_D"
    .port_info 4 /INPUT 5 "Rs_D"
    .port_info 5 /INPUT 5 "Rt_D"
    .port_info 6 /INPUT 5 "Rd_D"
    .port_info 7 /INPUT 32 "RD1_D"
    .port_info 8 /INPUT 32 "RD2_D"
    .port_info 9 /INPUT 32 "SignImm_D"
    .port_info 10 /OUTPUT 5 "EX_E"
    .port_info 11 /OUTPUT 2 "MEM_E"
    .port_info 12 /OUTPUT 2 "WB_E"
    .port_info 13 /OUTPUT 5 "Rs_E"
    .port_info 14 /OUTPUT 5 "Rt_E"
    .port_info 15 /OUTPUT 5 "Rd_E"
    .port_info 16 /OUTPUT 32 "RD1_E"
    .port_info 17 /OUTPUT 32 "RD2_E"
    .port_info 18 /OUTPUT 32 "SignImm_E"
v0x7fa3c852e280_0 .net "EX_D", 4 0, v0x7fa3c8532770_0;  alias, 1 drivers
v0x7fa3c852e310_0 .var "EX_E", 4 0;
v0x7fa3c852e3a0_0 .net "MEM_D", 1 0, v0x7fa3c8532900_0;  alias, 1 drivers
v0x7fa3c852e430_0 .var "MEM_E", 1 0;
v0x7fa3c852e4e0_0 .net "RD1_D", 31 0, v0x7fa3c8535e30_0;  alias, 1 drivers
v0x7fa3c852e5c0_0 .var "RD1_E", 31 0;
v0x7fa3c852e660_0 .net "RD2_D", 31 0, v0x7fa3c8535ef0_0;  alias, 1 drivers
v0x7fa3c852e700_0 .var "RD2_E", 31 0;
v0x7fa3c852e7c0_0 .net "Rd_D", 4 0, L_0x7fa3c853b2d0;  1 drivers
v0x7fa3c852e8e0_0 .var "Rd_E", 4 0;
v0x7fa3c852e990_0 .net "Rs_D", 4 0, L_0x7fa3c853b160;  1 drivers
v0x7fa3c852ea40_0 .var "Rs_E", 4 0;
v0x7fa3c852eaf0_0 .net "Rt_D", 4 0, L_0x7fa3c853b230;  1 drivers
v0x7fa3c852eba0_0 .var "Rt_E", 4 0;
v0x7fa3c852ec50_0 .net "SignImm_D", 31 0, v0x7fa3c8537620_0;  alias, 1 drivers
v0x7fa3c852ed00_0 .var "SignImm_E", 31 0;
v0x7fa3c852edb0_0 .net "WB_D", 1 0, v0x7fa3c8532d30_0;  alias, 1 drivers
v0x7fa3c852ef40_0 .var "WB_E", 1 0;
v0x7fa3c852eff0_0 .net "clk", 0 0, v0x7fa3c8539370_0;  alias, 1 drivers
S_0x7fa3c852f1c0 .scope module, "IfId" "IF_ID" 3 126, 7 4 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSrcD"
    .port_info 2 /INPUT 32 "PC_F"
    .port_info 3 /INPUT 32 "Instr_F"
    .port_info 4 /INPUT 32 "PC_Plus4_F"
    .port_info 5 /OUTPUT 32 "PC_D"
    .port_info 6 /OUTPUT 32 "Instr_D"
    .port_info 7 /OUTPUT 32 "PC_Plus4_D"
v0x7fa3c852f470_0 .var "Instr_D", 31 0;
v0x7fa3c852f530_0 .net "Instr_F", 31 0, v0x7fa3c8534dd0_0;  alias, 1 drivers
v0x7fa3c852e020_0 .net8 "PCSrcD", 0 0, RS_0x10acc7ed8;  alias, 2 drivers
v0x7fa3c852f5f0_0 .var "PC_D", 31 0;
v0x7fa3c852f6a0_0 .net "PC_F", 31 0, v0x7fa3c8530770_0;  alias, 1 drivers
v0x7fa3c852f790_0 .var "PC_Plus4_D", 31 0;
v0x7fa3c852f840_0 .net "PC_Plus4_F", 31 0, L_0x7fa3c853aab0;  alias, 1 drivers
v0x7fa3c852f8f0_0 .net "clk", 0 0, v0x7fa3c8539370_0;  alias, 1 drivers
S_0x7fa3c852fa60 .scope module, "MemWb" "MEM_WB" 3 192, 8 4 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fa3c852fd40_0 .net "ALUOut_M", 31 0, v0x7fa3c852d5e0_0;  alias, 1 drivers
v0x7fa3c852fdd0_0 .var "ALUOut_W", 31 0;
v0x7fa3c852fe70_0 .net "ReadData_M", 31 0, v0x7fa3c8534910_0;  alias, 1 drivers
v0x7fa3c852ff30_0 .var "ReadData_W", 31 0;
v0x7fa3c852ffe0_0 .net "WB_M", 1 0, v0x7fa3c852d8e0_0;  alias, 1 drivers
v0x7fa3c85300c0_0 .var "WB_W", 1 0;
v0x7fa3c8530160_0 .net "WriteReg_M", 4 0, v0x7fa3c852dc00_0;  alias, 1 drivers
v0x7fa3c8530220_0 .var "WriteReg_W", 4 0;
v0x7fa3c85302c0_0 .net "clk", 0 0, v0x7fa3c8539370_0;  alias, 1 drivers
S_0x7fa3c85304b0 .scope module, "PC_block" "PC" 3 114, 9 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x7fa3c8530660_0 .net "clk", 0 0, v0x7fa3c8539370_0;  alias, 1 drivers
v0x7fa3c8530770_0 .var "currPC", 31 0;
v0x7fa3c8530800_0 .net "nextPC", 31 0, v0x7fa3c8531bf0_0;  alias, 1 drivers
S_0x7fa3c85308e0 .scope module, "PCadd4" "Add4" 3 120, 10 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fa3c8530ad0_0 .net "PCplus4", 31 0, L_0x7fa3c853aab0;  alias, 1 drivers
L_0x10acf90e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa3c8530b80_0 .net/2u *"_s0", 31 0, L_0x10acf90e0;  1 drivers
v0x7fa3c8530c20_0 .net "currPC", 31 0, v0x7fa3c8530770_0;  alias, 1 drivers
L_0x7fa3c853aab0 .arith/sum 32, v0x7fa3c8530770_0, L_0x10acf90e0;
S_0x7fa3c8530d40 .scope module, "aluMux" "Mux_2_1_32bit" 3 171, 11 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa3c8530fa0_0 .net "mux_in_0", 31 0, v0x7fa3c852e700_0;  alias, 1 drivers
v0x7fa3c8531090_0 .net "mux_in_1", 31 0, v0x7fa3c852ed00_0;  alias, 1 drivers
v0x7fa3c8531130_0 .var "mux_out", 31 0;
v0x7fa3c8531200_0 .net "select", 0 0, L_0x7fa3c853b550;  1 drivers
E_0x7fa3c8530f50 .event edge, v0x7fa3c8531200_0, v0x7fa3c852d990_0, v0x7fa3c852ed00_0;
S_0x7fa3c85312e0 .scope module, "branchAdder" "Adder" 3 141, 10 10 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fa3c85315b0_0 .net "PC_Plus4", 31 0, v0x7fa3c852f790_0;  alias, 1 drivers
v0x7fa3c8531680_0 .var "out", 31 0;
v0x7fa3c8531710_0 .net "signExtendedImmediate", 31 0, v0x7fa3c8537620_0;  alias, 1 drivers
E_0x7fa3c8531560 .event edge, v0x7fa3c852f790_0, v0x7fa3c852ec50_0;
S_0x7fa3c85317f0 .scope module, "branchMux" "Mux_2_1_32bit" 3 111, 11 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa3c8531a60_0 .net "mux_in_0", 31 0, L_0x7fa3c853aab0;  alias, 1 drivers
v0x7fa3c8531b50_0 .net "mux_in_1", 31 0, v0x7fa3c8531680_0;  alias, 1 drivers
v0x7fa3c8531bf0_0 .var "mux_out", 31 0;
v0x7fa3c8531cc0_0 .net8 "select", 0 0, RS_0x10acc7ed8;  alias, 2 drivers
E_0x7fa3c8531a00 .event edge, v0x7fa3c852e020_0, v0x7fa3c852f840_0, v0x7fa3c8531680_0;
S_0x7fa3c8531da0 .scope module, "branch_control" "And_Gate" 3 144, 12 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fa3c8531ff0_0 .var "and_out", 0 0;
v0x7fa3c85320d0_0 .net "branch", 0 0, v0x7fa3c8532df0_0;  alias, 1 drivers
v0x7fa3c8532170_0 .net "zero", 0 0, v0x7fa3c852d090_0;  alias, 1 drivers
E_0x7fa3c8531fa0 .event edge, v0x7fa3c85320d0_0, v0x7fa3c852d090_0;
S_0x7fa3c8532250 .scope module, "control_block" "Control" 3 132, 13 7 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
v0x7fa3c8532580_0 .var "ALUop", 2 0;
v0x7fa3c8532640_0 .var "ALUsrc", 0 0;
v0x7fa3c85326e0_0 .var "Branch", 0 0;
v0x7fa3c8532770_0 .var "EX_D", 4 0;
v0x7fa3c8532830_0 .var "Jump", 0 0;
v0x7fa3c8532900_0 .var "MEM_D", 1 0;
v0x7fa3c85329a0_0 .var "MemRead", 0 0;
v0x7fa3c8532a30_0 .var "MemToReg", 0 0;
v0x7fa3c8532ad0_0 .var "MemWrite", 0 0;
v0x7fa3c8532bf0_0 .var "RegDst", 0 0;
v0x7fa3c8532c90_0 .var "RegWrite", 0 0;
v0x7fa3c8532d30_0 .var "WB_D", 1 0;
v0x7fa3c8532df0_0 .var "branch", 0 0;
v0x7fa3c8532e80_0 .net "instr", 31 0, v0x7fa3c852f470_0;  alias, 1 drivers
v0x7fa3c8532f10_0 .var "jal_control", 0 0;
v0x7fa3c8532fa0_0 .var "jr_control", 0 0;
v0x7fa3c8533030_0 .var "jump", 0 0;
v0x7fa3c85331d0_0 .var "syscall_control", 0 0;
E_0x7fa3c8532530 .event edge, v0x7fa3c852f470_0;
S_0x7fa3c8533350 .scope module, "dataMem" "Data_Memory" 3 186, 14 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7fa3c8533570_0 .net "address", 31 0, v0x7fa3c852d5e0_0;  alias, 1 drivers
v0x7fa3c8533660_0 .net "clk", 0 0, v0x7fa3c8539370_0;  alias, 1 drivers
v0x7fa3c8533700_0 .net "memRead", 0 0, L_0x7fa3c853b860;  1 drivers
v0x7fa3c8533790_0 .net "memWrite", 0 0, L_0x7fa3c853b760;  1 drivers
v0x7fa3c8533820 .array "memory", 536870655 536870911, 31 0;
v0x7fa3c8534910_0 .var "readData", 31 0;
v0x7fa3c85349b0_0 .net "writeData", 31 0, v0x7fa3c852da40_0;  alias, 1 drivers
E_0x7fa3c8532b90 .event negedge, v0x7fa3c852dcb0_0;
v0x7fa3c8533820_0 .array/port v0x7fa3c8533820, 0;
v0x7fa3c8533820_1 .array/port v0x7fa3c8533820, 1;
E_0x7fa3c8533540/0 .event edge, v0x7fa3c8533700_0, v0x7fa3c852d5e0_0, v0x7fa3c8533820_0, v0x7fa3c8533820_1;
v0x7fa3c8533820_2 .array/port v0x7fa3c8533820, 2;
v0x7fa3c8533820_3 .array/port v0x7fa3c8533820, 3;
v0x7fa3c8533820_4 .array/port v0x7fa3c8533820, 4;
v0x7fa3c8533820_5 .array/port v0x7fa3c8533820, 5;
E_0x7fa3c8533540/1 .event edge, v0x7fa3c8533820_2, v0x7fa3c8533820_3, v0x7fa3c8533820_4, v0x7fa3c8533820_5;
v0x7fa3c8533820_6 .array/port v0x7fa3c8533820, 6;
v0x7fa3c8533820_7 .array/port v0x7fa3c8533820, 7;
v0x7fa3c8533820_8 .array/port v0x7fa3c8533820, 8;
v0x7fa3c8533820_9 .array/port v0x7fa3c8533820, 9;
E_0x7fa3c8533540/2 .event edge, v0x7fa3c8533820_6, v0x7fa3c8533820_7, v0x7fa3c8533820_8, v0x7fa3c8533820_9;
v0x7fa3c8533820_10 .array/port v0x7fa3c8533820, 10;
v0x7fa3c8533820_11 .array/port v0x7fa3c8533820, 11;
v0x7fa3c8533820_12 .array/port v0x7fa3c8533820, 12;
v0x7fa3c8533820_13 .array/port v0x7fa3c8533820, 13;
E_0x7fa3c8533540/3 .event edge, v0x7fa3c8533820_10, v0x7fa3c8533820_11, v0x7fa3c8533820_12, v0x7fa3c8533820_13;
v0x7fa3c8533820_14 .array/port v0x7fa3c8533820, 14;
v0x7fa3c8533820_15 .array/port v0x7fa3c8533820, 15;
v0x7fa3c8533820_16 .array/port v0x7fa3c8533820, 16;
v0x7fa3c8533820_17 .array/port v0x7fa3c8533820, 17;
E_0x7fa3c8533540/4 .event edge, v0x7fa3c8533820_14, v0x7fa3c8533820_15, v0x7fa3c8533820_16, v0x7fa3c8533820_17;
v0x7fa3c8533820_18 .array/port v0x7fa3c8533820, 18;
v0x7fa3c8533820_19 .array/port v0x7fa3c8533820, 19;
v0x7fa3c8533820_20 .array/port v0x7fa3c8533820, 20;
v0x7fa3c8533820_21 .array/port v0x7fa3c8533820, 21;
E_0x7fa3c8533540/5 .event edge, v0x7fa3c8533820_18, v0x7fa3c8533820_19, v0x7fa3c8533820_20, v0x7fa3c8533820_21;
v0x7fa3c8533820_22 .array/port v0x7fa3c8533820, 22;
v0x7fa3c8533820_23 .array/port v0x7fa3c8533820, 23;
v0x7fa3c8533820_24 .array/port v0x7fa3c8533820, 24;
v0x7fa3c8533820_25 .array/port v0x7fa3c8533820, 25;
E_0x7fa3c8533540/6 .event edge, v0x7fa3c8533820_22, v0x7fa3c8533820_23, v0x7fa3c8533820_24, v0x7fa3c8533820_25;
v0x7fa3c8533820_26 .array/port v0x7fa3c8533820, 26;
v0x7fa3c8533820_27 .array/port v0x7fa3c8533820, 27;
v0x7fa3c8533820_28 .array/port v0x7fa3c8533820, 28;
v0x7fa3c8533820_29 .array/port v0x7fa3c8533820, 29;
E_0x7fa3c8533540/7 .event edge, v0x7fa3c8533820_26, v0x7fa3c8533820_27, v0x7fa3c8533820_28, v0x7fa3c8533820_29;
v0x7fa3c8533820_30 .array/port v0x7fa3c8533820, 30;
v0x7fa3c8533820_31 .array/port v0x7fa3c8533820, 31;
v0x7fa3c8533820_32 .array/port v0x7fa3c8533820, 32;
v0x7fa3c8533820_33 .array/port v0x7fa3c8533820, 33;
E_0x7fa3c8533540/8 .event edge, v0x7fa3c8533820_30, v0x7fa3c8533820_31, v0x7fa3c8533820_32, v0x7fa3c8533820_33;
v0x7fa3c8533820_34 .array/port v0x7fa3c8533820, 34;
v0x7fa3c8533820_35 .array/port v0x7fa3c8533820, 35;
v0x7fa3c8533820_36 .array/port v0x7fa3c8533820, 36;
v0x7fa3c8533820_37 .array/port v0x7fa3c8533820, 37;
E_0x7fa3c8533540/9 .event edge, v0x7fa3c8533820_34, v0x7fa3c8533820_35, v0x7fa3c8533820_36, v0x7fa3c8533820_37;
v0x7fa3c8533820_38 .array/port v0x7fa3c8533820, 38;
v0x7fa3c8533820_39 .array/port v0x7fa3c8533820, 39;
v0x7fa3c8533820_40 .array/port v0x7fa3c8533820, 40;
v0x7fa3c8533820_41 .array/port v0x7fa3c8533820, 41;
E_0x7fa3c8533540/10 .event edge, v0x7fa3c8533820_38, v0x7fa3c8533820_39, v0x7fa3c8533820_40, v0x7fa3c8533820_41;
v0x7fa3c8533820_42 .array/port v0x7fa3c8533820, 42;
v0x7fa3c8533820_43 .array/port v0x7fa3c8533820, 43;
v0x7fa3c8533820_44 .array/port v0x7fa3c8533820, 44;
v0x7fa3c8533820_45 .array/port v0x7fa3c8533820, 45;
E_0x7fa3c8533540/11 .event edge, v0x7fa3c8533820_42, v0x7fa3c8533820_43, v0x7fa3c8533820_44, v0x7fa3c8533820_45;
v0x7fa3c8533820_46 .array/port v0x7fa3c8533820, 46;
v0x7fa3c8533820_47 .array/port v0x7fa3c8533820, 47;
v0x7fa3c8533820_48 .array/port v0x7fa3c8533820, 48;
v0x7fa3c8533820_49 .array/port v0x7fa3c8533820, 49;
E_0x7fa3c8533540/12 .event edge, v0x7fa3c8533820_46, v0x7fa3c8533820_47, v0x7fa3c8533820_48, v0x7fa3c8533820_49;
v0x7fa3c8533820_50 .array/port v0x7fa3c8533820, 50;
v0x7fa3c8533820_51 .array/port v0x7fa3c8533820, 51;
v0x7fa3c8533820_52 .array/port v0x7fa3c8533820, 52;
v0x7fa3c8533820_53 .array/port v0x7fa3c8533820, 53;
E_0x7fa3c8533540/13 .event edge, v0x7fa3c8533820_50, v0x7fa3c8533820_51, v0x7fa3c8533820_52, v0x7fa3c8533820_53;
v0x7fa3c8533820_54 .array/port v0x7fa3c8533820, 54;
v0x7fa3c8533820_55 .array/port v0x7fa3c8533820, 55;
v0x7fa3c8533820_56 .array/port v0x7fa3c8533820, 56;
v0x7fa3c8533820_57 .array/port v0x7fa3c8533820, 57;
E_0x7fa3c8533540/14 .event edge, v0x7fa3c8533820_54, v0x7fa3c8533820_55, v0x7fa3c8533820_56, v0x7fa3c8533820_57;
v0x7fa3c8533820_58 .array/port v0x7fa3c8533820, 58;
v0x7fa3c8533820_59 .array/port v0x7fa3c8533820, 59;
v0x7fa3c8533820_60 .array/port v0x7fa3c8533820, 60;
v0x7fa3c8533820_61 .array/port v0x7fa3c8533820, 61;
E_0x7fa3c8533540/15 .event edge, v0x7fa3c8533820_58, v0x7fa3c8533820_59, v0x7fa3c8533820_60, v0x7fa3c8533820_61;
v0x7fa3c8533820_62 .array/port v0x7fa3c8533820, 62;
v0x7fa3c8533820_63 .array/port v0x7fa3c8533820, 63;
v0x7fa3c8533820_64 .array/port v0x7fa3c8533820, 64;
v0x7fa3c8533820_65 .array/port v0x7fa3c8533820, 65;
E_0x7fa3c8533540/16 .event edge, v0x7fa3c8533820_62, v0x7fa3c8533820_63, v0x7fa3c8533820_64, v0x7fa3c8533820_65;
v0x7fa3c8533820_66 .array/port v0x7fa3c8533820, 66;
v0x7fa3c8533820_67 .array/port v0x7fa3c8533820, 67;
v0x7fa3c8533820_68 .array/port v0x7fa3c8533820, 68;
v0x7fa3c8533820_69 .array/port v0x7fa3c8533820, 69;
E_0x7fa3c8533540/17 .event edge, v0x7fa3c8533820_66, v0x7fa3c8533820_67, v0x7fa3c8533820_68, v0x7fa3c8533820_69;
v0x7fa3c8533820_70 .array/port v0x7fa3c8533820, 70;
v0x7fa3c8533820_71 .array/port v0x7fa3c8533820, 71;
v0x7fa3c8533820_72 .array/port v0x7fa3c8533820, 72;
v0x7fa3c8533820_73 .array/port v0x7fa3c8533820, 73;
E_0x7fa3c8533540/18 .event edge, v0x7fa3c8533820_70, v0x7fa3c8533820_71, v0x7fa3c8533820_72, v0x7fa3c8533820_73;
v0x7fa3c8533820_74 .array/port v0x7fa3c8533820, 74;
v0x7fa3c8533820_75 .array/port v0x7fa3c8533820, 75;
v0x7fa3c8533820_76 .array/port v0x7fa3c8533820, 76;
v0x7fa3c8533820_77 .array/port v0x7fa3c8533820, 77;
E_0x7fa3c8533540/19 .event edge, v0x7fa3c8533820_74, v0x7fa3c8533820_75, v0x7fa3c8533820_76, v0x7fa3c8533820_77;
v0x7fa3c8533820_78 .array/port v0x7fa3c8533820, 78;
v0x7fa3c8533820_79 .array/port v0x7fa3c8533820, 79;
v0x7fa3c8533820_80 .array/port v0x7fa3c8533820, 80;
v0x7fa3c8533820_81 .array/port v0x7fa3c8533820, 81;
E_0x7fa3c8533540/20 .event edge, v0x7fa3c8533820_78, v0x7fa3c8533820_79, v0x7fa3c8533820_80, v0x7fa3c8533820_81;
v0x7fa3c8533820_82 .array/port v0x7fa3c8533820, 82;
v0x7fa3c8533820_83 .array/port v0x7fa3c8533820, 83;
v0x7fa3c8533820_84 .array/port v0x7fa3c8533820, 84;
v0x7fa3c8533820_85 .array/port v0x7fa3c8533820, 85;
E_0x7fa3c8533540/21 .event edge, v0x7fa3c8533820_82, v0x7fa3c8533820_83, v0x7fa3c8533820_84, v0x7fa3c8533820_85;
v0x7fa3c8533820_86 .array/port v0x7fa3c8533820, 86;
v0x7fa3c8533820_87 .array/port v0x7fa3c8533820, 87;
v0x7fa3c8533820_88 .array/port v0x7fa3c8533820, 88;
v0x7fa3c8533820_89 .array/port v0x7fa3c8533820, 89;
E_0x7fa3c8533540/22 .event edge, v0x7fa3c8533820_86, v0x7fa3c8533820_87, v0x7fa3c8533820_88, v0x7fa3c8533820_89;
v0x7fa3c8533820_90 .array/port v0x7fa3c8533820, 90;
v0x7fa3c8533820_91 .array/port v0x7fa3c8533820, 91;
v0x7fa3c8533820_92 .array/port v0x7fa3c8533820, 92;
v0x7fa3c8533820_93 .array/port v0x7fa3c8533820, 93;
E_0x7fa3c8533540/23 .event edge, v0x7fa3c8533820_90, v0x7fa3c8533820_91, v0x7fa3c8533820_92, v0x7fa3c8533820_93;
v0x7fa3c8533820_94 .array/port v0x7fa3c8533820, 94;
v0x7fa3c8533820_95 .array/port v0x7fa3c8533820, 95;
v0x7fa3c8533820_96 .array/port v0x7fa3c8533820, 96;
v0x7fa3c8533820_97 .array/port v0x7fa3c8533820, 97;
E_0x7fa3c8533540/24 .event edge, v0x7fa3c8533820_94, v0x7fa3c8533820_95, v0x7fa3c8533820_96, v0x7fa3c8533820_97;
v0x7fa3c8533820_98 .array/port v0x7fa3c8533820, 98;
v0x7fa3c8533820_99 .array/port v0x7fa3c8533820, 99;
v0x7fa3c8533820_100 .array/port v0x7fa3c8533820, 100;
v0x7fa3c8533820_101 .array/port v0x7fa3c8533820, 101;
E_0x7fa3c8533540/25 .event edge, v0x7fa3c8533820_98, v0x7fa3c8533820_99, v0x7fa3c8533820_100, v0x7fa3c8533820_101;
v0x7fa3c8533820_102 .array/port v0x7fa3c8533820, 102;
v0x7fa3c8533820_103 .array/port v0x7fa3c8533820, 103;
v0x7fa3c8533820_104 .array/port v0x7fa3c8533820, 104;
v0x7fa3c8533820_105 .array/port v0x7fa3c8533820, 105;
E_0x7fa3c8533540/26 .event edge, v0x7fa3c8533820_102, v0x7fa3c8533820_103, v0x7fa3c8533820_104, v0x7fa3c8533820_105;
v0x7fa3c8533820_106 .array/port v0x7fa3c8533820, 106;
v0x7fa3c8533820_107 .array/port v0x7fa3c8533820, 107;
v0x7fa3c8533820_108 .array/port v0x7fa3c8533820, 108;
v0x7fa3c8533820_109 .array/port v0x7fa3c8533820, 109;
E_0x7fa3c8533540/27 .event edge, v0x7fa3c8533820_106, v0x7fa3c8533820_107, v0x7fa3c8533820_108, v0x7fa3c8533820_109;
v0x7fa3c8533820_110 .array/port v0x7fa3c8533820, 110;
v0x7fa3c8533820_111 .array/port v0x7fa3c8533820, 111;
v0x7fa3c8533820_112 .array/port v0x7fa3c8533820, 112;
v0x7fa3c8533820_113 .array/port v0x7fa3c8533820, 113;
E_0x7fa3c8533540/28 .event edge, v0x7fa3c8533820_110, v0x7fa3c8533820_111, v0x7fa3c8533820_112, v0x7fa3c8533820_113;
v0x7fa3c8533820_114 .array/port v0x7fa3c8533820, 114;
v0x7fa3c8533820_115 .array/port v0x7fa3c8533820, 115;
v0x7fa3c8533820_116 .array/port v0x7fa3c8533820, 116;
v0x7fa3c8533820_117 .array/port v0x7fa3c8533820, 117;
E_0x7fa3c8533540/29 .event edge, v0x7fa3c8533820_114, v0x7fa3c8533820_115, v0x7fa3c8533820_116, v0x7fa3c8533820_117;
v0x7fa3c8533820_118 .array/port v0x7fa3c8533820, 118;
v0x7fa3c8533820_119 .array/port v0x7fa3c8533820, 119;
v0x7fa3c8533820_120 .array/port v0x7fa3c8533820, 120;
v0x7fa3c8533820_121 .array/port v0x7fa3c8533820, 121;
E_0x7fa3c8533540/30 .event edge, v0x7fa3c8533820_118, v0x7fa3c8533820_119, v0x7fa3c8533820_120, v0x7fa3c8533820_121;
v0x7fa3c8533820_122 .array/port v0x7fa3c8533820, 122;
v0x7fa3c8533820_123 .array/port v0x7fa3c8533820, 123;
v0x7fa3c8533820_124 .array/port v0x7fa3c8533820, 124;
v0x7fa3c8533820_125 .array/port v0x7fa3c8533820, 125;
E_0x7fa3c8533540/31 .event edge, v0x7fa3c8533820_122, v0x7fa3c8533820_123, v0x7fa3c8533820_124, v0x7fa3c8533820_125;
v0x7fa3c8533820_126 .array/port v0x7fa3c8533820, 126;
v0x7fa3c8533820_127 .array/port v0x7fa3c8533820, 127;
v0x7fa3c8533820_128 .array/port v0x7fa3c8533820, 128;
v0x7fa3c8533820_129 .array/port v0x7fa3c8533820, 129;
E_0x7fa3c8533540/32 .event edge, v0x7fa3c8533820_126, v0x7fa3c8533820_127, v0x7fa3c8533820_128, v0x7fa3c8533820_129;
v0x7fa3c8533820_130 .array/port v0x7fa3c8533820, 130;
v0x7fa3c8533820_131 .array/port v0x7fa3c8533820, 131;
v0x7fa3c8533820_132 .array/port v0x7fa3c8533820, 132;
v0x7fa3c8533820_133 .array/port v0x7fa3c8533820, 133;
E_0x7fa3c8533540/33 .event edge, v0x7fa3c8533820_130, v0x7fa3c8533820_131, v0x7fa3c8533820_132, v0x7fa3c8533820_133;
v0x7fa3c8533820_134 .array/port v0x7fa3c8533820, 134;
v0x7fa3c8533820_135 .array/port v0x7fa3c8533820, 135;
v0x7fa3c8533820_136 .array/port v0x7fa3c8533820, 136;
v0x7fa3c8533820_137 .array/port v0x7fa3c8533820, 137;
E_0x7fa3c8533540/34 .event edge, v0x7fa3c8533820_134, v0x7fa3c8533820_135, v0x7fa3c8533820_136, v0x7fa3c8533820_137;
v0x7fa3c8533820_138 .array/port v0x7fa3c8533820, 138;
v0x7fa3c8533820_139 .array/port v0x7fa3c8533820, 139;
v0x7fa3c8533820_140 .array/port v0x7fa3c8533820, 140;
v0x7fa3c8533820_141 .array/port v0x7fa3c8533820, 141;
E_0x7fa3c8533540/35 .event edge, v0x7fa3c8533820_138, v0x7fa3c8533820_139, v0x7fa3c8533820_140, v0x7fa3c8533820_141;
v0x7fa3c8533820_142 .array/port v0x7fa3c8533820, 142;
v0x7fa3c8533820_143 .array/port v0x7fa3c8533820, 143;
v0x7fa3c8533820_144 .array/port v0x7fa3c8533820, 144;
v0x7fa3c8533820_145 .array/port v0x7fa3c8533820, 145;
E_0x7fa3c8533540/36 .event edge, v0x7fa3c8533820_142, v0x7fa3c8533820_143, v0x7fa3c8533820_144, v0x7fa3c8533820_145;
v0x7fa3c8533820_146 .array/port v0x7fa3c8533820, 146;
v0x7fa3c8533820_147 .array/port v0x7fa3c8533820, 147;
v0x7fa3c8533820_148 .array/port v0x7fa3c8533820, 148;
v0x7fa3c8533820_149 .array/port v0x7fa3c8533820, 149;
E_0x7fa3c8533540/37 .event edge, v0x7fa3c8533820_146, v0x7fa3c8533820_147, v0x7fa3c8533820_148, v0x7fa3c8533820_149;
v0x7fa3c8533820_150 .array/port v0x7fa3c8533820, 150;
v0x7fa3c8533820_151 .array/port v0x7fa3c8533820, 151;
v0x7fa3c8533820_152 .array/port v0x7fa3c8533820, 152;
v0x7fa3c8533820_153 .array/port v0x7fa3c8533820, 153;
E_0x7fa3c8533540/38 .event edge, v0x7fa3c8533820_150, v0x7fa3c8533820_151, v0x7fa3c8533820_152, v0x7fa3c8533820_153;
v0x7fa3c8533820_154 .array/port v0x7fa3c8533820, 154;
v0x7fa3c8533820_155 .array/port v0x7fa3c8533820, 155;
v0x7fa3c8533820_156 .array/port v0x7fa3c8533820, 156;
v0x7fa3c8533820_157 .array/port v0x7fa3c8533820, 157;
E_0x7fa3c8533540/39 .event edge, v0x7fa3c8533820_154, v0x7fa3c8533820_155, v0x7fa3c8533820_156, v0x7fa3c8533820_157;
v0x7fa3c8533820_158 .array/port v0x7fa3c8533820, 158;
v0x7fa3c8533820_159 .array/port v0x7fa3c8533820, 159;
v0x7fa3c8533820_160 .array/port v0x7fa3c8533820, 160;
v0x7fa3c8533820_161 .array/port v0x7fa3c8533820, 161;
E_0x7fa3c8533540/40 .event edge, v0x7fa3c8533820_158, v0x7fa3c8533820_159, v0x7fa3c8533820_160, v0x7fa3c8533820_161;
v0x7fa3c8533820_162 .array/port v0x7fa3c8533820, 162;
v0x7fa3c8533820_163 .array/port v0x7fa3c8533820, 163;
v0x7fa3c8533820_164 .array/port v0x7fa3c8533820, 164;
v0x7fa3c8533820_165 .array/port v0x7fa3c8533820, 165;
E_0x7fa3c8533540/41 .event edge, v0x7fa3c8533820_162, v0x7fa3c8533820_163, v0x7fa3c8533820_164, v0x7fa3c8533820_165;
v0x7fa3c8533820_166 .array/port v0x7fa3c8533820, 166;
v0x7fa3c8533820_167 .array/port v0x7fa3c8533820, 167;
v0x7fa3c8533820_168 .array/port v0x7fa3c8533820, 168;
v0x7fa3c8533820_169 .array/port v0x7fa3c8533820, 169;
E_0x7fa3c8533540/42 .event edge, v0x7fa3c8533820_166, v0x7fa3c8533820_167, v0x7fa3c8533820_168, v0x7fa3c8533820_169;
v0x7fa3c8533820_170 .array/port v0x7fa3c8533820, 170;
v0x7fa3c8533820_171 .array/port v0x7fa3c8533820, 171;
v0x7fa3c8533820_172 .array/port v0x7fa3c8533820, 172;
v0x7fa3c8533820_173 .array/port v0x7fa3c8533820, 173;
E_0x7fa3c8533540/43 .event edge, v0x7fa3c8533820_170, v0x7fa3c8533820_171, v0x7fa3c8533820_172, v0x7fa3c8533820_173;
v0x7fa3c8533820_174 .array/port v0x7fa3c8533820, 174;
v0x7fa3c8533820_175 .array/port v0x7fa3c8533820, 175;
v0x7fa3c8533820_176 .array/port v0x7fa3c8533820, 176;
v0x7fa3c8533820_177 .array/port v0x7fa3c8533820, 177;
E_0x7fa3c8533540/44 .event edge, v0x7fa3c8533820_174, v0x7fa3c8533820_175, v0x7fa3c8533820_176, v0x7fa3c8533820_177;
v0x7fa3c8533820_178 .array/port v0x7fa3c8533820, 178;
v0x7fa3c8533820_179 .array/port v0x7fa3c8533820, 179;
v0x7fa3c8533820_180 .array/port v0x7fa3c8533820, 180;
v0x7fa3c8533820_181 .array/port v0x7fa3c8533820, 181;
E_0x7fa3c8533540/45 .event edge, v0x7fa3c8533820_178, v0x7fa3c8533820_179, v0x7fa3c8533820_180, v0x7fa3c8533820_181;
v0x7fa3c8533820_182 .array/port v0x7fa3c8533820, 182;
v0x7fa3c8533820_183 .array/port v0x7fa3c8533820, 183;
v0x7fa3c8533820_184 .array/port v0x7fa3c8533820, 184;
v0x7fa3c8533820_185 .array/port v0x7fa3c8533820, 185;
E_0x7fa3c8533540/46 .event edge, v0x7fa3c8533820_182, v0x7fa3c8533820_183, v0x7fa3c8533820_184, v0x7fa3c8533820_185;
v0x7fa3c8533820_186 .array/port v0x7fa3c8533820, 186;
v0x7fa3c8533820_187 .array/port v0x7fa3c8533820, 187;
v0x7fa3c8533820_188 .array/port v0x7fa3c8533820, 188;
v0x7fa3c8533820_189 .array/port v0x7fa3c8533820, 189;
E_0x7fa3c8533540/47 .event edge, v0x7fa3c8533820_186, v0x7fa3c8533820_187, v0x7fa3c8533820_188, v0x7fa3c8533820_189;
v0x7fa3c8533820_190 .array/port v0x7fa3c8533820, 190;
v0x7fa3c8533820_191 .array/port v0x7fa3c8533820, 191;
v0x7fa3c8533820_192 .array/port v0x7fa3c8533820, 192;
v0x7fa3c8533820_193 .array/port v0x7fa3c8533820, 193;
E_0x7fa3c8533540/48 .event edge, v0x7fa3c8533820_190, v0x7fa3c8533820_191, v0x7fa3c8533820_192, v0x7fa3c8533820_193;
v0x7fa3c8533820_194 .array/port v0x7fa3c8533820, 194;
v0x7fa3c8533820_195 .array/port v0x7fa3c8533820, 195;
v0x7fa3c8533820_196 .array/port v0x7fa3c8533820, 196;
v0x7fa3c8533820_197 .array/port v0x7fa3c8533820, 197;
E_0x7fa3c8533540/49 .event edge, v0x7fa3c8533820_194, v0x7fa3c8533820_195, v0x7fa3c8533820_196, v0x7fa3c8533820_197;
v0x7fa3c8533820_198 .array/port v0x7fa3c8533820, 198;
v0x7fa3c8533820_199 .array/port v0x7fa3c8533820, 199;
v0x7fa3c8533820_200 .array/port v0x7fa3c8533820, 200;
v0x7fa3c8533820_201 .array/port v0x7fa3c8533820, 201;
E_0x7fa3c8533540/50 .event edge, v0x7fa3c8533820_198, v0x7fa3c8533820_199, v0x7fa3c8533820_200, v0x7fa3c8533820_201;
v0x7fa3c8533820_202 .array/port v0x7fa3c8533820, 202;
v0x7fa3c8533820_203 .array/port v0x7fa3c8533820, 203;
v0x7fa3c8533820_204 .array/port v0x7fa3c8533820, 204;
v0x7fa3c8533820_205 .array/port v0x7fa3c8533820, 205;
E_0x7fa3c8533540/51 .event edge, v0x7fa3c8533820_202, v0x7fa3c8533820_203, v0x7fa3c8533820_204, v0x7fa3c8533820_205;
v0x7fa3c8533820_206 .array/port v0x7fa3c8533820, 206;
v0x7fa3c8533820_207 .array/port v0x7fa3c8533820, 207;
v0x7fa3c8533820_208 .array/port v0x7fa3c8533820, 208;
v0x7fa3c8533820_209 .array/port v0x7fa3c8533820, 209;
E_0x7fa3c8533540/52 .event edge, v0x7fa3c8533820_206, v0x7fa3c8533820_207, v0x7fa3c8533820_208, v0x7fa3c8533820_209;
v0x7fa3c8533820_210 .array/port v0x7fa3c8533820, 210;
v0x7fa3c8533820_211 .array/port v0x7fa3c8533820, 211;
v0x7fa3c8533820_212 .array/port v0x7fa3c8533820, 212;
v0x7fa3c8533820_213 .array/port v0x7fa3c8533820, 213;
E_0x7fa3c8533540/53 .event edge, v0x7fa3c8533820_210, v0x7fa3c8533820_211, v0x7fa3c8533820_212, v0x7fa3c8533820_213;
v0x7fa3c8533820_214 .array/port v0x7fa3c8533820, 214;
v0x7fa3c8533820_215 .array/port v0x7fa3c8533820, 215;
v0x7fa3c8533820_216 .array/port v0x7fa3c8533820, 216;
v0x7fa3c8533820_217 .array/port v0x7fa3c8533820, 217;
E_0x7fa3c8533540/54 .event edge, v0x7fa3c8533820_214, v0x7fa3c8533820_215, v0x7fa3c8533820_216, v0x7fa3c8533820_217;
v0x7fa3c8533820_218 .array/port v0x7fa3c8533820, 218;
v0x7fa3c8533820_219 .array/port v0x7fa3c8533820, 219;
v0x7fa3c8533820_220 .array/port v0x7fa3c8533820, 220;
v0x7fa3c8533820_221 .array/port v0x7fa3c8533820, 221;
E_0x7fa3c8533540/55 .event edge, v0x7fa3c8533820_218, v0x7fa3c8533820_219, v0x7fa3c8533820_220, v0x7fa3c8533820_221;
v0x7fa3c8533820_222 .array/port v0x7fa3c8533820, 222;
v0x7fa3c8533820_223 .array/port v0x7fa3c8533820, 223;
v0x7fa3c8533820_224 .array/port v0x7fa3c8533820, 224;
v0x7fa3c8533820_225 .array/port v0x7fa3c8533820, 225;
E_0x7fa3c8533540/56 .event edge, v0x7fa3c8533820_222, v0x7fa3c8533820_223, v0x7fa3c8533820_224, v0x7fa3c8533820_225;
v0x7fa3c8533820_226 .array/port v0x7fa3c8533820, 226;
v0x7fa3c8533820_227 .array/port v0x7fa3c8533820, 227;
v0x7fa3c8533820_228 .array/port v0x7fa3c8533820, 228;
v0x7fa3c8533820_229 .array/port v0x7fa3c8533820, 229;
E_0x7fa3c8533540/57 .event edge, v0x7fa3c8533820_226, v0x7fa3c8533820_227, v0x7fa3c8533820_228, v0x7fa3c8533820_229;
v0x7fa3c8533820_230 .array/port v0x7fa3c8533820, 230;
v0x7fa3c8533820_231 .array/port v0x7fa3c8533820, 231;
v0x7fa3c8533820_232 .array/port v0x7fa3c8533820, 232;
v0x7fa3c8533820_233 .array/port v0x7fa3c8533820, 233;
E_0x7fa3c8533540/58 .event edge, v0x7fa3c8533820_230, v0x7fa3c8533820_231, v0x7fa3c8533820_232, v0x7fa3c8533820_233;
v0x7fa3c8533820_234 .array/port v0x7fa3c8533820, 234;
v0x7fa3c8533820_235 .array/port v0x7fa3c8533820, 235;
v0x7fa3c8533820_236 .array/port v0x7fa3c8533820, 236;
v0x7fa3c8533820_237 .array/port v0x7fa3c8533820, 237;
E_0x7fa3c8533540/59 .event edge, v0x7fa3c8533820_234, v0x7fa3c8533820_235, v0x7fa3c8533820_236, v0x7fa3c8533820_237;
v0x7fa3c8533820_238 .array/port v0x7fa3c8533820, 238;
v0x7fa3c8533820_239 .array/port v0x7fa3c8533820, 239;
v0x7fa3c8533820_240 .array/port v0x7fa3c8533820, 240;
v0x7fa3c8533820_241 .array/port v0x7fa3c8533820, 241;
E_0x7fa3c8533540/60 .event edge, v0x7fa3c8533820_238, v0x7fa3c8533820_239, v0x7fa3c8533820_240, v0x7fa3c8533820_241;
v0x7fa3c8533820_242 .array/port v0x7fa3c8533820, 242;
v0x7fa3c8533820_243 .array/port v0x7fa3c8533820, 243;
v0x7fa3c8533820_244 .array/port v0x7fa3c8533820, 244;
v0x7fa3c8533820_245 .array/port v0x7fa3c8533820, 245;
E_0x7fa3c8533540/61 .event edge, v0x7fa3c8533820_242, v0x7fa3c8533820_243, v0x7fa3c8533820_244, v0x7fa3c8533820_245;
v0x7fa3c8533820_246 .array/port v0x7fa3c8533820, 246;
v0x7fa3c8533820_247 .array/port v0x7fa3c8533820, 247;
v0x7fa3c8533820_248 .array/port v0x7fa3c8533820, 248;
v0x7fa3c8533820_249 .array/port v0x7fa3c8533820, 249;
E_0x7fa3c8533540/62 .event edge, v0x7fa3c8533820_246, v0x7fa3c8533820_247, v0x7fa3c8533820_248, v0x7fa3c8533820_249;
v0x7fa3c8533820_250 .array/port v0x7fa3c8533820, 250;
v0x7fa3c8533820_251 .array/port v0x7fa3c8533820, 251;
v0x7fa3c8533820_252 .array/port v0x7fa3c8533820, 252;
v0x7fa3c8533820_253 .array/port v0x7fa3c8533820, 253;
E_0x7fa3c8533540/63 .event edge, v0x7fa3c8533820_250, v0x7fa3c8533820_251, v0x7fa3c8533820_252, v0x7fa3c8533820_253;
v0x7fa3c8533820_254 .array/port v0x7fa3c8533820, 254;
v0x7fa3c8533820_255 .array/port v0x7fa3c8533820, 255;
v0x7fa3c8533820_256 .array/port v0x7fa3c8533820, 256;
E_0x7fa3c8533540/64 .event edge, v0x7fa3c8533820_254, v0x7fa3c8533820_255, v0x7fa3c8533820_256;
E_0x7fa3c8533540 .event/or E_0x7fa3c8533540/0, E_0x7fa3c8533540/1, E_0x7fa3c8533540/2, E_0x7fa3c8533540/3, E_0x7fa3c8533540/4, E_0x7fa3c8533540/5, E_0x7fa3c8533540/6, E_0x7fa3c8533540/7, E_0x7fa3c8533540/8, E_0x7fa3c8533540/9, E_0x7fa3c8533540/10, E_0x7fa3c8533540/11, E_0x7fa3c8533540/12, E_0x7fa3c8533540/13, E_0x7fa3c8533540/14, E_0x7fa3c8533540/15, E_0x7fa3c8533540/16, E_0x7fa3c8533540/17, E_0x7fa3c8533540/18, E_0x7fa3c8533540/19, E_0x7fa3c8533540/20, E_0x7fa3c8533540/21, E_0x7fa3c8533540/22, E_0x7fa3c8533540/23, E_0x7fa3c8533540/24, E_0x7fa3c8533540/25, E_0x7fa3c8533540/26, E_0x7fa3c8533540/27, E_0x7fa3c8533540/28, E_0x7fa3c8533540/29, E_0x7fa3c8533540/30, E_0x7fa3c8533540/31, E_0x7fa3c8533540/32, E_0x7fa3c8533540/33, E_0x7fa3c8533540/34, E_0x7fa3c8533540/35, E_0x7fa3c8533540/36, E_0x7fa3c8533540/37, E_0x7fa3c8533540/38, E_0x7fa3c8533540/39, E_0x7fa3c8533540/40, E_0x7fa3c8533540/41, E_0x7fa3c8533540/42, E_0x7fa3c8533540/43, E_0x7fa3c8533540/44, E_0x7fa3c8533540/45, E_0x7fa3c8533540/46, E_0x7fa3c8533540/47, E_0x7fa3c8533540/48, E_0x7fa3c8533540/49, E_0x7fa3c8533540/50, E_0x7fa3c8533540/51, E_0x7fa3c8533540/52, E_0x7fa3c8533540/53, E_0x7fa3c8533540/54, E_0x7fa3c8533540/55, E_0x7fa3c8533540/56, E_0x7fa3c8533540/57, E_0x7fa3c8533540/58, E_0x7fa3c8533540/59, E_0x7fa3c8533540/60, E_0x7fa3c8533540/61, E_0x7fa3c8533540/62, E_0x7fa3c8533540/63, E_0x7fa3c8533540/64;
S_0x7fa3c8534ae0 .scope module, "instructionMemory" "Instruction_Memory" 3 117, 15 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7fa3c8534d20_0 .net "currPC", 31 0, v0x7fa3c8530770_0;  alias, 1 drivers
v0x7fa3c8534dd0_0 .var "instr", 31 0;
v0x7fa3c8534e90 .array "mem", 1048832 1048576, 31 0;
v0x7fa3c8534f40_0 .var "number_instructions", 31 0;
E_0x7fa3c8532b60 .event edge, v0x7fa3c852f6a0_0;
S_0x7fa3c8535030 .scope module, "memToRegMux" "Mux_2_1_32bit" 3 198, 11 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa3c85352a0_0 .net "mux_in_0", 31 0, v0x7fa3c852fdd0_0;  alias, 1 drivers
v0x7fa3c8535370_0 .net "mux_in_1", 31 0, v0x7fa3c852ff30_0;  alias, 1 drivers
v0x7fa3c8535420_0 .var "mux_out", 31 0;
v0x7fa3c85354d0_0 .net "select", 0 0, L_0x7fa3c853b900;  1 drivers
E_0x7fa3c8535240 .event edge, v0x7fa3c85354d0_0, v0x7fa3c852fdd0_0, v0x7fa3c852ff30_0;
S_0x7fa3c85355d0 .scope module, "reg_block" "Registers" 3 135, 16 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7fa3c8536140_2 .array/port v0x7fa3c8536140, 2;
L_0x7fa3c853ac30 .functor BUFZ 32, v0x7fa3c8536140_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa3c8536140_4 .array/port v0x7fa3c8536140, 4;
L_0x7fa3c853aca0 .functor BUFZ 32, v0x7fa3c8536140_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa3c8536140_31 .array/port v0x7fa3c8536140, 31;
L_0x7fa3c853ad10 .functor BUFZ 32, v0x7fa3c8536140_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa3c8535980_0 .net "RegWrite", 0 0, L_0x7fa3c853b0c0;  1 drivers
v0x7fa3c8535a30_0 .net "a0", 31 0, L_0x7fa3c853aca0;  alias, 1 drivers
v0x7fa3c8535ad0_0 .net "clk", 0 0, v0x7fa3c8539370_0;  alias, 1 drivers
v0x7fa3c8535b80_0 .var/i "i", 31 0;
v0x7fa3c8535c10_0 .net "jal_address", 31 0, L_0x7fa3c853adc0;  1 drivers
v0x7fa3c8535d00_0 .net "jal_control", 0 0, v0x7fa3c8532f10_0;  alias, 1 drivers
v0x7fa3c8535d90_0 .net "ra", 31 0, L_0x7fa3c853ad10;  alias, 1 drivers
v0x7fa3c8535e30_0 .var "readData1", 31 0;
v0x7fa3c8535ef0_0 .var "readData2", 31 0;
v0x7fa3c8536020_0 .net "readReg1", 4 0, L_0x7fa3c853af00;  1 drivers
v0x7fa3c85360b0_0 .net "readReg2", 4 0, L_0x7fa3c853b020;  1 drivers
v0x7fa3c8536140 .array "registers", 31 0, 31 0;
v0x7fa3c85364d0_0 .net "v0", 31 0, L_0x7fa3c853ac30;  alias, 1 drivers
v0x7fa3c8536580_0 .net "writeData", 31 0, v0x7fa3c8535420_0;  alias, 1 drivers
v0x7fa3c8536640_0 .net "writeReg", 4 0, v0x7fa3c8530220_0;  alias, 1 drivers
E_0x7fa3c8535930 .event edge, v0x7fa3c85360b0_0, v0x7fa3c8536020_0;
S_0x7fa3c8536820 .scope module, "registerMux" "Mux_2_1_5bit" 3 168, 11 18 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fa3c8536b50_0 .net "mux_in_0", 4 0, v0x7fa3c852eba0_0;  alias, 1 drivers
v0x7fa3c8536c10_0 .net "mux_in_1", 4 0, v0x7fa3c852e8e0_0;  alias, 1 drivers
v0x7fa3c8536ca0_0 .var "mux_out", 4 0;
v0x7fa3c8536d30_0 .net "select", 0 0, L_0x7fa3c853b4b0;  1 drivers
E_0x7fa3c85357a0 .event edge, v0x7fa3c8536d30_0, v0x7fa3c852eba0_0, v0x7fa3c852e8e0_0;
S_0x7fa3c8536df0 .scope module, "runStats" "Stats" 3 204, 17 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fa3c8537040_0 .net "clk", 0 0, v0x7fa3c8539370_0;  alias, 1 drivers
v0x7fa3c85370e0_0 .var "number_cycles", 31 0;
v0x7fa3c8537190_0 .net "number_instructions", 31 0, v0x7fa3c8534f40_0;  alias, 1 drivers
v0x7fa3c8537260_0 .net "stat_control", 0 0, v0x7fa3c8537a20_0;  alias, 1 drivers
E_0x7fa3c8536ff0 .event edge, v0x7fa3c8537260_0;
S_0x7fa3c8537340 .scope module, "signExtend_block" "Sign_Extend_16_32" 3 138, 18 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fa3c8537530_0 .net "instr", 31 0, v0x7fa3c852f470_0;  alias, 1 drivers
v0x7fa3c8537620_0 .var "out_value", 31 0;
S_0x7fa3c85376f0 .scope module, "testSyscall" "Syscall" 3 156, 19 5 0, S_0x7fa3c8510e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 1 "stat_control"
v0x7fa3c8537950_0 .net "a0", 31 0, L_0x7fa3c853aca0;  alias, 1 drivers
v0x7fa3c8537a20_0 .var "stat_control", 0 0;
v0x7fa3c8537ad0_0 .net "syscall_control", 0 0, v0x7fa3c85331d0_0;  alias, 1 drivers
v0x7fa3c8537ba0_0 .net "v0", 31 0, L_0x7fa3c853ac30;  alias, 1 drivers
E_0x7fa3c8537900 .event edge, v0x7fa3c85331d0_0, v0x7fa3c85364d0_0, v0x7fa3c8535a30_0;
    .scope S_0x7fa3c85317f0;
T_0 ;
    %wait E_0x7fa3c8531a00;
    %load/vec4 v0x7fa3c8531cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fa3c8531a60_0;
    %store/vec4 v0x7fa3c8531bf0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa3c8531b50_0;
    %store/vec4 v0x7fa3c8531bf0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa3c85304b0;
T_1 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7fa3c8530770_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fa3c85304b0;
T_2 ;
    %wait E_0x7fa3c852c6d0;
    %vpi_func 9 14 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fa3c8530800_0;
    %store/vec4 v0x7fa3c8530770_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa3c8534ae0;
T_3 ;
    %vpi_call 15 11 "$readmemh", "../test/add_test/add_test.v", v0x7fa3c8534e90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c8534f40_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fa3c8534ae0;
T_4 ;
    %wait E_0x7fa3c8532b60;
    %load/vec4 v0x7fa3c8534d20_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fa3c8534e90, 4;
    %store/vec4 v0x7fa3c8534dd0_0, 0, 32;
    %load/vec4 v0x7fa3c8534f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa3c8534f40_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa3c852f1c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852f470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852f790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852f5f0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fa3c852f1c0;
T_6 ;
    %wait E_0x7fa3c852c6d0;
    %load/vec4 v0x7fa3c852e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fa3c852f6a0_0;
    %store/vec4 v0x7fa3c852f5f0_0, 0, 32;
    %load/vec4 v0x7fa3c852f530_0;
    %store/vec4 v0x7fa3c852f470_0, 0, 32;
    %load/vec4 v0x7fa3c852f840_0;
    %store/vec4 v0x7fa3c852f790_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa3c8532250;
T_7 ;
    %wait E_0x7fa3c8532530;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c85326e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c85329a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c85331d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8532f10_0, 0, 1;
    %load/vec4 v0x7fa3c8532e80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %vpi_call 13 136 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532640_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.12;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532830_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532f10_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532640_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532640_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532640_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c85326e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c85326e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c85329a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532640_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532ad0_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %load/vec4 v0x7fa3c8532e80_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %vpi_call 13 130 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532fa0_0, 0, 1;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c85331d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8532c90_0, 0, 1;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fa3c8532580_0, 0, 3;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa3c8532bf0_0;
    %load/vec4 v0x7fa3c8532640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa3c8532580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa3c8532770_0, 0, 5;
    %load/vec4 v0x7fa3c8532ad0_0;
    %load/vec4 v0x7fa3c85329a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa3c8532900_0, 0, 2;
    %load/vec4 v0x7fa3c8532c90_0;
    %load/vec4 v0x7fa3c8532a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa3c8532d30_0, 0, 2;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa3c85355d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c8535b80_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fa3c8535b80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa3c8535b80_0;
    %store/vec4a v0x7fa3c8536140, 4, 0;
    %load/vec4 v0x7fa3c8535b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa3c8535b80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fa3c85355d0;
T_9 ;
    %wait E_0x7fa3c8535930;
    %load/vec4 v0x7fa3c8536020_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa3c8536140, 4;
    %store/vec4 v0x7fa3c8535e30_0, 0, 32;
    %load/vec4 v0x7fa3c85360b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa3c8536140, 4;
    %store/vec4 v0x7fa3c8535ef0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa3c85355d0;
T_10 ;
    %wait E_0x7fa3c8532b90;
    %load/vec4 v0x7fa3c8535980_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3c8536640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa3c8535d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fa3c8535c10_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa3c8536140, 4, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fa3c8536580_0;
    %load/vec4 v0x7fa3c8536640_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fa3c8536140, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa3c8537340;
T_11 ;
    %wait E_0x7fa3c8532530;
    %load/vec4 v0x7fa3c8537530_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa3c8537530_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa3c8537620_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fa3c8537530_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa3c8537530_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa3c8537620_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa3c85312e0;
T_12 ;
    %wait E_0x7fa3c8531560;
    %load/vec4 v0x7fa3c85315b0_0;
    %load/vec4 v0x7fa3c8531710_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fa3c8531680_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa3c8531da0;
T_13 ;
    %wait E_0x7fa3c8531fa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8531ff0_0, 0, 1;
    %load/vec4 v0x7fa3c85320d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa3c8532170_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8531ff0_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa3c85376f0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3c8537a20_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fa3c85376f0;
T_15 ;
    %wait E_0x7fa3c8537900;
    %load/vec4 v0x7fa3c8537ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fa3c8537ba0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 19 18 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fa3c8537950_0 {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fa3c8537ba0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 19 23 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8537a20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 19 25 "$finish" {0 0 0};
T_15.4 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa3c852de60;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa3c852e310_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa3c852e430_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa3c852ef40_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa3c852ea40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa3c852eba0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa3c852e8e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852e5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852e700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852ed00_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7fa3c852de60;
T_17 ;
    %wait E_0x7fa3c852c6d0;
    %vpi_call 6 26 "$display", "setting EX_E to %3b", v0x7fa3c852e280_0 {0 0 0};
    %load/vec4 v0x7fa3c852e280_0;
    %store/vec4 v0x7fa3c852e310_0, 0, 5;
    %load/vec4 v0x7fa3c852e3a0_0;
    %store/vec4 v0x7fa3c852e430_0, 0, 2;
    %load/vec4 v0x7fa3c852edb0_0;
    %store/vec4 v0x7fa3c852ef40_0, 0, 2;
    %load/vec4 v0x7fa3c852e990_0;
    %store/vec4 v0x7fa3c852ea40_0, 0, 5;
    %load/vec4 v0x7fa3c852eaf0_0;
    %store/vec4 v0x7fa3c852eba0_0, 0, 5;
    %load/vec4 v0x7fa3c852e7c0_0;
    %store/vec4 v0x7fa3c852e8e0_0, 0, 5;
    %load/vec4 v0x7fa3c852e4e0_0;
    %store/vec4 v0x7fa3c852e5c0_0, 0, 32;
    %load/vec4 v0x7fa3c852e660_0;
    %store/vec4 v0x7fa3c852e700_0, 0, 32;
    %load/vec4 v0x7fa3c852ec50_0;
    %store/vec4 v0x7fa3c852ed00_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa3c8536820;
T_18 ;
    %wait E_0x7fa3c85357a0;
    %load/vec4 v0x7fa3c8536d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fa3c8536b50_0;
    %store/vec4 v0x7fa3c8536ca0_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fa3c8536c10_0;
    %store/vec4 v0x7fa3c8536ca0_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa3c8530d40;
T_19 ;
    %wait E_0x7fa3c8530f50;
    %load/vec4 v0x7fa3c8531200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7fa3c8530fa0_0;
    %store/vec4 v0x7fa3c8531130_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fa3c8531090_0;
    %store/vec4 v0x7fa3c8531130_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fa3c852cb40;
T_20 ;
    %wait E_0x7fa3c852cd70;
    %vpi_call 4 10 "$display", $time, " ALU given op = %3b, reg1 = %d, reg2 = %d", v0x7fa3c852cdb0_0, v0x7fa3c852cf20_0, v0x7fa3c852cfe0_0 {0 0 0};
    %load/vec4 v0x7fa3c852cdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x7fa3c852cf20_0;
    %load/vec4 v0x7fa3c852cfe0_0;
    %and;
    %store/vec4 v0x7fa3c852ce70_0, 0, 32;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0x7fa3c852cf20_0;
    %load/vec4 v0x7fa3c852cfe0_0;
    %or;
    %store/vec4 v0x7fa3c852ce70_0, 0, 32;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x7fa3c852cf20_0;
    %load/vec4 v0x7fa3c852cfe0_0;
    %add;
    %store/vec4 v0x7fa3c852ce70_0, 0, 32;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x7fa3c852cf20_0;
    %load/vec4 v0x7fa3c852cfe0_0;
    %sub;
    %store/vec4 v0x7fa3c852ce70_0, 0, 32;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x7fa3c852cfe0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fa3c852ce70_0, 0, 32;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x7fa3c852cf20_0;
    %load/vec4 v0x7fa3c852cfe0_0;
    %cmp/u;
    %jmp/0xz  T_20.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa3c852ce70_0, 0, 32;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852ce70_0, 0, 32;
T_20.8 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa3c852ce70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %pad/s 1;
    %store/vec4 v0x7fa3c852d090_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fa3c852d1f0;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa3c852d740_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa3c852d8e0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852d5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852da40_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa3c852dc00_0, 0, 5;
    %end;
    .thread T_21;
    .scope S_0x7fa3c852d1f0;
T_22 ;
    %wait E_0x7fa3c852c6d0;
    %load/vec4 v0x7fa3c852d680_0;
    %store/vec4 v0x7fa3c852d740_0, 0, 2;
    %load/vec4 v0x7fa3c852d7f0_0;
    %store/vec4 v0x7fa3c852d8e0_0, 0, 2;
    %load/vec4 v0x7fa3c852d510_0;
    %store/vec4 v0x7fa3c852d5e0_0, 0, 32;
    %load/vec4 v0x7fa3c852d990_0;
    %pad/u 5;
    %store/vec4 v0x7fa3c852dc00_0, 0, 5;
    %load/vec4 v0x7fa3c852daf0_0;
    %store/vec4 v0x7fa3c852dc00_0, 0, 5;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fa3c8533350;
T_23 ;
    %wait E_0x7fa3c8533540;
    %load/vec4 v0x7fa3c8533700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7fa3c8533570_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fa3c8533820, 4;
    %store/vec4 v0x7fa3c8534910_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fa3c8533350;
T_24 ;
    %wait E_0x7fa3c8532b90;
    %load/vec4 v0x7fa3c8533790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7fa3c85349b0_0;
    %load/vec4 v0x7fa3c8533570_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fa3c8533820, 4, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa3c852fa60;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa3c85300c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852ff30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c852fdd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa3c8530220_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x7fa3c852fa60;
T_26 ;
    %wait E_0x7fa3c852c6d0;
    %load/vec4 v0x7fa3c852ffe0_0;
    %store/vec4 v0x7fa3c85300c0_0, 0, 2;
    %load/vec4 v0x7fa3c852fe70_0;
    %store/vec4 v0x7fa3c852ff30_0, 0, 32;
    %load/vec4 v0x7fa3c852fd40_0;
    %store/vec4 v0x7fa3c852fdd0_0, 0, 32;
    %load/vec4 v0x7fa3c8530160_0;
    %store/vec4 v0x7fa3c8530220_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fa3c8535030;
T_27 ;
    %wait E_0x7fa3c8535240;
    %load/vec4 v0x7fa3c85354d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fa3c85352a0_0;
    %store/vec4 v0x7fa3c8535420_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fa3c8535370_0;
    %store/vec4 v0x7fa3c8535420_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fa3c8536df0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa3c85370e0_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7fa3c8536df0;
T_29 ;
    %wait E_0x7fa3c852c6d0;
    %load/vec4 v0x7fa3c85370e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa3c85370e0_0, 0, 32;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fa3c8536df0;
T_30 ;
    %wait E_0x7fa3c8536ff0;
    %load/vec4 v0x7fa3c8537260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 17 22 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fa3c8537190_0;
    %load/vec4 v0x7fa3c85370e0_0;
    %div;
    %vpi_call 17 23 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fa3c85370e0_0, v0x7fa3c8537190_0, S<0,vec4,u32> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fa3c8510e80;
T_31 ;
    %load/vec4 v0x7fa3c8539e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %delay 1, 0;
    %load/vec4 v0x7fa3c8539370_0;
    %inv;
    %store/vec4 v0x7fa3c8539370_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fa3c8510e80;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3c8539370_0, 0, 1;
    %vpi_call 3 218 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 219 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa3c8510e80 {0 0 0};
    %vpi_call 3 221 "$monitor", $time, " in %m, currPC = %08x, nextPC = %08x, instruction = %08x, ALUOut_E = %08x, ALUOut_M = %08x, ALUOut_W = %08x, readData_M = %08x, readData_W = %08x\012", v0x7fa3c85386f0_0, v0x7fa3c8538290_0, v0x7fa3c8539590_0, v0x7fa3c8537c70_0, v0x7fa3c8537d60_0, v0x7fa3c8537df0_0, v0x7fa3c8539a60_0, v0x7fa3c8539b30_0 {0 0 0};
    %delay 880, 0;
    %vpi_call 3 223 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./Get_Jump_Addr.v";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Adder.v";
    "./MUX.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
