py-ex-verilog
=============

Converting math equations into Verilog