#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  4 00:55:01 2020
# Process ID: 4996
# Current directory: C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter INIT_testmode bound to: 2'b00 
	Parameter MANUALMODE_testmode bound to: 2'b01 
	Parameter AUTOMODE_testmode bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'blinker_2' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/blinker_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'blinker_2' (2#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/blinker_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'manual_3' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/manual_3.v:7]
	Parameter A_inputstate bound to: 2'b00 
	Parameter B_inputstate bound to: 2'b01 
	Parameter OPT_inputstate bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_6' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/adder_6.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/adder_6.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_6' (3#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/adder_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_7' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/comparator_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_7' (4#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/comparator_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_8' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/boolean_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_8' (5#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/boolean_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_9' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/shifter_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_9' (6#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/shifter_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/alu_5.v:83]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (7#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/manual_3.v:60]
INFO: [Synth 8-6155] done synthesizing module 'manual_3' (8#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/manual_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'auto_4' [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/auto_4.v:7]
	Parameter INIT_teststate bound to: 5'b00000 
	Parameter ADD_teststate bound to: 5'b00001 
	Parameter SUB_teststate bound to: 5'b00010 
	Parameter MUL_teststate bound to: 5'b00011 
	Parameter DIV_teststate bound to: 5'b00100 
	Parameter AND_teststate bound to: 5'b00101 
	Parameter OR_teststate bound to: 5'b00110 
	Parameter XOR_teststate bound to: 5'b00111 
	Parameter A_teststate bound to: 5'b01000 
	Parameter INVA_teststate bound to: 5'b01001 
	Parameter SHL_teststate bound to: 5'b01010 
	Parameter SHR_teststate bound to: 5'b01011 
	Parameter SRA_teststate bound to: 5'b01100 
	Parameter CMPEQ_teststate bound to: 5'b01101 
	Parameter CMPLT_teststate bound to: 5'b01110 
	Parameter CMPLE_teststate bound to: 5'b01111 
	Parameter END_teststate bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/auto_4.v:67]
INFO: [Synth 8-6155] done synthesizing module 'auto_4' (9#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/auto_4.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/au_top_0.v:88]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (10#1) [C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 997.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/loan/Desktop/ALUTest/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/loan/Desktop/ALUTest/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/loan/Desktop/ALUTest/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/loan/Desktop/ALUTest/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/loan/Desktop/ALUTest/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/loan/Desktop/ALUTest/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 997.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_inputstate_q_reg' in module 'manual_3'
INFO: [Synth 8-802] inferred FSM for state register 'M_teststate_q_reg' in module 'auto_4'
INFO: [Synth 8-802] inferred FSM for state register 'M_testmode_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            A_inputstate |                              001 |                               00
            B_inputstate |                              010 |                               01
          OPT_inputstate |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_inputstate_q_reg' using encoding 'one-hot' in module 'manual_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          INIT_teststate |                             0000 |                            00000
           ADD_teststate |                             0001 |                            00001
           SUB_teststate |                             0010 |                            00010
           MUL_teststate |                             0011 |                            00011
           DIV_teststate |                             0100 |                            00100
           AND_teststate |                             0101 |                            00101
            OR_teststate |                             0110 |                            00110
           XOR_teststate |                             0111 |                            00111
             A_teststate |                             1000 |                            01000
          INVA_teststate |                             1001 |                            01001
           SHL_teststate |                             1010 |                            01010
           SHR_teststate |                             1011 |                            01011
           SRA_teststate |                             1100 |                            01100
         CMPEQ_teststate |                             1101 |                            01101
         CMPLT_teststate |                             1110 |                            01110
         CMPLE_teststate |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_teststate_q_reg' using encoding 'sequential' in module 'auto_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           INIT_testmode |                               00 |                               00
       AUTOMODE_testmode |                               01 |                               10
     MANUALMODE_testmode |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testmode_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   4 Input   16 Bit        Muxes := 8     
	   6 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 3     
	  16 Input   16 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 16    
	  16 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	  16 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 12    
	  16 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adder/op0, operation Mode is: A*B.
DSP Report: operator adder/op0 is absorbed into DSP adder/op0.
DSP Report: Generating DSP manual/alu/adder/op0, operation Mode is: A*B.
DSP Report: operator manual/alu/adder/op0 is absorbed into DSP manual/alu/adder/op0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_6     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adder_6     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 997.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1021.004 ; gain = 23.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1064.398 ; gain = 67.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1069.188 ; gain = 71.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1069.188 ; gain = 71.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1069.188 ; gain = 71.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1069.188 ; gain = 71.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1069.188 ; gain = 71.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1069.188 ; gain = 71.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   197|
|3     |DSP48E1 |     2|
|4     |LUT1    |    21|
|5     |LUT2    |   281|
|6     |LUT3    |   103|
|7     |LUT4    |   148|
|8     |LUT5    |   154|
|9     |LUT6    |   539|
|10    |FDRE    |   106|
|11    |FDSE    |     4|
|12    |IBUF    |    31|
|13    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1069.188 ; gain = 71.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 1069.188 ; gain = 71.895
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1069.188 ; gain = 71.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1081.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1081.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1081.246 ; gain = 83.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/loan/Desktop/ALUTest/work/vivado/ALUTest/ALUTest.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 00:56:23 2020...
