{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606355007293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606355007309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 19:43:27 2020 " "Processing started: Wed Nov 25 19:43:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606355007309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355007309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355007309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606355008797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606355008797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/proyecto-final-circuitos/instructionqueue/instructionqueue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/proyecto-final-circuitos/instructionqueue/instructionqueue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionQueue-behavior " "Found design unit 1: InstructionQueue-behavior" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033848 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionQueue " "Found entity 1: InstructionQueue" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/proyecto-final-circuitos/programcounter/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/proyecto-final-circuitos/programcounter/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behaivour " "Found design unit 1: ProgramCounter-behaivour" {  } { { "../ProgramCounter/ProgramCounter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/ProgramCounter/ProgramCounter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033864 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ProgramCounter/ProgramCounter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/ProgramCounter/ProgramCounter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica4-bdf_type " "Found design unit 1: Practica4-bdf_type" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033864 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/mux4a1/mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/mux4a1/mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-behavior " "Found design unit 1: mux4a1-behavior" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033880 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/div_freq/div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/div_freq/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033880 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/decobcda7/decobcda7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/decobcda7/decobcda7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoBCDa7-behavior " "Found design unit 1: decoBCDa7-behavior" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033895 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoBCDa7 " "Found entity 1: decoBCDa7" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/deco2a4/deco2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/deco2a4/deco2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco2a4-behavior " "Found design unit 1: deco2a4-behavior" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033895 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco2a4 " "Found entity 1: deco2a4" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/cont2/cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/cont2/cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033911 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor16todownto/inversor16todownto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor16todownto/inversor16todownto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16todownto-behavior " "Found design unit 1: inversor16todownto-behavior" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033926 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16todownto " "Found entity 1: inversor16todownto" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor4downtoto/inversor4downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor4downtoto/inversor4downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor4downtoto-behavior " "Found design unit 1: inversor4downtoto-behavior" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033942 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor4downtoto " "Found entity 1: inversor4downtoto" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/binarioabcd/binarioabcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/binarioabcd/binarioabcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarioaBCD-behavior " "Found design unit 1: BinarioaBCD-behavior" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033949 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarioaBCD " "Found entity 1: BinarioaBCD" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/protoboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/protoboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Protoboard-bdf_type " "Found design unit 1: Protoboard-bdf_type" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Protoboard " "Found entity 1: Protoboard" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5/practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica5/practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica5-behavior " "Found design unit 1: Practica5-behavior" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica5/Practica5.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica5 " "Found entity 1: Practica5" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica5/Practica5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/zerodetect/zerodetect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/zerodetect/zerodetect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroDetect-behavior " "Found design unit 1: ZeroDetect-behavior" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033980 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/shifter/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/shifter/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355033995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355033995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/sdivider/sdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/sdivider/sdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDivider-behavior " "Found design unit 1: SDivider-behavior" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034011 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDivider " "Found entity 1: SDivider" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/mux2a1/mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/mux2a1/mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-behavior " "Found design unit 1: mux2a1-behavior" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034011 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/firstbit/firstbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/firstbit/firstbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FirstBit-behavior " "Found design unit 1: FirstBit-behavior" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034027 ""} { "Info" "ISGN_ENTITY_NAME" "1 FirstBit " "Found entity 1: FirstBit" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitologico/circuitologico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitologico/circuitologico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoLogico-behavior " "Found design unit 1: CircuitoLogico-behavior" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034042 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoLogico " "Found entity 1: CircuitoLogico" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitoaritmetico/circuitoaritmetico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitoaritmetico/circuitoaritmetico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoAritmetico-behavior " "Found design unit 1: CircuitoAritmetico-behavior" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034049 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoAritmetico " "Found entity 1: CircuitoAritmetico" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitocompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitocompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoCompleto " "Found entity 1: CircuitoCompleto" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor16downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor16downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16downtoto-behavior " "Found design unit 1: inversor16downtoto-behavior" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/inversor16downtoto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034064 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16downtoto " "Found entity 1: inversor16downtoto" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/inversor16downtoto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_in-behavior " "Found design unit 1: constant_in-behavior" {  } { { "constant_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034080 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_in " "Found entity 1: constant_in" {  } { { "constant_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_in-behavior " "Found design unit 1: data_in-behavior" {  } { { "data_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/data_in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034096 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/data_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busDivider-behavior " "Found design unit 1: busDivider-behavior" {  } { { "busDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/busDivider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034111 ""} { "Info" "ISGN_ENTITY_NAME" "1 busDivider " "Found entity 1: busDivider" {  } { { "busDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/busDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palabracontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file palabracontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PalabraControl-behavior " "Found design unit 1: PalabraControl-behavior" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/PalabraControl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034127 ""} { "Info" "ISGN_ENTITY_NAME" "1 PalabraControl " "Found entity 1: PalabraControl" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/PalabraControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606355034127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355034127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoCompleto " "Elaborating entity \"CircuitoCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606355034267 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk InstructionQueue inst17 " "Port \"clk\" of type InstructionQueue and instance \"inst17\" is missing source signal" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { -128 -632 -416 112 "inst17" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1606355034268 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk ProgramCounter inst1 " "Port \"clk\" of type ProgramCounter and instance \"inst1\" is missing source signal" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 440 -680 -336 744 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1606355034268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Protoboard Protoboard:inst6 " "Elaborating entity \"Protoboard\" for hierarchy \"Protoboard:inst6\"" {  } { { "CircuitoCompleto.bdf" "inst6" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 400 1200 1336 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16todownto Protoboard:inst6\|inversor16todownto:b2v_inst " "Elaborating entity \"inversor16todownto\" for hierarchy \"Protoboard:inst6\|inversor16todownto:b2v_inst\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinarioaBCD Protoboard:inst6\|BinarioaBCD:b2v_inst2 " "Elaborating entity \"BinarioaBCD\" for hierarchy \"Protoboard:inst6\|BinarioaBCD:b2v_inst2\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst2" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor4downtoto Protoboard:inst6\|inversor4downtoto:b2v_inst3 " "Elaborating entity \"inversor4downtoto\" for hierarchy \"Protoboard:inst6\|inversor4downtoto:b2v_inst3\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst3" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 Protoboard:inst6\|Practica2:b2v_inst7 " "Elaborating entity \"Practica2\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\"" {  } { { "Protoboard/Protoboard.vhd" "b2v_inst7" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 Protoboard:inst6\|Practica2:b2v_inst7\|mux4a1:b2v_inst " "Elaborating entity \"mux4a1\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|mux4a1:b2v_inst\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoBCDa7 Protoboard:inst6\|Practica2:b2v_inst7\|decoBCDa7:b2v_inst1 " "Elaborating entity \"decoBCDa7\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|decoBCDa7:b2v_inst1\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst1" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 Protoboard:inst6\|Practica2:b2v_inst7\|cont2:b2v_inst2 " "Elaborating entity \"cont2\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|cont2:b2v_inst2\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst2" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq Protoboard:inst6\|Practica2:b2v_inst7\|div_freq:b2v_inst3 " "Elaborating entity \"div_freq\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|div_freq:b2v_inst3\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst3" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco2a4 Protoboard:inst6\|Practica2:b2v_inst7\|deco2a4:b2v_inst4 " "Elaborating entity \"deco2a4\" for hierarchy \"Protoboard:inst6\|Practica2:b2v_inst7\|deco2a4:b2v_inst4\"" {  } { { "Protoboard/Practica2/Practica2.vhd" "b2v_inst4" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busDivider busDivider:inst10 " "Elaborating entity \"busDivider\" for hierarchy \"busDivider:inst10\"" {  } { { "CircuitoCompleto.bdf" "inst10" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 416 1000 1152 720 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 mux2a1:inst3 " "Elaborating entity \"mux2a1\" for hierarchy \"mux2a1:inst3\"" {  } { { "CircuitoCompleto.bdf" "inst3" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 200 736 896 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionQueue InstructionQueue:inst17 " "Elaborating entity \"InstructionQueue\" for hierarchy \"InstructionQueue:inst17\"" {  } { { "CircuitoCompleto.bdf" "inst17" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { -128 -632 -416 112 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034349 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BA InstructionQueue.vhd(16) " "VHDL Signal Declaration warning at InstructionQueue.vhd(16): used implicit default value for signal \"BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606355034411 "|CircuitoCompleto|InstructionQueue:inst17"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AA InstructionQueue.vhd(17) " "VHDL Signal Declaration warning at InstructionQueue.vhd(17): used implicit default value for signal \"AA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606355034411 "|CircuitoCompleto|InstructionQueue:inst17"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DA InstructionQueue.vhd(18) " "VHDL Signal Declaration warning at InstructionQueue.vhd(18): used implicit default value for signal \"DA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606355034411 "|CircuitoCompleto|InstructionQueue:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst1\"" {  } { { "CircuitoCompleto.bdf" "inst1" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 440 -680 -336 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica5 Practica5:inst " "Elaborating entity \"Practica5\" for hierarchy \"Practica5:inst\"" {  } { { "CircuitoCompleto.bdf" "inst" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 144 72 312 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cte Practica5.vhd(34) " "Verilog HDL or VHDL warning at Practica5.vhd(34): object \"cte\" assigned a value but never read" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica5/Practica5.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606355034427 "|CircuitoCompleto|Practica5:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16todownto inversor16todownto:inst7 " "Elaborating entity \"inversor16todownto\" for hierarchy \"inversor16todownto:inst7\"" {  } { { "CircuitoCompleto.bdf" "inst7" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 240 -216 -24 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica4 Practica4:inst2 " "Elaborating entity \"Practica4\" for hierarchy \"Practica4:inst2\"" {  } { { "CircuitoCompleto.bdf" "inst2" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 168 992 1152 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDivider Practica4:inst2\|SDivider:b2v_inst " "Elaborating entity \"SDivider\" for hierarchy \"Practica4:inst2\|SDivider:b2v_inst\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirstBit Practica4:inst2\|FirstBit:b2v_inst1 " "Elaborating entity \"FirstBit\" for hierarchy \"Practica4:inst2\|FirstBit:b2v_inst1\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst1" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoAritmetico Practica4:inst2\|CircuitoAritmetico:b2v_inst2 " "Elaborating entity \"CircuitoAritmetico\" for hierarchy \"Practica4:inst2\|CircuitoAritmetico:b2v_inst2\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst2" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034450 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COUT CircuitoAritmetico.vhd(15) " "VHDL Signal Declaration warning at CircuitoAritmetico.vhd(15): used implicit default value for signal \"COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606355034450 "|CircuitoCompleto|Practica4:inst2|CircuitoAritmetico:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoLogico Practica4:inst2\|CircuitoLogico:b2v_inst3 " "Elaborating entity \"CircuitoLogico\" for hierarchy \"Practica4:inst2\|CircuitoLogico:b2v_inst3\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst3" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Practica4:inst2\|Shifter:b2v_inst6 " "Elaborating entity \"Shifter\" for hierarchy \"Practica4:inst2\|Shifter:b2v_inst6\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst6" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroDetect Practica4:inst2\|ZeroDetect:b2v_inst8 " "Elaborating entity \"ZeroDetect\" for hierarchy \"Practica4:inst2\|ZeroDetect:b2v_inst8\"" {  } { { "Practica4/Practica4.vhd" "b2v_inst8" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16downtoto inversor16downtoto:inst8 " "Elaborating entity \"inversor16downtoto\" for hierarchy \"inversor16downtoto:inst8\"" {  } { { "CircuitoCompleto.bdf" "inst8" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 104 488 680 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_in data_in:inst5 " "Elaborating entity \"data_in\" for hierarchy \"data_in:inst5\"" {  } { { "CircuitoCompleto.bdf" "inst5" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 288 1016 1152 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_in constant_in:inst14 " "Elaborating entity \"constant_in\" for hierarchy \"constant_in:inst14\"" {  } { { "CircuitoCompleto.bdf" "inst14" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 288 480 672 368 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034497 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "13 16 constant_in.vhd(21) " "VHDL expression error at constant_in.vhd(21): expression has 13 elements, but must have 16 elements" {  } { { "constant_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 21 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1606355034497 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "constant_in:inst14 " "Can't elaborate user hierarchy \"constant_in:inst14\"" {  } { { "CircuitoCompleto.bdf" "inst14" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { { 288 480 672 368 "inst14" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606355034497 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606355035273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 25 19:43:55 2020 " "Processing ended: Wed Nov 25 19:43:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606355035273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606355035273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606355035273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355035273 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606355035943 ""}
