digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@pointer" {
"1007820" [label="(Call,REX_B(s))"];
"1007816" [label="(Call,(b & 7) | REX_B(s))"];
"1007814" [label="(Call,reg = (b & 7) | REX_B(s))"];
"1007827" [label="(Call,gen_op_mov_v_reg(MO_64, cpu_T0, reg))"];
"1007831" [label="(Call,tcg_gen_bswap64_i64(cpu_T0, cpu_T0))"];
"1007834" [label="(Call,gen_op_mov_reg_v(MO_64, reg, cpu_T0))"];
"1007840" [label="(Call,gen_op_mov_v_reg(MO_32, cpu_T0, reg))"];
"1007844" [label="(Call,tcg_gen_ext32u_tl(cpu_T0, cpu_T0))"];
"1007847" [label="(Call,tcg_gen_bswap32_tl(cpu_T0, cpu_T0))"];
"1007850" [label="(Call,gen_op_mov_reg_v(MO_32, reg, cpu_T0))"];
"1007830" [label="(Identifier,reg)"];
"1007839" [label="(Block,)"];
"1007852" [label="(Identifier,reg)"];
"1007847" [label="(Call,tcg_gen_bswap32_tl(cpu_T0, cpu_T0))"];
"1007843" [label="(Identifier,reg)"];
"1007841" [label="(Identifier,MO_32)"];
"1007837" [label="(Identifier,cpu_T0)"];
"1007836" [label="(Identifier,reg)"];
"1007823" [label="(Call,dflag == MO_64)"];
"1007849" [label="(Identifier,cpu_T0)"];
"1007850" [label="(Call,gen_op_mov_reg_v(MO_32, reg, cpu_T0))"];
"1007846" [label="(Identifier,cpu_T0)"];
"1001025" [label="(Block,)"];
"1007814" [label="(Call,reg = (b & 7) | REX_B(s))"];
"1007817" [label="(Call,b & 7)"];
"1007844" [label="(Call,tcg_gen_ext32u_tl(cpu_T0, cpu_T0))"];
"1007826" [label="(Block,)"];
"1007831" [label="(Call,tcg_gen_bswap64_i64(cpu_T0, cpu_T0))"];
"1007824" [label="(Identifier,dflag)"];
"1007815" [label="(Identifier,reg)"];
"1007840" [label="(Call,gen_op_mov_v_reg(MO_32, cpu_T0, reg))"];
"1007842" [label="(Identifier,cpu_T0)"];
"1007820" [label="(Call,REX_B(s))"];
"1007848" [label="(Identifier,cpu_T0)"];
"1007832" [label="(Identifier,cpu_T0)"];
"1007845" [label="(Identifier,cpu_T0)"];
"1007833" [label="(Identifier,cpu_T0)"];
"1007829" [label="(Identifier,cpu_T0)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1007854" [label="(ControlStructure,break;)"];
"1007835" [label="(Identifier,MO_64)"];
"1007828" [label="(Identifier,MO_64)"];
"1007827" [label="(Call,gen_op_mov_v_reg(MO_64, cpu_T0, reg))"];
"1007851" [label="(Identifier,MO_32)"];
"1007853" [label="(Identifier,cpu_T0)"];
"1007821" [label="(Identifier,s)"];
"1007834" [label="(Call,gen_op_mov_reg_v(MO_64, reg, cpu_T0))"];
"1007816" [label="(Call,(b & 7) | REX_B(s))"];
"1007820" -> "1007816"  [label="AST: "];
"1007820" -> "1007821"  [label="CFG: "];
"1007821" -> "1007820"  [label="AST: "];
"1007816" -> "1007820"  [label="CFG: "];
"1007820" -> "1011840"  [label="DDG: s"];
"1007820" -> "1007816"  [label="DDG: s"];
"1007816" -> "1007814"  [label="AST: "];
"1007817" -> "1007816"  [label="AST: "];
"1007814" -> "1007816"  [label="CFG: "];
"1007816" -> "1011840"  [label="DDG: REX_B(s)"];
"1007816" -> "1011840"  [label="DDG: b & 7"];
"1007816" -> "1007814"  [label="DDG: b & 7"];
"1007816" -> "1007814"  [label="DDG: REX_B(s)"];
"1007817" -> "1007816"  [label="DDG: b"];
"1007817" -> "1007816"  [label="DDG: 7"];
"1007814" -> "1001025"  [label="AST: "];
"1007815" -> "1007814"  [label="AST: "];
"1007824" -> "1007814"  [label="CFG: "];
"1007814" -> "1011840"  [label="DDG: (b & 7) | REX_B(s)"];
"1007814" -> "1007827"  [label="DDG: reg"];
"1007814" -> "1007840"  [label="DDG: reg"];
"1007827" -> "1007826"  [label="AST: "];
"1007827" -> "1007830"  [label="CFG: "];
"1007828" -> "1007827"  [label="AST: "];
"1007829" -> "1007827"  [label="AST: "];
"1007830" -> "1007827"  [label="AST: "];
"1007832" -> "1007827"  [label="CFG: "];
"1007827" -> "1011840"  [label="DDG: gen_op_mov_v_reg(MO_64, cpu_T0, reg)"];
"1007823" -> "1007827"  [label="DDG: MO_64"];
"1007827" -> "1007831"  [label="DDG: cpu_T0"];
"1007827" -> "1007834"  [label="DDG: MO_64"];
"1007827" -> "1007834"  [label="DDG: reg"];
"1007831" -> "1007826"  [label="AST: "];
"1007831" -> "1007833"  [label="CFG: "];
"1007832" -> "1007831"  [label="AST: "];
"1007833" -> "1007831"  [label="AST: "];
"1007835" -> "1007831"  [label="CFG: "];
"1007831" -> "1011840"  [label="DDG: tcg_gen_bswap64_i64(cpu_T0, cpu_T0)"];
"1007831" -> "1007834"  [label="DDG: cpu_T0"];
"1007834" -> "1007826"  [label="AST: "];
"1007834" -> "1007837"  [label="CFG: "];
"1007835" -> "1007834"  [label="AST: "];
"1007836" -> "1007834"  [label="AST: "];
"1007837" -> "1007834"  [label="AST: "];
"1007854" -> "1007834"  [label="CFG: "];
"1007834" -> "1011840"  [label="DDG: reg"];
"1007834" -> "1011840"  [label="DDG: gen_op_mov_reg_v(MO_64, reg, cpu_T0)"];
"1007834" -> "1011840"  [label="DDG: MO_64"];
"1007834" -> "1011840"  [label="DDG: cpu_T0"];
"1007840" -> "1007839"  [label="AST: "];
"1007840" -> "1007843"  [label="CFG: "];
"1007841" -> "1007840"  [label="AST: "];
"1007842" -> "1007840"  [label="AST: "];
"1007843" -> "1007840"  [label="AST: "];
"1007845" -> "1007840"  [label="CFG: "];
"1007840" -> "1011840"  [label="DDG: gen_op_mov_v_reg(MO_32, cpu_T0, reg)"];
"1007840" -> "1007844"  [label="DDG: cpu_T0"];
"1007840" -> "1007850"  [label="DDG: MO_32"];
"1007840" -> "1007850"  [label="DDG: reg"];
"1007844" -> "1007839"  [label="AST: "];
"1007844" -> "1007846"  [label="CFG: "];
"1007845" -> "1007844"  [label="AST: "];
"1007846" -> "1007844"  [label="AST: "];
"1007848" -> "1007844"  [label="CFG: "];
"1007844" -> "1011840"  [label="DDG: tcg_gen_ext32u_tl(cpu_T0, cpu_T0)"];
"1007844" -> "1007847"  [label="DDG: cpu_T0"];
"1007847" -> "1007839"  [label="AST: "];
"1007847" -> "1007849"  [label="CFG: "];
"1007848" -> "1007847"  [label="AST: "];
"1007849" -> "1007847"  [label="AST: "];
"1007851" -> "1007847"  [label="CFG: "];
"1007847" -> "1011840"  [label="DDG: tcg_gen_bswap32_tl(cpu_T0, cpu_T0)"];
"1007847" -> "1007850"  [label="DDG: cpu_T0"];
"1007850" -> "1007839"  [label="AST: "];
"1007850" -> "1007853"  [label="CFG: "];
"1007851" -> "1007850"  [label="AST: "];
"1007852" -> "1007850"  [label="AST: "];
"1007853" -> "1007850"  [label="AST: "];
"1007854" -> "1007850"  [label="CFG: "];
"1007850" -> "1011840"  [label="DDG: cpu_T0"];
"1007850" -> "1011840"  [label="DDG: gen_op_mov_reg_v(MO_32, reg, cpu_T0)"];
"1007850" -> "1011840"  [label="DDG: reg"];
"1007850" -> "1011840"  [label="DDG: MO_32"];
}
