{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685537494392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685537494407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 18:21:34 2023 " "Processing started: Wed May 31 18:21:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685537494407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685537494407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Display -c Display " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Display -c Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685537494407 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "FIFO.qip " "Tcl Script File FIFO.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE FIFO.qip " "set_global_assignment -name QIP_FILE FIFO.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1685537494622 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1685537494622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display_7_1200mv_85c_slow.vo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display_7_1200mv_85c_slow.vo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display_7_1200mv_0c_slow.vo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display_7_1200mv_0c_slow.vo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display_min_1200mv_0c_fast.vo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display_min_1200mv_0c_fast.vo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display.vo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display.vo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display_7_1200mv_85c_v_slow.sdo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display_7_1200mv_0c_v_slow.sdo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display_min_1200mv_0c_v_fast.sdo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Display_v.sdo C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/ simulation " "Generated file Display_v.sdo in folder \"C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR/LFSR_16bit_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685537495561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685537495642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 18:21:35 2023 " "Processing ended: Wed May 31 18:21:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685537495642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685537495642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685537495642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685537495642 ""}
