Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 02:51:32 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/wGenerator_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.854ns (30.426%)  route 1.953ns (69.574%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/Q
                         net (fo=12, routed)          0.703     1.888    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/zext_ln9_reg_105_reg[4]
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.232     2.120 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_3/O
                         net (fo=2, routed)           0.271     2.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_3_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.105     2.495 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_2/O
                         net (fo=5, routed)           0.721     3.216    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_2_n_2
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.119     3.335 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.259     3.594    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_n_9
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)       -0.166    10.546    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X8Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[3]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[4]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[5]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.611ns (23.356%)  route 2.005ns (76.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.245     3.403    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395_reg[6]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.611ns (23.561%)  route 1.982ns (76.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/Q
                         net (fo=20, routed)          0.760     1.895    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage2
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.263     2.158 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1/O
                         net (fo=64, routed)          1.222     3.380    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_ready_int
    SLICE_X9Y24          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X9Y24          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X9Y24          FDRE (Setup_fdre_C_CE)      -0.338    10.374    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[10]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  6.994    




