// Seed: 3092223697
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output wor void id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5
);
  always
    if (1) $display(-1'd0, 1, $realtime);
    else id_0 = 1;
  assign id_0 = 1 && -1 & id_1;
  assign module_2.id_6 = 0;
  wire id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  wand  id_2
);
  wire id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0
  );
endmodule
program module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    input wire id_7,
    id_10,
    inout logic id_8
);
  uwire id_11 = id_1;
  reg   id_12;
  function id_13;
    input id_14;
    id_8 <= id_12;
  endfunction
  xnor primCall (
      id_8, id_7, id_11, id_14, id_0, id_13, id_5, id_10, id_6, id_4, id_12, id_2, id_3, id_1
  );
  module_0 modCall_1 (
      id_11,
      id_3,
      id_11,
      id_6,
      id_4,
      id_7
  );
  always_latch id_10 <= -1'b0;
  assign id_12 = -1;
  wire id_15;
  parameter id_16 = -1;
endmodule
