cocci_test_suite() {
	const struct dcn_hubbub_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 611 */;
	const struct dcn_hubbub_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 610 */;
	const struct dcn_hubbub_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 609 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 608 */;
	struct dcn20_hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 607 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 607 */;
	const struct hubbub_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 594 */;
	enum segment_order *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 59 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 58 */;
	enum swizzle_mode_values cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 57 */;
	struct dcn_watermark_set *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 564 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 535 */;
	struct dcn_hubbub_wm cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 483 */;
	struct dcn_hubbub_wm_set *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 481 */;
	struct dcn_hubbub_wm *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 477 */;
	struct dchub_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 402 */;
	struct dcn_vmid_page_table_config cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 368 */;
	struct dcn_hubbub_phys_addr_config *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 365 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 364 */;
	struct dcn_hubbub_virt_addr_config *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 349 */;
	enum dcn_hubbub_page_table_block_size cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 328 */;
	enum dcn_hubbub_page_table_depth cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 303 */;
	enum segment_order cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 222 */;
	enum dcc_control cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 220 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 218 */;
	struct dc_surface_dcc_cap *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 216 */;
	const struct dc_dcc_surface_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 215 */;
	struct hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 214 */;
	bool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 193 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 140 */;
	enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 139 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c 138 */;
}
