// Generated by CIRCT unknown git version
module minimig_sram_bridge(	// file.cleaned.mlir:2:3
  input         clk,	// file.cleaned.mlir:2:37
                c1,	// file.cleaned.mlir:2:51
                c3,	// file.cleaned.mlir:2:64
  input  [7:0]  bank,	// file.cleaned.mlir:2:77
  input  [22:0] address_in,	// file.cleaned.mlir:2:92
  input  [15:0] data_in,	// file.cleaned.mlir:2:114
  input         rd,	// file.cleaned.mlir:2:133
                hwr,	// file.cleaned.mlir:2:146
                lwr,	// file.cleaned.mlir:2:160
  input  [15:0] ramdata_in,	// file.cleaned.mlir:2:174
  output [15:0] data_out,	// file.cleaned.mlir:2:197
  output        _bhe,	// file.cleaned.mlir:2:217
                _ble,	// file.cleaned.mlir:2:232
                _we,	// file.cleaned.mlir:2:247
                _oe,	// file.cleaned.mlir:2:261
  output [21:0] address,	// file.cleaned.mlir:2:275
  output [15:0] data	// file.cleaned.mlir:2:294
);

  wire [3:0]  _GEN;	// file.cleaned.mlir:39:11
  wire [16:0] _address_in_16to0;	// file.cleaned.mlir:24:11
  assign _address_in_16to0 = address_in[16:0];	// file.cleaned.mlir:24:11
  assign _GEN =
    bank[6]
      ? 4'hF
      : bank[7]
          ? {3'h7, address_in[17]}
          : bank[5]
              ? {1'h0, bank[3] | bank[2], bank[3] | bank[1], address_in[17]}
              : address_in[20:17];	// file.cleaned.mlir:3:15, :4:15, :10:14, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11
  assign data_out = (|bank) & rd ? ramdata_in : 16'h0;	// file.cleaned.mlir:8:15, :14:10, :40:11, :41:11, :42:5
  assign _bhe = ~hwr | ~(|bank);	// file.cleaned.mlir:14:10, :15:10, :18:10, :22:11, :42:5
  assign _ble = ~lwr | ~(|bank);	// file.cleaned.mlir:14:10, :16:10, :18:10, :23:11, :42:5
  assign _we = ~hwr & ~lwr | ~(|bank);	// file.cleaned.mlir:14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :42:5
  assign _oe = ~rd | ~(|bank);	// file.cleaned.mlir:14:10, :18:10, :20:10, :21:11, :42:5
  assign address = {_GEN, 18'h0} | {4'h0, _address_in_16to0, 1'h0};	// file.cleaned.mlir:5:15, :9:14, :10:14, :11:10, :12:10, :13:10, :24:11, :39:11, :42:5
  assign data = data_in;	// file.cleaned.mlir:42:5
endmodule

