Project Title: Secure RO-PUF on FPGA
Tool Used: Xilinx Vivado 2018.2
Language: Verilog
FPGA: Artix-7 (Simulation Only)

This folder contains complete source code, simulation results,
synthesis reports, and documentation for the project.
