/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [27:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [30:0] celloutsig_0_16z;
  wire celloutsig_0_21z;
  reg [2:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_1z[2] ? in_data[179] : celloutsig_1_2z;
  assign celloutsig_0_30z = celloutsig_0_10z ? _01_ : _00_;
  assign celloutsig_0_0z = in_data[24] ^ in_data[54];
  assign celloutsig_0_4z = celloutsig_0_2z[5] ^ celloutsig_0_2z[9];
  reg [27:0] _07_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 28'h0000000;
    else _07_ <= { in_data[53:27], celloutsig_0_0z };
  assign { _02_[27:17], _00_, _02_[15:3], _01_, _02_[1:0] } = _07_;
  assign celloutsig_0_42z = { _02_[6:3], celloutsig_0_15z } & celloutsig_0_2z[6:2];
  assign celloutsig_0_5z = { _02_[26:17], _00_, _02_[15:12], celloutsig_0_0z } & in_data[82:67];
  assign celloutsig_0_26z = { _02_[22:17], _00_, _02_[15:9] } & { celloutsig_0_16z[26], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_34z = celloutsig_0_5z[15:13] >= celloutsig_0_26z[5:3];
  assign celloutsig_1_19z = celloutsig_1_1z >= in_data[133:131];
  assign celloutsig_0_15z = celloutsig_0_5z[7:0] >= { in_data[57:52], celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[137:123] && in_data[137:123];
  assign celloutsig_1_2z = { in_data[123], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } && in_data[176:171];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } && { in_data[162:157], celloutsig_1_4z };
  assign celloutsig_0_21z = { celloutsig_0_5z[8:0], celloutsig_0_7z, celloutsig_0_7z } && celloutsig_0_16z[26:16];
  assign celloutsig_0_13z = _02_[15] & ~(celloutsig_0_7z);
  assign celloutsig_0_14z = _02_[6] & ~(celloutsig_0_0z);
  assign celloutsig_0_3z = in_data[69:64] * in_data[31:26];
  assign celloutsig_0_6z = in_data[26:17] * { _02_[12:10], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_38z = { celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_34z } != { celloutsig_0_11z[2:0], celloutsig_0_10z };
  assign celloutsig_0_32z = & in_data[37:25];
  assign celloutsig_0_7z = | { celloutsig_0_3z[5:3], celloutsig_0_4z };
  assign celloutsig_0_8z = | { in_data[28:12], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_41z = ^ { celloutsig_0_38z, celloutsig_0_22z };
  assign celloutsig_1_18z = ^ celloutsig_1_10z[7:0];
  assign celloutsig_1_10z = { in_data[121:111], celloutsig_1_0z } >> { in_data[116:106], celloutsig_1_7z };
  assign celloutsig_1_1z = in_data[157:155] - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_0z, _02_[27:17], _00_, _02_[15:3], _01_, _02_[1:0], celloutsig_0_14z, celloutsig_0_7z } - { celloutsig_0_2z[10:1], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_11z = { in_data[13:11], celloutsig_0_3z } ^ { celloutsig_0_5z[13:6], celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[93:81] ^ { _02_[25:17], _00_, _02_[15], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = ~((celloutsig_0_8z & celloutsig_0_0z) | celloutsig_0_3z[5]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_2z[5]) | celloutsig_0_2z[9]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_22z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_22z = { celloutsig_0_5z[13:12], celloutsig_0_21z };
  assign { _02_[16], _02_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
