###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:17:11 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.892
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.228 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.385 |   0.385 |    0.157 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.379 |   0.764 |    0.536 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.126 | 0.128 |   0.891 |    0.663 | 
     | RST_SYNC_1/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.126 | 0.001 |   0.892 |    0.664 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.228 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.241 | 
     | scan_clk__L2_I1             | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.286 | 
     | scan_clk__L3_I0             | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.354 | 
     | scan_clk__L4_I0             | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.431 | 
     | scan_clk__L5_I0             | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.485 | 
     | scan_clk__L6_I0             | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.524 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.639 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.691 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.776 | 
     | RST_SYNC_1/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.238 | 0.090 |   0.638 |    0.865 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.892
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.233 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.385 |   0.385 |    0.152 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.379 |   0.764 |    0.531 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.126 | 0.128 |   0.891 |    0.659 | 
     | RST_SYNC_1/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.126 | 0.001 |   0.892 |    0.660 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.232 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.246 | 
     | scan_clk__L2_I1             | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.290 | 
     | scan_clk__L3_I0             | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.358 | 
     | scan_clk__L4_I0             | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.435 | 
     | scan_clk__L5_I0             | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.490 | 
     | scan_clk__L6_I0             | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.528 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.644 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.695 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.780 | 
     | RST_SYNC_1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.239 | 0.088 |   0.636 |    0.868 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  0.892
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.245 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.385 |   0.385 |    0.139 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.379 |   0.764 |    0.518 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.126 | 0.128 |   0.891 |    0.646 | 
     | RST_SYNC_2/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.126 | 0.001 |   0.892 |    0.647 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.245 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.259 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.279 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.426 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.475 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.552 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.608 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.742 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.818 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.841 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.863 | 
     | RST_SYNC_2/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.619 |    0.865 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.892
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.249 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.385 |   0.385 |    0.136 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.379 |   0.764 |    0.515 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.126 | 0.128 |   0.891 |    0.642 | 
     | RST_SYNC_2/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.126 | 0.001 |   0.892 |    0.643 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.249 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.263 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.283 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.430 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.479 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.556 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.612 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.745 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.822 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.844 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.867 | 
     | RST_SYNC_2/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.025 | 0.002 |   0.619 |    0.868 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin TX_CLK_DIV/odd_edge_tog_reg/CK 
Endpoint:   TX_CLK_DIV/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  1.038
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.268 | 
     | U6_mux2X1/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |    0.083 | 
     | U6_mux2X1/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.469 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.721 | 
     | TX_CLK_DIV/odd_edge_tog_reg | SN ^       | SDFFSQX2M | 0.431 | 0.049 |   1.038 |    0.770 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.268 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.282 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.302 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.449 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.498 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.575 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.631 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.764 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.841 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.863 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.886 | 
     | TX_CLK_DIV/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.025 | 0.002 |   0.620 |    0.887 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RX_CLK_DIV/odd_edge_tog_reg/CK 
Endpoint:   RX_CLK_DIV/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                          0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  1.038
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.270 | 
     | U6_mux2X1/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |    0.081 | 
     | U6_mux2X1/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.467 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.719 | 
     | RX_CLK_DIV/odd_edge_tog_reg | SN ^       | SDFFSQX1M | 0.431 | 0.049 |   1.038 |    0.768 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.270 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.283 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.304 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.450 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.500 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.576 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.632 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.766 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.843 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.865 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.888 | 
     | RX_CLK_DIV/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.025 | 0.002 |   0.620 |    0.889 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin TX_CLK_DIV/\count_reg[0] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.652
  Arrival Time                  0.990
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |    0.012 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.398 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.650 | 
     | TX_CLK_DIV/\count_reg[0]   | RN ^       | SDFFRQX2M | 0.376 | 0.002 |   0.990 |    0.652 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.352 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.372 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.519 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.568 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.645 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.701 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.835 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.911 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.934 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.956 | 
     | TX_CLK_DIV/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.619 |    0.958 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegFile/\registers_reg[3][5] /CK 
Endpoint:   RegFile/\registers_reg[3][5] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.799
  Arrival Time                  1.140
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.341 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |    0.002 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.383 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.751 | 
     | RegFile/\registers_reg[3][5] | SN ^       | SDFFSQX2M | 0.618 | 0.048 |   1.140 |    0.799 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.341 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.354 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.399 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.467 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.543 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.598 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.637 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.752 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.804 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.889 | 
     | RegFile/\registers_reg[3][5] | CK ^       | SDFFSQX2M  | 0.238 | 0.072 |   0.620 |    0.960 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RegFile/\registers_reg[2][7] /CK 
Endpoint:   RegFile/\registers_reg[2][7] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.799
  Arrival Time                  1.141
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.342 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |    0.000 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.382 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.750 | 
     | RegFile/\registers_reg[2][7] | SN ^       | SDFFSQX2M | 0.619 | 0.049 |   1.141 |    0.799 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.342 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.356 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.400 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.468 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.545 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.600 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.638 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.753 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.805 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.890 | 
     | RegFile/\registers_reg[2][7] | CK ^       | SDFFSQX2M  | 0.238 | 0.072 |   0.620 |    0.962 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin TX_CLK_DIV/\count_reg[1] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.652
  Arrival Time                  0.995
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.343 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |    0.008 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.394 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.646 | 
     | TX_CLK_DIV/\count_reg[1]   | RN ^       | SDFFRQX2M | 0.386 | 0.006 |   0.995 |    0.652 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.343 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.356 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.377 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.524 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.573 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.650 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.705 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.839 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.916 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.938 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.961 | 
     | TX_CLK_DIV/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.619 |    0.962 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin TX_CLK_DIV/\count_reg[2] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.652
  Arrival Time                  1.002
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.350 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |    0.000 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.387 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.639 | 
     | TX_CLK_DIV/\count_reg[2]   | RN ^       | SDFFRQX2M | 0.399 | 0.014 |   1.002 |    0.652 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.350 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.364 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.384 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.531 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.580 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.657 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.713 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.846 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.923 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.945 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.968 | 
     | TX_CLK_DIV/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    0.969 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin TX_CLK_DIV/\count_reg[3] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.652
  Arrival Time                  1.006
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.003 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.383 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.635 | 
     | TX_CLK_DIV/\count_reg[3]   | RN ^       | SDFFRQX2M | 0.404 | 0.017 |   1.006 |    0.652 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.367 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.388 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.535 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.584 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.661 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.717 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.850 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.927 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.949 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.972 | 
     | TX_CLK_DIV/\count_reg[3] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    0.973 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin TX_CLK_DIV/\count_reg[4] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.653
  Arrival Time                  1.011
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.358 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.008 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.379 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.631 | 
     | TX_CLK_DIV/\count_reg[4]   | RN ^       | SDFFRQX2M | 0.410 | 0.022 |   1.011 |    0.653 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.358 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.372 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.392 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.539 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.588 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.665 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.721 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.854 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.931 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.953 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.976 | 
     | TX_CLK_DIV/\count_reg[4] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    0.977 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin RX_CLK_DIV/\count_reg[0] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.653
  Arrival Time                  1.012
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.359 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.008 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.378 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.630 | 
     | RX_CLK_DIV/\count_reg[0]   | RN ^       | SDFFRQX2M | 0.410 | 0.023 |   1.012 |    0.653 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.359 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.372 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.393 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.540 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.589 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.666 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.722 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.855 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.932 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.954 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.977 | 
     | RX_CLK_DIV/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    0.978 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin TX_CLK_DIV/\count_reg[5] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.653
  Arrival Time                  1.023
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.369 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.019 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.367 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.619 | 
     | TX_CLK_DIV/\count_reg[5]   | RN ^       | SDFFRQX2M | 0.420 | 0.034 |   1.023 |    0.653 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.383 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.403 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.550 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.599 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.676 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.732 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.866 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.942 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.965 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.987 | 
     | TX_CLK_DIV/\count_reg[5] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    0.989 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin TX_CLK_DIV/\count_reg[6] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.653
  Arrival Time                  1.029
  Slack Time                    0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.376 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.026 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.361 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.613 | 
     | TX_CLK_DIV/\count_reg[6]   | RN ^       | SDFFRQX2M | 0.426 | 0.041 |   1.029 |    0.653 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.376 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.390 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.410 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.557 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.606 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.683 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.739 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.872 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.949 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.971 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    0.994 | 
     | TX_CLK_DIV/\count_reg[6] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.619 |    0.995 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin FIFO_TOP/rptr_empty/rempty_reg/CK 
Endpoint:   FIFO_TOP/rptr_empty/rempty_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.570
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.727
  Arrival Time                  1.121
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.394 | 
     | U6_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.044 | 
     | U6_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.343 | 
     | U6_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.595 | 
     | FIFO_TOP/rptr_empty/rempty_reg | SN ^       | SDFFSQX2M | 0.463 | 0.132 |   1.121 |    0.727 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.394 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.408 | 
     | scan_clk__L2_I2                | A v -> Y v | BUFX3M     | 0.020 | 0.047 |   0.061 |    0.455 | 
     | scan_clk__L3_I1                | A v -> Y v | CLKBUFX1M  | 0.070 | 0.075 |   0.135 |    0.530 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX1M  | 0.070 | 0.088 |   0.223 |    0.617 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX1M  | 0.074 | 0.090 |   0.313 |    0.707 | 
     | scan_clk__L6_I1                | A v -> Y ^ | INVX2M     | 0.050 | 0.048 |   0.361 |    0.756 | 
     | U3_mux2X1/U1                   | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.120 |   0.482 |    0.876 | 
     | UART_TX_SCAN_CLK__L1_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.084 |   0.566 |    0.960 | 
     | FIFO_TOP/rptr_empty/rempty_reg | CK ^       | SDFFSQX2M  | 0.063 | 0.004 |   0.570 |    0.964 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin RX_CLK_DIV/\count_reg[6] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  1.054
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.400 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.049 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.337 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.589 | 
     | RX_CLK_DIV/\count_reg[6]   | RN ^       | SDFFRQX2M | 0.436 | 0.065 |   1.054 |    0.654 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.413 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.433 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.580 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.630 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.706 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.762 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.896 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.973 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.995 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    1.017 | 
     | RX_CLK_DIV/\count_reg[6] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.620 |    1.019 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin RX_CLK_DIV/\count_reg[5] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  1.054
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.400 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.050 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.336 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.588 | 
     | RX_CLK_DIV/\count_reg[5]   | RN ^       | SDFFRQX2M | 0.435 | 0.066 |   1.054 |    0.654 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.414 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.434 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.581 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.630 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.707 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.763 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.897 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.973 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.996 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    1.018 | 
     | RX_CLK_DIV/\count_reg[5] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.620 |    1.020 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin RX_CLK_DIV/\count_reg[4] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  1.054
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.050 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.336 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.588 | 
     | RX_CLK_DIV/\count_reg[4]   | RN ^       | SDFFRQX2M | 0.435 | 0.066 |   1.054 |    0.654 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.414 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.434 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.581 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.631 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.707 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.763 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.897 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.974 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.996 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    1.018 | 
     | RX_CLK_DIV/\count_reg[4] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.619 |    1.020 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin RX_CLK_DIV/\count_reg[3] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  1.054
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.050 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.336 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.588 | 
     | RX_CLK_DIV/\count_reg[3]   | RN ^       | SDFFRQX2M | 0.435 | 0.066 |   1.054 |    0.654 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.414 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.435 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.582 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.631 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.708 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.763 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.897 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.974 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.996 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    1.019 | 
     | RX_CLK_DIV/\count_reg[3] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    1.020 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin RX_CLK_DIV/\count_reg[2] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  1.055
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.051 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.336 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.588 | 
     | RX_CLK_DIV/\count_reg[2]   | RN ^       | SDFFRQX2M | 0.435 | 0.066 |   1.055 |    0.654 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.415 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.435 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.582 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.631 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.708 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.764 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.897 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.974 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.996 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    1.019 | 
     | RX_CLK_DIV/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    1.020 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin RX_CLK_DIV/\count_reg[1] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  1.055
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.051 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.336 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.587 | 
     | RX_CLK_DIV/\count_reg[1]   | RN ^       | SDFFRQX2M | 0.435 | 0.066 |   1.055 |    0.654 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.415 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.034 |    0.435 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.182 | 0.147 |   0.181 |    0.582 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.022 | 0.049 |   0.230 |    0.631 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.077 |   0.307 |    0.708 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.070 | 0.056 |   0.363 |    0.764 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.205 | 0.134 |   0.496 |    0.898 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.077 |   0.573 |    0.974 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.595 |    0.996 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.025 | 0.023 |   0.618 |    1.019 | 
     | RX_CLK_DIV/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.619 |    1.020 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin RegFile/\registers_reg[3][1] /CK 
Endpoint:   RegFile/\registers_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.108
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.433 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.091 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.291 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.659 | 
     | RegFile/\registers_reg[3][1] | RN ^       | SDFFRQX2M | 0.575 | 0.016 |   1.108 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.433 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.447 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.491 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.559 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.636 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.691 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.729 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.844 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.896 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.981 | 
     | RegFile/\registers_reg[3][1] | CK ^       | SDFFRQX2M  | 0.239 | 0.088 |   0.636 |    1.069 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin RegFile/\registers_reg[3][2] /CK 
Endpoint:   RegFile/\registers_reg[3][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.110
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.435 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.093 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.289 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.657 | 
     | RegFile/\registers_reg[3][2] | RN ^       | SDFFRQX2M | 0.580 | 0.018 |   1.110 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.435 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.449 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.493 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.561 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.638 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.693 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.731 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.846 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.898 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.983 | 
     | RegFile/\registers_reg[3][2] | CK ^       | SDFFRQX2M  | 0.239 | 0.088 |   0.636 |    1.071 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin RegFile/\registers_reg[3][3] /CK 
Endpoint:   RegFile/\registers_reg[3][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.110
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.435 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.093 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.289 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.657 | 
     | RegFile/\registers_reg[3][3] | RN ^       | SDFFRQX2M | 0.580 | 0.018 |   1.110 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.435 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.449 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.493 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.561 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.638 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.693 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.731 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.846 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.898 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.983 | 
     | RegFile/\registers_reg[3][3] | CK ^       | SDFFRQX2M  | 0.239 | 0.088 |   0.636 |    1.071 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin RegFile/\registers_reg[3][4] /CK 
Endpoint:   RegFile/\registers_reg[3][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.111
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.435 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.093 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.288 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.657 | 
     | RegFile/\registers_reg[3][4] | RN ^       | SDFFRQX2M | 0.580 | 0.019 |   1.111 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.435 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.449 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.493 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.561 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.638 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.693 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.731 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.847 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.898 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.983 | 
     | RegFile/\registers_reg[3][4] | CK ^       | SDFFRQX2M  | 0.239 | 0.088 |   0.636 |    1.071 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin RegFile/\registers_reg[4][4] /CK 
Endpoint:   RegFile/\registers_reg[4][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.114
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.439 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.097 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.285 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.653 | 
     | RegFile/\registers_reg[4][4] | RN ^       | SDFFRQX2M | 0.587 | 0.022 |   1.114 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.439 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.453 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.497 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.565 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.642 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.697 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.735 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.850 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.902 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.987 | 
     | RegFile/\registers_reg[4][4] | CK ^       | SDFFRQX2M  | 0.239 | 0.087 |   0.635 |    1.075 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin RegFile/\registers_reg[5][3] /CK 
Endpoint:   RegFile/\registers_reg[5][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.121
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.445 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.103 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.278 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.646 | 
     | RegFile/\registers_reg[5][3] | RN ^       | SDFFRQX2M | 0.597 | 0.029 |   1.121 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.445 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.459 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.503 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.571 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.648 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.703 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.741 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.857 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.908 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    0.993 | 
     | RegFile/\registers_reg[5][3] | CK ^       | SDFFRQX2M  | 0.239 | 0.087 |   0.635 |    1.081 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin RegFile/\registers_reg[7][3] /CK 
Endpoint:   RegFile/\registers_reg[7][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.127
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.452 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.110 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.272 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.640 | 
     | RegFile/\registers_reg[7][3] | RN ^       | SDFFRQX2M | 0.606 | 0.035 |   1.127 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.452 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.466 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.510 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.578 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.655 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.710 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.748 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.863 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.915 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.000 | 
     | RegFile/\registers_reg[7][3] | CK ^       | SDFFRQX2M  | 0.239 | 0.087 |   0.635 |    1.087 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  1.046
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.456 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.106 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.280 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.532 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[3] | RN ^       | SDFFRQX2M | 0.435 | 0.057 |   1.046 |    0.590 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.456 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.470 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.047 |   0.061 |    0.517 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.075 |   0.136 |    0.592 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.088 |   0.223 |    0.679 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.074 | 0.090 |   0.313 |    0.770 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.050 | 0.048 |   0.362 |    0.818 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.117 | 0.116 |   0.477 |    0.934 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.042 | 0.073 |   0.551 |    1.007 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[3] | CK ^       | SDFFRQX2M  | 0.042 | 0.004 |   0.555 |    1.011 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  1.048
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.458 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.108 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.279 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.530 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[2] | RN ^       | SDFFRQX2M | 0.435 | 0.059 |   1.048 |    0.590 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.458 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.472 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.047 |   0.061 |    0.519 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.075 |   0.136 |    0.594 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.088 |   0.223 |    0.681 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.074 | 0.090 |   0.313 |    0.772 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.050 | 0.048 |   0.362 |    0.820 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.117 | 0.116 |   0.477 |    0.936 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.042 | 0.073 |   0.551 |    1.009 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[2] | CK ^       | SDFFRQX2M  | 0.042 | 0.004 |   0.555 |    1.013 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  1.053
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.463 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.112 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.274 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.526 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[0] | RN ^       | SDFFRQX2M | 0.436 | 0.064 |   1.053 |    0.590 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.463 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.476 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.047 |   0.061 |    0.524 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.075 |   0.135 |    0.598 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.088 |   0.223 |    0.686 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.074 | 0.090 |   0.313 |    0.776 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.050 | 0.048 |   0.361 |    0.824 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.117 | 0.116 |   0.477 |    0.940 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.042 | 0.073 |   0.551 |    1.014 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[0] | CK ^       | SDFFRQX2M  | 0.042 | 0.004 |   0.555 |    1.018 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin RegFile/\registers_reg[4][7] /CK 
Endpoint:   RegFile/\registers_reg[4][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.139
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.464 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.121 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.260 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.628 | 
     | RegFile/\registers_reg[4][7] | RN ^       | SDFFRQX2M | 0.618 | 0.047 |   1.139 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.464 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.477 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.521 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.589 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.666 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.721 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.760 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.875 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.927 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.012 | 
     | RegFile/\registers_reg[4][7] | CK ^       | SDFFRQX2M  | 0.239 | 0.087 |   0.635 |    1.099 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin RegFile/\registers_reg[5][0] /CK 
Endpoint:   RegFile/\registers_reg[5][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.631
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.136
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.464 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.122 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.260 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.628 | 
     | RegFile/\registers_reg[5][0] | RN ^       | SDFFRQX2M | 0.615 | 0.044 |   1.136 |    0.672 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.464 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.478 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.522 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.590 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.667 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.722 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.760 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.875 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.927 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.012 | 
     | RegFile/\registers_reg[5][0] | CK ^       | SDFFRQX2M  | 0.240 | 0.083 |   0.631 |    1.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin RegFile/\registers_reg[5][7] /CK 
Endpoint:   RegFile/\registers_reg[5][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  1.140
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.464 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.122 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.259 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.628 | 
     | RegFile/\registers_reg[5][7] | RN ^       | SDFFRQX2M | 0.619 | 0.048 |   1.140 |    0.675 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.464 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.478 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.522 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.590 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.667 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.722 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.760 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.876 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.927 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.012 | 
     | RegFile/\registers_reg[5][7] | CK ^       | SDFFRQX2M  | 0.239 | 0.087 |   0.635 |    1.099 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  1.054
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.465 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.114 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.272 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.524 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[1] | RN ^       | SDFFRQX2M | 0.437 | 0.066 |   1.054 |    0.590 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.465 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.478 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.047 |   0.061 |    0.526 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.075 |   0.136 |    0.600 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.088 |   0.223 |    0.688 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.074 | 0.090 |   0.313 |    0.778 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.050 | 0.048 |   0.362 |    0.826 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.117 | 0.116 |   0.477 |    0.942 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.042 | 0.073 |   0.551 |    1.016 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[1] | CK ^       | SDFFRQX2M  | 0.042 | 0.004 |   0.555 |    1.020 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin RegFile/\registers_reg[6][0] /CK 
Endpoint:   RegFile/\registers_reg[6][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.674
  Arrival Time                  1.139
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.465 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.123 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.259 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.627 | 
     | RegFile/\registers_reg[6][0] | RN ^       | SDFFRQX2M | 0.618 | 0.047 |   1.139 |    0.674 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.465 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.478 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.523 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.591 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.668 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.723 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.761 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.876 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.928 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.013 | 
     | RegFile/\registers_reg[6][0] | CK ^       | SDFFRQX2M  | 0.240 | 0.085 |   0.633 |    1.098 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin RegFile/\registers_reg[6][1] /CK 
Endpoint:   RegFile/\registers_reg[6][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  1.134
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.468 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.126 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.255 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.623 | 
     | RegFile/\registers_reg[6][1] | RN ^       | SDFFRQX2M | 0.613 | 0.042 |   1.134 |    0.665 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.468 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.482 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.526 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.594 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.671 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.726 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.764 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.880 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.931 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.016 | 
     | RegFile/\registers_reg[6][1] | CK ^       | SDFFRQX2M  | 0.240 | 0.077 |   0.625 |    1.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin RegFile/\registers_reg[7][0] /CK 
Endpoint:   RegFile/\registers_reg[7][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.676
  Arrival Time                  1.145
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.126 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.255 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.623 | 
     | RegFile/\registers_reg[7][0] | RN ^       | SDFFRQX2M | 0.623 | 0.053 |   1.145 |    0.676 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.469 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.482 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.527 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.595 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.671 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.726 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.765 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.880 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.932 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.017 | 
     | RegFile/\registers_reg[7][0] | CK ^       | SDFFRQX2M  | 0.239 | 0.087 |   0.635 |    1.104 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin RegFile/\registers_reg[6][2] /CK 
Endpoint:   RegFile/\registers_reg[6][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  1.134
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.470 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.128 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.254 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.622 | 
     | RegFile/\registers_reg[6][2] | RN ^       | SDFFRQX2M | 0.614 | 0.042 |   1.134 |    0.664 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.470 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.484 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.528 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.596 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.673 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.728 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.766 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.881 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.933 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.018 | 
     | RegFile/\registers_reg[6][2] | CK ^       | SDFFRQX2M  | 0.240 | 0.076 |   0.624 |    1.094 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  1.060
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.471 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.120 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.266 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.518 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[4] | RN ^       | SDFFRQX2M | 0.438 | 0.072 |   1.060 |    0.590 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.471 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.484 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.047 |   0.061 |    0.532 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.075 |   0.136 |    0.606 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.070 | 0.088 |   0.223 |    0.694 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.074 | 0.090 |   0.313 |    0.784 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.050 | 0.048 |   0.362 |    0.832 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.117 | 0.116 |   0.477 |    0.948 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.042 | 0.073 |   0.551 |    1.021 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[4] | CK ^       | SDFFRQX2M  | 0.042 | 0.004 |   0.555 |    1.025 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_RX_TOP/E1/\BIT_COUNT_reg[3] /CK 
Endpoint:   UART_RX_TOP/E1/\BIT_COUNT_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  1.062
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.472 | 
     | U6_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.350 |   0.350 |   -0.122 | 
     | U6_mux2X1/FE_PHC7_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.108 | 0.386 |   0.737 |    0.265 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M    | 0.372 | 0.252 |   0.989 |    0.517 | 
     | UART_RX_TOP/E1/\BIT_COUNT_reg[3] | RN ^       | SDFFRQX2M | 0.439 | 0.073 |   1.062 |    0.590 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.472 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.486 | 
     | scan_clk__L2_I2                  | A v -> Y v | BUFX3M     | 0.020 | 0.047 |   0.061 |    0.533 | 
     | scan_clk__L3_I1                  | A v -> Y v | CLKBUFX1M  | 0.070 | 0.075 |   0.136 |    0.608 | 
     | scan_clk__L4_I1                  | A v -> Y v | CLKBUFX1M  | 0.070 | 0.088 |   0.223 |    0.695 | 
     | scan_clk__L5_I1                  | A v -> Y v | CLKBUFX1M  | 0.074 | 0.090 |   0.313 |    0.785 | 
     | scan_clk__L6_I1                  | A v -> Y ^ | INVX2M     | 0.050 | 0.048 |   0.362 |    0.834 | 
     | U2_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.117 | 0.116 |   0.477 |    0.949 | 
     | UART_RX_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.042 | 0.073 |   0.551 |    1.023 | 
     | UART_RX_TOP/E1/\BIT_COUNT_reg[3] | CK ^       | SDFFRQX2M  | 0.042 | 0.004 |   0.555 |    1.027 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin RegFile/\registers_reg[5][1] /CK 
Endpoint:   RegFile/\registers_reg[5][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  1.135
  Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.474 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.132 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.249 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.617 | 
     | RegFile/\registers_reg[5][1] | RN ^       | SDFFRQX2M | 0.615 | 0.044 |   1.135 |    0.661 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.474 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.488 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.532 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.600 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.677 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.732 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.770 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.886 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.937 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.022 | 
     | RegFile/\registers_reg[5][1] | CK ^       | SDFFRQX2M  | 0.239 | 0.072 |   0.620 |    1.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin RegFile/\registers_reg[5][2] /CK 
Endpoint:   RegFile/\registers_reg[5][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  1.135
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.475 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.133 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.248 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.617 | 
     | RegFile/\registers_reg[5][2] | RN ^       | SDFFRQX2M | 0.615 | 0.043 |   1.135 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.475 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.489 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.533 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.601 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.678 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.733 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.771 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.887 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.938 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.023 | 
     | RegFile/\registers_reg[5][2] | CK ^       | SDFFRQX2M  | 0.238 | 0.072 |   0.619 |    1.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin RegFile/\registers_reg[4][2] /CK 
Endpoint:   RegFile/\registers_reg[4][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.136
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.477 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.135 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.247 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.615 | 
     | RegFile/\registers_reg[4][2] | RN ^       | SDFFRQX2M | 0.615 | 0.044 |   1.136 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.477 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.490 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.535 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.603 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.680 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.735 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.773 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.888 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.940 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.025 | 
     | RegFile/\registers_reg[4][2] | CK ^       | SDFFRQX2M  | 0.238 | 0.071 |   0.619 |    1.096 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin RegFile/\registers_reg[4][3] /CK 
Endpoint:   RegFile/\registers_reg[4][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  1.137
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.477 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.135 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.247 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.615 | 
     | RegFile/\registers_reg[4][3] | RN ^       | SDFFRQX2M | 0.616 | 0.045 |   1.137 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.477 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.491 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.535 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.603 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.680 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.735 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.773 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.888 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.940 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.025 | 
     | RegFile/\registers_reg[4][3] | CK ^       | SDFFRQX2M  | 0.238 | 0.071 |   0.619 |    1.096 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin RegFile/\registers_reg[3][0] /CK 
Endpoint:   RegFile/\registers_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  1.138
  Slack Time                    0.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.136 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.245 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.613 | 
     | RegFile/\registers_reg[3][0] | RN ^       | SDFFRQX4M | 0.617 | 0.046 |   1.138 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.479 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.492 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.537 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.605 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.681 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.736 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.775 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.890 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.942 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.027 | 
     | RegFile/\registers_reg[3][0] | CK ^       | SDFFRQX4M  | 0.238 | 0.071 |   0.619 |    1.098 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin RegFile/\registers_reg[3][7] /CK 
Endpoint:   RegFile/\registers_reg[3][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  1.139
  Slack Time                    0.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.137 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.245 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.613 | 
     | RegFile/\registers_reg[3][7] | RN ^       | SDFFRQX2M | 0.618 | 0.047 |   1.139 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.479 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.492 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.537 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.605 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.682 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.736 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.775 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.890 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.942 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.027 | 
     | RegFile/\registers_reg[3][7] | CK ^       | SDFFRQX2M  | 0.238 | 0.072 |   0.619 |    1.098 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin RegFile/\registers_reg[2][5] /CK 
Endpoint:   RegFile/\registers_reg[2][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  1.140
  Slack Time                    0.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |   -0.137 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.101 | 0.382 |   0.724 |    0.244 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.556 | 0.368 |   1.092 |    0.613 | 
     | RegFile/\registers_reg[2][5] | RN ^       | SDFFRQX2M | 0.618 | 0.048 |   1.140 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.479 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.493 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.018 | 0.044 |   0.058 |    0.537 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.060 | 0.068 |   0.126 |    0.605 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.106 | 0.077 |   0.203 |    0.682 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.071 | 0.055 |   0.258 |    0.737 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.296 |    0.775 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.122 | 0.115 |   0.411 |    0.891 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.046 | 0.052 |   0.463 |    0.942 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.139 | 0.085 |   0.548 |    1.027 | 
     | RegFile/\registers_reg[2][5] | CK ^       | SDFFRQX2M  | 0.238 | 0.072 |   0.620 |    1.099 | 
     +---------------------------------------------------------------------------------------------+ 

