;redcode
;assert 1
	SPL 0, <922
	CMP -232, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV #112, @200
	SUB @-122, 100
	CMP -232, <-120
	SUB -232, <-120
	SUB @-121, 138
	SLT 3, 20
	SPL -7, -101
	SPL -7, -101
	SUB @124, 106
	CMP @-122, 100
	JMP @847, #201
	ADD 701, 0
	SUB -232, <-120
	ADD -232, <-120
	CMP @-122, 100
	JMN -201, @-920
	MOV -4, <-20
	ADD 3, 20
	CMP @-121, 138
	SUB @174, 150
	SUB @124, 106
	SUB 0, 3
	SUB @174, 150
	SUB @3, 2
	SUB 0, 3
	CMP @124, 106
	JMN -201, @-920
	JMN -201, @-920
	CMP -7, -101
	MOV #12, @200
	ADD #210, <380
	SUB @3, -32
	SPL 0, <922
	CMP -232, <-120
	SUB -707, 500
	SLT -707, 500
	SUB -707, 500
	SLT @-30, 9
	JMN -201, @-920
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV #112, @200
	SUB @-122, 100
