read_verilog test_designs/LGSynth91/Verilog/cmlexamples/alu2_orig.v
# read_verilog -lib cell_libs/nand_only.v
hierarchy -check
# translate processes
proc; opt
# convert to gate logic
techmap; opt
# map logic to cmos cells
# abc -liberty cell_libs/nand_only.lib
abc -g NAND

#write_blif main.blif
#write_spice main.spice
write_edif netlist/alu2_orig.edif
#write_intersynth main.intersynth
#write_verilog main.v
