# -*- mode: snippet -*-
# name: src_block_verilog
# key: <sv
# --
#+begin_src verilog
$0
#+end_src
