{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@206:216@HdlIdDef", "  wire            hdmi_fs_toggle_s;\n  wire    [ 8:0]  hdmi_raddr_g_s;\n  wire            hdmi_tpm_oos_s;\n  wire            hdmi_status_s;\n  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n  wire    [ 8:0]  vdma_waddr_s;\n"], "Clone Blocks": [["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@203:213", "  wire    [15:0]  hdmi_vs_width_s;\n  wire    [15:0]  hdmi_ve_max_s;\n  wire    [15:0]  hdmi_ve_min_s;\n  wire            hdmi_fs_toggle_s;\n  wire    [ 8:0]  hdmi_raddr_g_s;\n  wire            hdmi_tpm_oos_s;\n  wire            hdmi_status_s;\n  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@204:214", "  wire    [15:0]  hdmi_ve_max_s;\n  wire    [15:0]  hdmi_ve_min_s;\n  wire            hdmi_fs_toggle_s;\n  wire    [ 8:0]  hdmi_raddr_g_s;\n  wire            hdmi_tpm_oos_s;\n  wire            hdmi_status_s;\n  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@210:220", "  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n  wire    [ 8:0]  vdma_waddr_s;\n  wire    [47:0]  vdma_wdata_s;\n  wire            vdma_fs_ret_toggle_s;\n  wire    [ 8:0]  vdma_fs_waddr_s;\n  wire            vdma_ovf_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@205:215", "  wire    [15:0]  hdmi_ve_min_s;\n  wire            hdmi_fs_toggle_s;\n  wire    [ 8:0]  hdmi_raddr_g_s;\n  wire            hdmi_tpm_oos_s;\n  wire            hdmi_status_s;\n  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@211:221", "  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n  wire    [ 8:0]  vdma_waddr_s;\n  wire    [47:0]  vdma_wdata_s;\n  wire            vdma_fs_ret_toggle_s;\n  wire    [ 8:0]  vdma_fs_waddr_s;\n  wire            vdma_ovf_s;\n  wire            vdma_unf_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@212:222", "  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n  wire    [ 8:0]  vdma_waddr_s;\n  wire    [47:0]  vdma_wdata_s;\n  wire            vdma_fs_ret_toggle_s;\n  wire    [ 8:0]  vdma_fs_waddr_s;\n  wire            vdma_ovf_s;\n  wire            vdma_unf_s;\n  wire            vdma_tpm_oos_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@208:218", "  wire            hdmi_tpm_oos_s;\n  wire            hdmi_status_s;\n  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n  wire    [ 8:0]  vdma_waddr_s;\n  wire    [47:0]  vdma_wdata_s;\n  wire            vdma_fs_ret_toggle_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@207:217", "  wire    [ 8:0]  hdmi_raddr_g_s;\n  wire            hdmi_tpm_oos_s;\n  wire            hdmi_status_s;\n  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n  wire    [ 8:0]  vdma_waddr_s;\n  wire    [47:0]  vdma_wdata_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@209:219", "  wire            hdmi_status_s;\n  wire            vdma_fs_s;\n  wire            vdma_fs_ret_s;\n  wire            vdma_valid_s;\n  wire    [63:0]  vdma_data_s;\n  wire            vdma_ready_s;\n  wire            vdma_wr_s;\n  wire    [ 8:0]  vdma_waddr_s;\n  wire    [47:0]  vdma_wdata_s;\n  wire            vdma_fs_ret_toggle_s;\n  wire    [ 8:0]  vdma_fs_waddr_s;\n"]], "Diff Content": {"Delete": [[211, "  wire            vdma_fs_ret_s;\n"]], "Add": []}}