{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 18:37:45 2014 " "Info: Processing started: Wed Apr 30 18:37:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1g.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram1g.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1G " "Info: Found entity 1: lab5iram1G" {  } { { "lab5iram1G.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5iram1G.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Info: Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/SignExtend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Info: Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/RegFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Info: Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/ProgramCounter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxo.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxO " "Info: Found entity 1: muxO" {  } { { "muxO.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/muxO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Info: Found entity 1: muxB" {  } { { "muxB.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/muxB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/Decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Info: Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc cpu.v(8) " "Info (10281): Verilog HDL Declaration information at cpu.v(8): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5dram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5dram " "Info: Found entity 1: lab5dram" {  } { { "lab5dram.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5dram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram " "Info: Found entity 1: lab5iram" {  } { { "lab5iram.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5iram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1A " "Info: Found entity 1: lab5iram1A" {  } { { "lab5iram1A.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5iram1A.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1B " "Info: Found entity 1: lab5iram1B" {  } { { "lab5iram1B.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5iram1B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Info: Found entity 1: logical" {  } { { "logical.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/logical.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxci.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxci.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCI " "Info: Found entity 1: muxCI" {  } { { "muxCI.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/muxCI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_to_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven_seg " "Info: Found entity 1: hex_to_seven_seg" {  } { { "hex_to_seven_seg.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/hex_to_seven_seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file var_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk " "Info: Found entity 1: var_clk" {  } { { "var_clk.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/var_clk.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pclock " "Info: Found entity 2: pclock" {  } { { "var_clk.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/var_clk.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram2a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram2a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram2A " "Info: Found entity 1: lab5iram2A" {  } { { "lab5iram2A.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5iram2A.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haltlogic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file haltlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 HaltLogic " "Info: Found entity 1: HaltLogic" {  } { { "HaltLogic.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/HaltLogic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Info: Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lab5.v(89) " "Warning (10230): Verilog HDL assignment warning at lab5.v(89): truncated value with size 10 to match size of target (9)" {  } { { "lab5.v" "" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:aRealProcessorOMGZ " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:aRealProcessorOMGZ\"" {  } { { "lab5.v" "aRealProcessorOMGZ" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter cpu:aRealProcessorOMGZ\|ProgramCounter:pc " "Info: Elaborating entity \"ProgramCounter\" for hierarchy \"cpu:aRealProcessorOMGZ\|ProgramCounter:pc\"" {  } { { "cpu.v" "pc" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder cpu:aRealProcessorOMGZ\|Decoder:decoder " "Info: Elaborating entity \"Decoder\" for hierarchy \"cpu:aRealProcessorOMGZ\|Decoder:decoder\"" {  } { { "cpu.v" "decoder" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HaltLogic cpu:aRealProcessorOMGZ\|HaltLogic:haltlogic " "Info: Elaborating entity \"HaltLogic\" for hierarchy \"cpu:aRealProcessorOMGZ\|HaltLogic:haltlogic\"" {  } { { "cpu.v" "haltlogic" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile cpu:aRealProcessorOMGZ\|RegFile:file " "Info: Elaborating entity \"RegFile\" for hierarchy \"cpu:aRealProcessorOMGZ\|RegFile:file\"" {  } { { "cpu.v" "file" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend cpu:aRealProcessorOMGZ\|SignExtend:extend " "Info: Elaborating entity \"SignExtend\" for hierarchy \"cpu:aRealProcessorOMGZ\|SignExtend:extend\"" {  } { { "cpu.v" "extend" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:aRealProcessorOMGZ\|alu:lulu " "Info: Elaborating entity \"alu\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\"" {  } { { "cpu.v" "lulu" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/cpu.v" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:aRealProcessorOMGZ\|alu:lulu\|control:freak " "Info: Elaborating entity \"control\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|control:freak\"" {  } { { "alu.v" "freak" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxO cpu:aRealProcessorOMGZ\|alu:lulu\|muxO:muxO " "Info: Elaborating entity \"muxO\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|muxO:muxO\"" {  } { { "alu.v" "muxO" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical cpu:aRealProcessorOMGZ\|alu:lulu\|logical:paradox " "Info: Elaborating entity \"logical\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|logical:paradox\"" {  } { { "alu.v" "paradox" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:aRealProcessorOMGZ\|alu:lulu\|shifter:iDontGiveAShift " "Info: Elaborating entity \"shifter\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|shifter:iDontGiveAShift\"" {  } { { "alu.v" "iDontGiveAShift" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB cpu:aRealProcessorOMGZ\|alu:lulu\|muxB:muxB " "Info: Elaborating entity \"muxB\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|muxB:muxB\"" {  } { { "alu.v" "muxB" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCI cpu:aRealProcessorOMGZ\|alu:lulu\|muxCI:muxCI " "Info: Elaborating entity \"muxCI\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|muxCI:muxCI\"" {  } { { "alu.v" "muxCI" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:aRealProcessorOMGZ\|alu:lulu\|adder:snake " "Info: Elaborating entity \"adder\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|adder:snake\"" {  } { { "alu.v" "snake" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven_seg cpu:aRealProcessorOMGZ\|alu:lulu\|hex_to_seven_seg:upperBitsOfY " "Info: Elaborating entity \"hex_to_seven_seg\" for hierarchy \"cpu:aRealProcessorOMGZ\|alu:lulu\|hex_to_seven_seg:upperBitsOfY\"" {  } { { "alu.v" "upperBitsOfY" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/alu.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5dram lab5dram:memoriesPressedBetweenThePagesOfMyMind " "Info: Elaborating entity \"lab5dram\" for hierarchy \"lab5dram:memoriesPressedBetweenThePagesOfMyMind\"" {  } { { "lab5.v" "memoriesPressedBetweenThePagesOfMyMind" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk var_clk:clockGenerator " "Info: Elaborating entity \"var_clk\" for hierarchy \"var_clk:clockGenerator\"" {  } { { "lab5.v" "clockGenerator" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_10MHz " "Info: Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_10MHz\"" {  } { { "var_clk.v" "counter_10MHz" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/var_clk.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_1MHz " "Info: Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_1MHz\"" {  } { { "var_clk.v" "counter_1MHz" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/var_clk.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "leProgramToRun lab5iram2HRM " "Error: Node instance \"leProgramToRun\" instantiates undefined entity \"lab5iram2HRM\"" {  } { { "lab5.v" "leProgramToRun" { Text "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.v" 59 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.map.smsg " "Info: Generated suppressed messages file C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/LabRepo/Lab 5/lab5/lab5.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Error: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 30 18:37:46 2014 " "Error: Processing ended: Wed Apr 30 18:37:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
