INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab3/lab3.srcs/sources_1/new/main.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab3/lab3.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-8530] module 'main' is ignored due to previous errors [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab3/lab3.srcs/sources_1/new/main.v:79]
