{
	"artifacts" : 
	[
		{
			"path" : "verilog_sim"
		}
	],
	"backtrace" : 1,
	"backtraceGraph" : 
	{
		"commands" : 
		[
			"add_executable",
			"target_link_libraries",
			"set_property",
			"find_package",
			"include_directories"
		],
		"files" : 
		[
			"CMakeLists.txt",
			"/snap/clion/209/bin/cmake/linux/share/cmake-3.23/Modules/FindThreads.cmake",
			"/usr/lib/x86_64-linux-gnu/cmake/spdlog/spdlogConfig.cmake"
		],
		"nodes" : 
		[
			{
				"file" : 0
			},
			{
				"command" : 0,
				"file" : 0,
				"line" : 17,
				"parent" : 0
			},
			{
				"command" : 1,
				"file" : 0,
				"line" : 23,
				"parent" : 0
			},
			{
				"command" : 3,
				"file" : 0,
				"line" : 7,
				"parent" : 0
			},
			{
				"file" : 2,
				"parent" : 3
			},
			{
				"command" : 3,
				"file" : 2,
				"line" : 4,
				"parent" : 4
			},
			{
				"file" : 1,
				"parent" : 5
			},
			{
				"command" : 2,
				"file" : 1,
				"line" : 250,
				"parent" : 6
			},
			{
				"command" : 4,
				"file" : 0,
				"line" : 11,
				"parent" : 0
			}
		]
	},
	"compileGroups" : 
	[
		{
			"compileCommandFragments" : 
			[
				{
					"fragment" : "-g"
				},
				{
					"fragment" : "-std=gnu++2a"
				}
			],
			"defines" : 
			[
				{
					"backtrace" : 2,
					"define" : "SPDLOG_COMPILED_LIB"
				}
			],
			"includes" : 
			[
				{
					"backtrace" : 8,
					"path" : "/home/bscholar/Documents/ECSE318/hw5/include"
				}
			],
			"language" : "CXX",
			"languageStandard" : 
			{
				"backtraces" : 
				[
					1
				],
				"standard" : "20"
			},
			"sourceIndexes" : 
			[
				0,
				1,
				2
			]
		}
	],
	"id" : "verilog_sim::@6890427a1f51a3e7e1df",
	"link" : 
	{
		"commandFragments" : 
		[
			{
				"fragment" : "-g",
				"role" : "flags"
			},
			{
				"fragment" : "",
				"role" : "flags"
			},
			{
				"backtrace" : 2,
				"fragment" : "/usr/lib/x86_64-linux-gnu/libspdlog.so.1.5.0",
				"role" : "libraries"
			},
			{
				"backtrace" : 7,
				"fragment" : "-lpthread",
				"role" : "libraries"
			}
		],
		"language" : "CXX"
	},
	"name" : "verilog_sim",
	"nameOnDisk" : "verilog_sim",
	"paths" : 
	{
		"build" : ".",
		"source" : "."
	},
	"sourceGroups" : 
	[
		{
			"name" : "Source Files",
			"sourceIndexes" : 
			[
				0,
				1,
				2
			]
		}
	],
	"sources" : 
	[
		{
			"backtrace" : 1,
			"compileGroupIndex" : 0,
			"path" : "src/sim.cpp",
			"sourceGroupIndex" : 0
		},
		{
			"backtrace" : 1,
			"compileGroupIndex" : 0,
			"path" : "src/gate.cpp",
			"sourceGroupIndex" : 0
		},
		{
			"backtrace" : 1,
			"compileGroupIndex" : 0,
			"path" : "src/simulator.cpp",
			"sourceGroupIndex" : 0
		}
	],
	"type" : "EXECUTABLE"
}
