<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/k60/include/MK60DZ10.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_ae4c51b0ca8ff8591027142ad2bf0d4e.html">k60</a></li><li class="navelem"><a class="el" href="dir_bf0cab1a1770da77e2ead4aaae2da92d.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK60DZ10.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k60_d_z10_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MK60DN512ZVLL10</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MK60DX256ZVLL10</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MK60DN256ZVLL10</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MK60DN512ZVLQ10</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**                          MK60DN256ZVLQ10</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**                          MK60DX256ZVLQ10</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          MK60DN512ZVMC10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          MK60DN256ZVMC10</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          MK60DX256ZVMC10</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          MK60DN512ZVMD10</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**                          MK60DX256ZVMD10</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**                          MK60DN256ZVMD10</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Compilers:           ARM Compiler</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Reference manual:    K60P144M100SF2RM, Rev. 5, 8 May 2011</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     Version:             rev. 1.2, 2011-09-08</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MK60DZ10</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     Copyright: 1997 - 2011 Freescale Semiconductor, Inc. All Rights Reserved.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     - rev. 1.0 (2011-06-10)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**         Changes with respect to the previous MK60NxxxMD100 header file:</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**         RTC  - CCR register removed. Replaced by IER register.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         CRC  - added CTRLHU register for 8-bit access to the CTRL register.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**         FB   - bit FB_CSCR_EXALE renamed to FB_CSCR_EXTS.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         SIM  - bit group FSIZE in SIM_FCFG1 split into groups PFSIZE and NVMSIZE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         I2S  - bit SSIEN in I2S_CR register renamed to I2SEN.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**         SDHC - bit VOLTSEL in SDHC_VENDOR register removed.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**     - rev. 1.1 (2011-06-29)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**         Order of declarations changed.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     - rev. 1.2 (2011-09-08)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**         Cortex_Core_Configuration extended with additional parameters.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**         Gap between end of interrupt vector table and flash configuration field filled by default ISR.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.2-jg (2015-05-18)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Added BITBAND_REG32, BITBAND_REG16, BITBAND_REG8, BITBAND_REGADDR macros from MK60D10.h.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**         Removed BITBAND_REG macro.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if !defined(MK60DZ10_H_)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="_m_k60_d_z10_8h.html#a9e04fe9fe6924374df6a0274d3a56c33">   69</a></span>&#160;<span class="preprocessor">#define MK60DZ10_H_                              </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="_m_k60_d_z10_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   72</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0102u</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="_m_k60_d_z10_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">   82</a></span>&#160;<span class="preprocessor">#define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="_m_k60_d_z10_8h.html#a226702956f26bec73f9090472a926f44">   91</a></span>&#160;<span class="preprocessor">#define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="_m_k60_d_z10_8h.html#aed50c7da3cc8b418a6121de0a6fc869e">  100</a></span>&#160;<span class="preprocessor">#define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="_m_k60_d_z10_8h.html#a29266250805940168c80e759fd67564f">  109</a></span>&#160;<span class="preprocessor">#define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">  121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___c_c2538__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  123</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  124</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  125</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  126</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  127</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  128</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  129</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  130</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  133</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  134</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  135</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  136</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">  137</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4,                </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">  138</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5,                </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">  139</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6,                </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">  140</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7,                </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">  141</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8,                </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">  142</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9,                </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">  143</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10,               </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">  144</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11,               </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">  145</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12,               </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">  146</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13,               </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">  147</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14,               </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">  148</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15,               </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">  149</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16,               </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">  150</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17,               </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">  151</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">FTFL_IRQn</a>                    = 18,               </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">  152</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19,               </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">  153</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20,               </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">  154</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a>                     = 21,               </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">  155</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a>                = 22,               </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">  156</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                     = 23,               </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  157</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 24,               </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  158</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 25,               </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  159</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 26,               </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  160</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 27,               </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  161</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                    = 28,               </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">  162</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a> = 29,              </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">  163</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a>            = 30,               </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">  164</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 31,               </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">  165</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a>         = 32,               </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">  166</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a>         = 33,               </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">  167</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 34,               </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a61da94c716352d5144b4c60c0bc73565">  168</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a61da94c716352d5144b4c60c0bc73565">Reserved51_IRQn</a>              = 35,               </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4f8ceb597f7ed742b2996b63f58e9838">  169</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4f8ceb597f7ed742b2996b63f58e9838">Reserved52_IRQn</a>              = 36,               </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e">  170</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e">CAN1_ORed_Message_buffer_IRQn</a> = 37,              </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d">  171</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d">CAN1_Bus_Off_IRQn</a>            = 38,               </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a">  172</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a>              = 39,               </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7">  173</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7">CAN1_Tx_Warning_IRQn</a>         = 40,               </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243">  174</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243">CAN1_Rx_Warning_IRQn</a>         = 41,               </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e">  175</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e">CAN1_Wake_Up_IRQn</a>            = 42,               </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79">  176</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79">Reserved59_IRQn</a>              = 43,               </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d6ae5cc179e01e17ca1619e0f125796">  177</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d6ae5cc179e01e17ca1619e0f125796">Reserved60_IRQn</a>              = 44,               </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">  178</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>             = 45,               </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">  179</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>               = 46,               </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">  180</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>             = 47,               </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">  181</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>               = 48,               </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">  182</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>             = 49,               </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">  183</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>               = 50,               </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">  184</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>             = 51,               </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">  185</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>               = 52,               </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">  186</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>             = 53,               </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">  187</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>               = 54,               </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">  188</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a>             = 55,               </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">  189</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a>               = 56,               </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  190</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 57,               </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">  191</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 58,               </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  192</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 59,               </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">  193</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>                    = 60,               </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">  194</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a>                    = 61,               </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">  195</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>                    = 62,               </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">  196</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>                    = 63,               </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">  197</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a>                    = 64,               </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">  198</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                     = 65,               </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  199</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 66,               </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a61da3eb7eec40958fc0bf18baff71d19">  200</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a61da3eb7eec40958fc0bf18baff71d19">Reserved83_IRQn</a>              = 67,               </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">  201</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>                    = 68,               </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">  202</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>                    = 69,               </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">  203</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>                    = 70,               </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">  204</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>                    = 71,               </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">  205</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 72,               </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  206</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 73,               </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">  207</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a>                  = 74,               </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">  208</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a>         = 75,               </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">  209</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a>           = 76,               </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">  210</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a>            = 77,               </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">  211</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a>              = 78,               </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d">  212</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d">I2S0_IRQn</a>                    = 79,               </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">  213</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a>                    = 80,               </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  214</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 81,               </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">  215</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a>                    = 82,               </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">  216</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>                    = 83,               </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  217</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 84,               </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">  218</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a>                 = 85,               </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48">  219</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48">Reserved102_IRQn</a>             = 86,               </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  220</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 87,               </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">  221</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 88,               </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">  222</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 89,               </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  223</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 90,               </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">  224</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 91,               </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc">  225</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc">Reserved108_IRQn</a>             = 92,               </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121">  226</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121">Reserved109_IRQn</a>             = 93,               </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a656199b29eb1a3504d811669bcb91e3c">  227</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a656199b29eb1a3504d811669bcb91e3c">Reserved110_IRQn</a>             = 94,               </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12">  228</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12">Reserved111_IRQn</a>             = 95,               </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd">  229</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd">Reserved112_IRQn</a>             = 96,               </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893">  230</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893">Reserved113_IRQn</a>             = 97,               </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7">  231</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7">Reserved114_IRQn</a>             = 98,               </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389">  232</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389">Reserved115_IRQn</a>             = 99,               </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb">  233</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb">Reserved116_IRQn</a>             = 100,              </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c">  234</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c">Reserved117_IRQn</a>             = 101,              </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6">  235</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6">Reserved118_IRQn</a>             = 102,              </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768">  236</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768">Reserved119_IRQn</a>             = 103               </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">   -- Configuration of the Cortex-M4 Processor and Core Peripherals</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">  253</a></span>&#160;<span class="preprocessor">#define __CM4_REV                      0x0001    </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  254</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  255</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  256</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gac1ba8a48ca926bddc88be9bfd7d42641">  257</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  0         </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#include &quot;core_cm4.h&quot;                  </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system___m_k60_d_z10_8h.html">system_MK60DZ10.h</a>&quot;</span>           <span class="comment">/* Device specific configuration file */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1;                              </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2;                              </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV1;                               </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV2;                               </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC2;                               </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC3;                               </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFS;                               </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PG;                                </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MG;                                </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPD;                              </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPS;                              </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP4;                              </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP3;                              </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP2;                              </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP1;                              </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP0;                              </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PGA;                               </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMD;                              </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMS;                              </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM4;                              </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM3;                              </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM2;                              </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM1;                              </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM0;                              </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  344</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  345</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  346</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadc514fb491cf08eb3fb0f27298388645">  347</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1385c936a9440856068dcb917ed9c658">  348</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  349</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  350</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  351</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  352</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  354</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  355</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  356</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  357</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  358</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  359</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f96490246c5bef5f9ccede781423b22">  360</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  361</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  362</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  363</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  364</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  365</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga15e7cf514347ab7f32e2104b1776704e">  366</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  368</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  369</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  370</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  371</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga447389268d77124eb2012fd98bfe07ce">  372</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  373</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  374</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c50199c9b27cb92554a647909c6338a">  375</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  376</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  378</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  379</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  380</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  382</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  383</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">  384</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab61d022e3c8d84d77f2895a91c049023">  386</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ecccc775bd06291531df6e989024d38">  387</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">  388</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  390</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  391</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  392</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  393</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  394</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  395</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  396</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  397</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  398</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  399</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  400</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  401</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  402</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  403</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  404</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  406</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  407</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  408</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  409</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  410</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  411</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  412</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3a706436447b6113727826e303c3fbe6">  413</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  414</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  415</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  416</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  418</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  419</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  420</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  422</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  423</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  424</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f415258af1bad0159dd605efccd043b">  426</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  427</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">  428</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  430</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  431</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">  432</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  434</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  435</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  436</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga877d163ca4067627ebb29125d75eb757">  438</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee16600c1dd7fefead073d24320818a4">  439</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">  440</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  442</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  443</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  444</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  446</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  447</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  448</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  450</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  451</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  452</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  454</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  455</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  456</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* PGA Bit Fields */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga55a340c6fac33dc33fa72db68c8a6576">  458</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG_MASK                        0xF0000u</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa0979a2ccd896d245b77f053076cf2c6">  459</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG_SHIFT                       16</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga66533a3c61a2d046d98205809e7022f1">  460</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PGA_PGAG_SHIFT))&amp;ADC_PGA_PGAG_MASK)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga43041669f7d4bc8d046ed58fd9074e2b">  461</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAEN_MASK                       0x800000u</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaef8ffbfc9f36f616ad9e05418c5fa5bd">  462</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAEN_SHIFT                      23</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  464</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  465</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  466</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga108adc09b24001dddfd498e14213fea6">  468</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabe0e92adb89c86d0523958a947288808">  469</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  470</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  472</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  473</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">  474</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga546b5a27d980deed324add231c050a6f">  476</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  477</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  478</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  480</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga945ed262c088eecda09d679df33ab193">  481</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  482</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  484</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae83765be6a54aab249c89a0f47afb023">  485</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">  486</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  488</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  489</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">  490</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  499</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  501</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">  503</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                                (0x400BB000u)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">  505</a></span>&#160;<span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPRA;                              </div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRA;                             </div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRB;                             </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRC;                             </div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRD;                             </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRE;                             </div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRF;                             </div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRG;                             </div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRH;                             </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRI;                             </div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRJ;                             </div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRK;                             </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRL;                             </div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRM;                             </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRN;                             </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRO;                             </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRP;                             </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;} <a class="code" href="struct_a_i_p_s___type.html">AIPS_Type</a>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71ed9c3c036fc2ff219b9df0ec430341">  554</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_MASK                      0x100u</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga210fb859f3b2f6a62697a9830f5b1af7">  555</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_SHIFT                     8</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd8948557054ceeee7b8284f0f41c72c">  556</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_MASK                      0x200u</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacbc18ce73a95d65e9e2534455f0c9f6d">  557</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_SHIFT                     9</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8e1d336f4a1b00f4277781a3f7cf12">  558</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_MASK                      0x400u</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92149f3159b90299cfe9b3f1c421273d">  559</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_SHIFT                     10</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7055d1f141c29ac6764a7cd38aa83a30">  560</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_MASK                      0x1000u</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e84de9fabbe7d0391efbde91421c816">  561</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_SHIFT                     12</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa71c596e9889226d96760d43dc4df59c">  562</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_MASK                      0x2000u</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c44d48fc2b06c3db6d0491ceb8dfce3">  563</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_SHIFT                     13</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca05c01df65e4d0f524e055eac1bd18d">  564</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_MASK                      0x4000u</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga68f2fafe4cdcabb30910ef88b0435935">  565</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_SHIFT                     14</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4d087bd54013cebe84f39e2a7ce805f6">  566</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      0x10000u</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga514800328ca5057bc302a655d4b582ed">  567</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     16</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e6b3d1dd3a2ad73b12a981e8b19b840">  568</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      0x20000u</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa8977d2ad62651772db08080130c288a">  569</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     17</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga373ba49149f837bf7a4e6fc4919edf5c">  570</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      0x40000u</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c05eee95b3f5fd8cc95ee16d2963a77">  571</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     18</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fa61f1f86b84741e5a4e3484a3906d6">  572</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09c44f94729b70aab309dcbbd100071d">  573</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22f665d4b34bc36d18f7840834c2d8ec">  574</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacba4e2743a846f34382eb36a1b5b96fb">  575</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f0788074eb8af6b49e1e4731657d51d">  576</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d422270654f5185914f5f7e3956242b">  577</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4">  578</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0eb7bf97dc1d63e94c93c7f6f690785">  579</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54a1962c09edd7b129e2dd4b67a7b5ec">  580</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b5e668ac41d155473af3519b08e114c">  581</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89303525553285ea9f444821628d92af">  582</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4382b84815388eda50c7775ab6c5d21">  583</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga640ea29414892ddc0f47e1180953d72c">  584</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea845919f2f15a046304226437e9eb60">  585</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0919bce3b10414e45d53ac21b329222e">  586</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga901e75ccb4b546a07d81aa6cd484dc3e">  587</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa68ee45071324871f38ab8d2afcc6bef">  588</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15ba628750b5bb7f2ca634208ee31189">  589</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* PACRA Bit Fields */</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85e00a1e104ce3b672a6749951d25064">  591</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a599ee35a806abc0e435a625ba44f92">  592</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_SHIFT                     0</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e6aad69fad0c48d6a05592319a4b6a2">  593</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28c61707074eb5840c944e3011adbb16">  594</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_SHIFT                     1</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga35ee64ee26e93ff99ce92c3fc04032f1">  595</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14748ceb093d36b8240822162b70f05d">  596</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_SHIFT                     2</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0edd54b19b2cd92fa081c54c7768059d">  597</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4550f3492e3677cd8444f9f5e732e4">  598</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_SHIFT                     4</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6e1c59b0871fae1d5d21f2ea72f430c">  599</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga150f9c9dbf3e2667127f507a52cf0a3e">  600</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_SHIFT                     5</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ec0e872f648a30255d8116aac58da67">  601</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7216f1f0733377a4af56c706c4a0fe8a">  602</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_SHIFT                     6</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25c194625e78dc1d29c2798d968ab545">  603</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e3a5b919bb9525befdce323d00c86d">  604</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_SHIFT                     8</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87bcaf8ea9cd078284be0c27dd76c07a">  605</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacf9fa5e6178a4bd70bcfc10d816cdd18">  606</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_SHIFT                     9</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39356269313a838d197c7d792963e0bb">  607</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39d94cfa8258ff537d5fe679e4101477">  608</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_SHIFT                     10</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2a0f06dba203a4b9dc49a5587eb3bd78">  609</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga723c761fccb825c66f93564c18723278">  610</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_SHIFT                     12</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae05ae04a0f5ba041f5dad47e50fcdb3d">  611</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga075359b3bcf901ea15511f2ae914a851">  612</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_SHIFT                     13</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcf498cbf2736be9c36ad0ae28dce263">  613</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6e5a38e2a77076ed26cc4f74c2fbd93">  614</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_SHIFT                     14</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga633e14084389d027a1cacfa1ecba48e9">  615</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabccde525ee24ee639dbf238b493e9c16">  616</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_SHIFT                     16</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3670e15d2d7a1c441f7b1e31cde7a160">  617</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf798c800e9dbba0c812c86d8c4f165d0">  618</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_SHIFT                     17</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fa53b5d74048bbe0e9ca25c39acc721">  619</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22a5f77a5c7e0e4718abf3686305d6e">  620</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_SHIFT                     18</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f095d0133106d934d6539734fb4e0bb">  621</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad59367457d6e0c16362d23b9c09f416b">  622</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_SHIFT                     20</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb7aafc6a1e9590a2ab3ca9444a6858e">  623</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga667bbec8a03882a449090df9e783e134">  624</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_SHIFT                     21</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f13bf1feebb8678421318b1d6dca781">  625</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga660c0761244438dee4ecdd12e0cb436a">  626</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_SHIFT                     22</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa9ebd1bff158d65e3bb7f77c8342da1f">  627</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga628f05d8495846197d30edcf2f2b8124">  628</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     24</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e1d1ddbb4f1a72e4161ff3a3947fd37">  629</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de52ee500d270b40469284b847ad104">  630</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     25</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd11dbd526cf34cbe3115f557488787">  631</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6277f8f693688829febd2a5445672be7">  632</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     26</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e60cecb13c7963ae381bd9f4a0c9aa7">  633</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14b0fbe8a5d4d3c2c687090698f4d307">  634</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     28</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0dbe95e59c91126a667fc20a0d1f061">  635</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga452355a55a160bcfb7e17f060569d0b8">  636</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     29</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11109b3502f454b24cff8a1de4f0c5eb">  637</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a99d46f8a65968fe1ec041bb24e4643">  638</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     30</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/* PACRB Bit Fields */</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61f0e0ca0fc547d6d16b82b809ec68e6">  640</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74127c75240a56d4ab6fc6ec9e9c3e3d">  641</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_SHIFT                     0</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga529288b923e8b8681636ae6c62b68f6b">  642</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad75b032ecf59e1f8b6140a6928f9c73d">  643</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_SHIFT                     1</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33ad587b770fafb9d4eb30195bce757d">  644</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f1dc5da13c918207fb4736f45054292">  645</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_SHIFT                     2</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafdb02da9b024f02e29700289670774b4">  646</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaef41ecd462e23dc456b269e40eceb634">  647</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_SHIFT                     4</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1da62a97a35170e0cf80cf18f17cc478">  648</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee3669194aaacfedb44100449ac0c639">  649</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_SHIFT                     5</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f50513d8c370980d93fa52bb29d92c4">  650</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54b9706d1395fca1f0ebdafd0a689ebb">  651</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_SHIFT                     6</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64db55385ee3e8c1f47003ffd64de4d8">  652</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga855a70742669846050b00ee244a74fdc">  653</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     8</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25b565014770d74ea1ac88022084f874">  654</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71fcc393eda33ff430ed027a61bc8b26">  655</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     9</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52c3df23f1b065e739d26df962af3651">  656</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafecd0d166e8b8f4a9810ba87cc786884">  657</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     10</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9977e920aa5a30d02432184a4b256a31">  658</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88e06133b749796dccfb0725aed593dc">  659</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_SHIFT                     12</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbe926765d35f7b6760f59721c4a14c6">  660</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadb4d3785346dd3ba2b606291addef4ea">  661</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_SHIFT                     13</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9800d36344b9e303f33515dcfabf31c">  662</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbff2c7fcdb4d3ca02a6235c5a91bb12">  663</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_SHIFT                     14</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5614c87c2990063cb4e3f323cb5b505">  664</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9a3d45992e3a8c812ab593033cc9a95d">  665</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_SHIFT                     16</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf99504ad96aa98513cba0f7b1a13efd2">  666</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48628fc7b9d35d0a10321d641c0e2f84">  667</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_SHIFT                     17</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52e9a807ad467d5ced9f0b30a6c3cbed">  668</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5557b7b1fda13987a1539ddb5f7ac6e5">  669</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_SHIFT                     18</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga739172b56d496c92a6fcfe1983ba0d8e">  670</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa95aa4eedb53746b3cc3b185e298649c">  671</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_SHIFT                     20</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c17554adc28ff0105b7aad16ccde0dd">  672</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7234229e79e3e2a5366e9d907a51e0b">  673</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_SHIFT                     21</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac008650adc25885669aa84cf83ea116e">  674</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82b74c3937dae7da06f32aecc605eff">  675</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_SHIFT                     22</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae937628c6d0eb166336c0f432110c118">  676</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48fadbc800728c286a968bdb5468ced8">  677</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     24</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd63112c58fb22cde7130bf7a0aec3d2">  678</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b3e2ec4b285ab5b5ce6667a05ef7ad1">  679</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     25</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2eb0bc5160930c4b4e1a45f98267785">  680</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd1757a9bf7adb1995c5e5ffebd7b9b8">  681</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     26</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06911e10e7c4fb7a6efe6ec5c2234521">  682</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe5ca43a0feeca2dec0c39051c9c2e2">  683</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     28</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab296240a3309bbec807d04984f43afc7">  684</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ba26e1b70a4103215a4843f8682bb6">  685</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     29</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c4083394fd1c5a1bdf0f5e75a3eada3">  686</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4da8bd7ed1f2724720ba203ab6a7a1">  687</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     30</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* PACRC Bit Fields */</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa21e842a3c19740ed5519be7f4174b8">  689</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga308aea1570514208ec613685bee78edd">  690</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_SHIFT                     0</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga67823a6b21a06114e32e26ea29415584">  691</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga21e6d7b747221c4d639a7218ff81518b">  692</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_SHIFT                     1</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b776de1ddc5bf087143ce5bb1b223ea">  693</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga834e8924a2699a9095496bc215bcab92">  694</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_SHIFT                     2</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33693ee5a89d4c4c4be214acab802f3e">  695</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f19dad9c80210acefdb3c362604e3c4">  696</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_SHIFT                     4</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b7440db53ad27e574edce8badc7a0b1">  697</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11f5b97f83542f0ace86acd8708bb841">  698</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_SHIFT                     5</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bdb431d389d44693863f5172b0c0d35">  699</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f06a16f772585e2ea2b74c1783234f">  700</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_SHIFT                     6</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa044d559ec3cfde297f6cb5de4fd204c">  701</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2888bc6514e175f68e8aea034bfcabf5">  702</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_SHIFT                     8</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8bd9bbe01165c9de89ab39ea9bce89b">  703</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac36e539c22474d9e0addb0d2abac16fb">  704</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_SHIFT                     9</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f63374573ac360866b8ac5fac3cfdaf">  705</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0f3f63ef9ed57e923a12ab7896728e">  706</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_SHIFT                     10</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga882738587baf7e76bce74f5e0e323eaa">  707</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09bad5dee4e4c175777fa17fe1277bc2">  708</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_SHIFT                     12</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga32d8e371af9e3416818f1e7a1ed595d3">  709</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0ad4801cc6a44f304260a3124f1323b">  710</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_SHIFT                     13</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b2e2d15d8283f736c3941dd0e68c0ac">  711</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d1489011ab30e9fc45f5bec111c40d8">  712</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_SHIFT                     14</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6ab6879fc561ab46dfe00fe3e589852">  713</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5b3148e1264e58fecf06eea1227d17c">  714</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_SHIFT                     16</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf4c9c2ca72382d93da47443b0e263fea">  715</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9ed9f32740f8b9af4e4fff3373aa627">  716</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_SHIFT                     17</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fad7264426d90e124920a2f32707f69">  717</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37651f58dfc2cd9b1b7105a821aa97e8">  718</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_SHIFT                     18</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65b51d658b2c8abdb3037dbb55de132f">  719</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c2aec58b5a4cecd1d76d1a55801860f">  720</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_SHIFT                     20</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89265c4517a1b3edad3dd51d68965a56">  721</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9642e0ef37faa352c0e6383ae1184dd5">  722</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_SHIFT                     21</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bac5e2ed8cdc194471ffdd39e202b10">  723</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb851888de7464c3cf7604aac54c9016">  724</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_SHIFT                     22</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0a1bf27c4f4edcd9c35c77d48c881cbd">  725</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf269ee59444a7009b58137f3049be346">  726</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_SHIFT                     24</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb423c596ecb78c1e23d9954cc4fedd">  727</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48eccf183c93ef49d1ccc76ae947848d">  728</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_SHIFT                     25</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0463369151b0ea0dbfe9046ca3f86d88">  729</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga98e4972b5f23d416e012c2726890e177">  730</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_SHIFT                     26</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee84972aa2f3c91842a560b8d4dbdf3e">  731</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac6a87baabf4dccff778f7784d9c723d9">  732</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_SHIFT                     28</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88f5917b508d706482e80a4a0b2a35e5">  733</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29bde3efaa241ca6bf204175cd39fc1e">  734</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_SHIFT                     29</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d1ea8b3754b6cc0e640b1f0d20790a4">  735</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1dbf263f8190817a502edfdfa205a582">  736</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_SHIFT                     30</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/* PACRD Bit Fields */</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb73ac29a92021949417b7bd6bbe5672">  738</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a769fd24072d69dda49281bde8aa20f">  739</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_SHIFT                     0</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38af2fc3252222dc67267a0a2d675060">  740</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7de67bee4b18ce7b7770bd7cec9bb880">  741</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_SHIFT                     1</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81000606b0cc22ee2d16633528d9ff01">  742</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1541bc5a396ff4757a8075a90b24fc2b">  743</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_SHIFT                     2</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabda740f7895dc692be416300d5614972">  744</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab92c133101f66b9fe77d027e2b1ffdc3">  745</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_SHIFT                     4</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1d972b8671881fdf73611224a0ba8a7">  746</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c24de7a1cdeb9e33106be084e234114">  747</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_SHIFT                     5</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87a4f8c41a2dd61325b9925f18162f71">  748</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2c1a963a2285b42770cfd9bf5ee8e6c">  749</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_SHIFT                     6</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabef42cc2cc34075788bf6a5ced102d00">  750</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd1cc7b6434fd8e41b0d0e539f8db7a3">  751</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_SHIFT                     8</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd27acc4bae5c7268929069b079beef8">  752</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47526a7dce2f7a686e36dba5b39875a3">  753</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_SHIFT                     9</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15dec9390849b4819982f074a01bfd83">  754</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44fb1cf18f9f9909de263c75f516e24e">  755</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_SHIFT                     10</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17c52772cda4dcd8f547554397668e39">  756</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4b057a539f1f64222b4640d9c396441">  757</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_SHIFT                     12</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d2f42dc170a611a6c60fbc07919e605">  758</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9401e83298482d8b0cb5e1cdaa799cd5">  759</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_SHIFT                     13</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05020fdba8b87fcf16638e27ef0985b4">  760</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga83984db93961f247670a07bd254ab2fc">  761</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_SHIFT                     14</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd46dde3d9414b67db2a20f649e73f65">  762</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc340a6731a1f80bf6773db11a03624f">  763</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_SHIFT                     16</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga653a91d8d13311e63824b4b8afc666d7">  764</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga390e1a4b40b18a57acafc9b39c0d79f4">  765</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_SHIFT                     17</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99ea2f4d69ee7b3c8cd2377b9f56f63e">  766</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga534c61c7493422047a9ad34af21e7561">  767</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_SHIFT                     18</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64d283e39d1781d54a3a44b1736f767a">  768</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34c287165d901e8037627e8a6e57a21f">  769</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_SHIFT                     20</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec091c81e6e47a41d51fd9830e499793">  770</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba4accebc864bd50853123fb958ce2a2">  771</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_SHIFT                     21</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1585ceedbbfaf2dd3fbeaffd269e848c">  772</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaabe4dbc699fce93ae30f6f9aacd71fc5">  773</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_SHIFT                     22</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcd4b3b6c8f30bfb2c00734085d672ee">  774</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac9dda4ac143e1f9b192d0c3881a5ab19">  775</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     24</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7b7df71ca00c77a7bc509549669454c">  776</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga644673f7f2e0212bd11a3f1a6b85884a">  777</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     25</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga241bd7210bde69f69f42d0b09b255044">  778</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2016362f517305d3780b3db76654c9e2">  779</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     26</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6c35b9973f892499844b50d600f19e2">  780</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga393a80798d513d45177147291c0d3da6">  781</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     28</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71e04e5cf8734bccacc3a6611df85704">  782</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga673fcdf4f6746f32014d13feb92a0944">  783</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     29</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b4b9b7c34e414f70b7bec814e4d4188">  784</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fdb80a8a443be4b480e4174d9f94866">  785</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     30</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* PACRE Bit Fields */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09a9f605281c2e4b7ddb70e8b8bdb14d">  787</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadef361b9d8de86e86f2222359399e2b4">  788</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_SHIFT                     0</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4826af7b2acfd85ab3b91cde438d040f">  789</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga102082b3478168eda766855edf21fcc8">  790</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_SHIFT                     1</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2794dca193467df550c24215a2edbdd0">  791</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabca1ef6f083fc53e325833662065ee25">  792</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_SHIFT                     2</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c2f6b99bb8f7ff2144df0d40886356">  793</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92a9cebe0a7bc5d2ed84401b69ab6ddf">  794</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_SHIFT                     4</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae71f5005b05fa3769421d832fb1e52f8">  795</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd837cec46301964da9177194680efba">  796</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_SHIFT                     5</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34ea2b6a0d7e7a092e4a9142adb87c4c">  797</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547a1edb04deea6b1373b5bfb3669766">  798</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_SHIFT                     6</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58d4e317646bc76212d987dcae39a2be">  799</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeab8c89e291b54b21835d4706ecf0ffe">  800</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_SHIFT                     8</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82c8207eb25cd9a7e1268bea14986afe">  801</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaada3e441ab004abd408e29293a3c4435">  802</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_SHIFT                     9</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9bd8d98a1c14801f3e8070b5f72f0d">  803</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga424a5c600d7d32d01defba698c84a231">  804</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_SHIFT                     10</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga310456a61c63be5805988cb40a3271a0">  805</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f301905a0cbc2bd9df65cada2fa8663">  806</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_SHIFT                     12</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade400838db99bb25b3379cec50597c8d">  807</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadae4e2d989c0b35cc28314c4c77d11da">  808</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_SHIFT                     13</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06dc2c6b558746816939259c9fdef691">  809</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga77eae028c5ea0a3a1a5c583968278f6a">  810</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_SHIFT                     14</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1e5d5f2d24a89248fb0d06c92ae6185">  811</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga924c3902e129410a5644c38b3f79ce7e">  812</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_SHIFT                     16</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae452580ab7058c0c2433c17354e45d2f">  813</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a59f86b0fa98088b2805b5e911c8188">  814</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_SHIFT                     17</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6d9b77a59b50ae6d499d23d740493f1">  815</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0be66b8fe37446b3aa317259099348d1">  816</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_SHIFT                     18</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac886e6e40113092b7fd454edb0df9f77">  817</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8ec47c762babccfcbd072534c5d89e9">  818</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_SHIFT                     20</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4484064537555aa3ca213387cb8402cc">  819</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaafcca6383b332c9651dcbbdbf1f0cced">  820</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_SHIFT                     21</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18dc4372da0063d02945dae766caea0d">  821</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafcb298b0b5ed252387c93856098224bd">  822</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_SHIFT                     22</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0dc80ac611772aae4f10faff9ae96e">  823</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaca8bd73da3c08ad627917ff79bbffe8">  824</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_SHIFT                     24</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd29af374483ffc1b35e5d02d5f3c1e7">  825</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fc12a1dae4d9c77bb99592f5d7c86ba">  826</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_SHIFT                     25</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaade2c1c796d31fe32ec0e9e67ad8ce0c">  827</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c62c1e50eb4b5cd08154d227806abdd">  828</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_SHIFT                     26</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa3f95d1ad0c085fc78cec9950b0e4b3">  829</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33e43ff102c16587af4a1b319ba31787">  830</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_SHIFT                     28</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga748d7f597abbdc063d8d089bfac5264b">  831</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadbb6183241cf5602dd8e8cd87f5e970d">  832</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_SHIFT                     29</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad466232930d5e4ed228f96fc26ead8c2">  833</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47620f45a33c83729ba42d5cb7a96cd3">  834</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_SHIFT                     30</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/* PACRF Bit Fields */</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9e5031cf93ccc20f6c807c7779884558">  836</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22d62e3a6d2920c5da05ba192828996">  837</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_SHIFT                     0</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e87c0a628a47aed3cb92a0f589b291c">  838</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae53f33c892c6fe1d11ab9228298a1615">  839</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_SHIFT                     1</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7e8e5b0b780abcb2a9690a9cec22364">  840</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb28a8a6a6faad442d6389a10ea3ca1">  841</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_SHIFT                     2</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0a717d0e12ab6fa59accb16bca4a1de">  842</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c02b5df83216b7ab94c0cbf91f3e3eb">  843</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_SHIFT                     4</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaac7c25727629653c8e40042efc0efd99">  844</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac51c528a9babdd314888ace33e7fb64a">  845</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_SHIFT                     5</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5e0b5d4267d6beac3262de03e6370f86">  846</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ea7d78986c77b2fb07793770b26c76">  847</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_SHIFT                     6</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ea5e1a455e76339512b3d7738a4656f">  848</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3bfcb4ebdb3261c33762fb92d21aa99">  849</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_SHIFT                     8</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586c9e6ae8f52c540cfa058c5852be14">  850</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1d6e42a27d76c3af3b89442a808735d6">  851</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_SHIFT                     9</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae091bd70676ba18166002207ae2d9c10">  852</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5eef731412ecf55ec9dc86bd515b4e6">  853</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_SHIFT                     10</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a8020031ec940851c2ccf417c1dd01b">  854</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4641922aac7a732d7054efbfc6a6b895">  855</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_SHIFT                     12</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74f93ab0426930104003afc0bb598a1a">  856</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba8fd6067c76e9a1b3def03098ad3711">  857</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_SHIFT                     13</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8835e592aa479a45b48c5b9c4fd297b0">  858</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9efb4cd07eea9e6a566404b4dc05f60c">  859</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_SHIFT                     14</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad87fdd39f1668bf8d6e53236e5f87059">  860</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45aa311c2dfed4f77a344f654569ff6c">  861</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_SHIFT                     16</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0bc52619375483c1cf2b448788ace622">  862</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa982aaf35911424279b47dd9e54eadb">  863</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_SHIFT                     17</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74184dc3f39e20c8f9434dcac5060d2f">  864</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ae357e5b43a447abf64beaa615c037">  865</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_SHIFT                     18</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaccdf2fddd8d63f8180d9e56f921a9b">  866</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga983b0e1aaae08c8b403e1f005301da2d">  867</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_SHIFT                     20</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d3a86b85f34c9744b470e2cd2ff6b00">  868</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0d4a8aa4280ac15edde751626588663">  869</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_SHIFT                     21</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f8e1a91ecb9d68f8738c8a5dc0dcbe">  870</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad42b1d7f0c64c25514f04f84507e1a0e">  871</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_SHIFT                     22</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47e7b3e22494a83ba6942d54ed7d1835">  872</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadad146252c4d20d73f2603366b5ebd58">  873</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_SHIFT                     24</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02da010889ce203dd0750604ca9cd428">  874</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb837c25b68ce7a946e445b28abd3456">  875</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_SHIFT                     25</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2e1b7d278d5b80aa9eb53c725050e6e">  876</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4c490d4d315696d08ddb17129673f09">  877</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_SHIFT                     26</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29803aa48ee5f63ae66a7d8caae448cb">  878</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0662391ff7ae560bf6366f017d3b9ff5">  879</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_SHIFT                     28</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3059ddbcdb481c14c1c4475f0c7a2187">  880</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga196be9f32f99dc87fb5f465c9a0a8491">  881</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_SHIFT                     29</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6cf11d6708087f30efedcabc091b67f">  882</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe11d5bdab683e0927748a0a96a63197">  883</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_SHIFT                     30</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">/* PACRG Bit Fields */</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c1a6af89beb1617d51248384fb1b6a">  885</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0f772b20c70177238887afcead29852b">  886</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_SHIFT                     0</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73a957313268ed8b9d3cc631be94bf3e">  887</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga636f5902da8b5ed2438cfad42cec3a9d">  888</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_SHIFT                     1</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c81242b85b708f8f5c235b1b2be70e9">  889</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7c8e3f63cbb70686a1ab226b507ee7fd">  890</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_SHIFT                     2</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa519d90a291713d2ced7913cc7c3ebf">  891</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c3fdd3972afdc66817ac9121126cb3e">  892</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_SHIFT                     4</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga896b49d6f57d552e1ce1d9a953a3217d">  893</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f9f51b0af33746305ffdb22923f041a">  894</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_SHIFT                     5</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7691889696be1873cd39a312e86bd8f">  895</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f8d2fe89205b6e43a114af5abf0382">  896</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_SHIFT                     6</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45c8d04854459b56723eb00ec05dbf01">  897</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a038beba2d9f011407e461085f9d797">  898</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_SHIFT                     8</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37b0fbca617ddbedf54084f9ab95505">  899</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gace90ead565b1a4b9e54ebdb1513b4ab4">  900</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_SHIFT                     9</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33b849a4a8be9606de8b736ae32ac1e8">  901</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58e9da304f4ab63065e1ed0d16fb17d0">  902</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_SHIFT                     10</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4d6a0283f7399164ed3aa116034235f">  903</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1353e6338e6325a9d20b784b08116f37">  904</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_SHIFT                     12</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d332198dc4d0bc5c00a0991cc0ad930">  905</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac00ec16b624883c72bd6e8846528293b">  906</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_SHIFT                     13</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e3634745c8be430670ed0d77e8b1cd0">  907</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3d3f844b4b8942a3583e09360fd4aef">  908</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_SHIFT                     14</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacab984c87246b2dc9ca6b4bb85acc24c">  909</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8783d6aedfc18cd875346184ab1c680a">  910</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_SHIFT                     16</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3d0ccf4ac6710923ab6863b157db064">  911</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga512231b18e005e314b909698d27a6fdb">  912</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_SHIFT                     17</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40dba10c660daa7b76a65fadea191536">  913</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga07d1409612cedfce72fe208ea5620577">  914</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_SHIFT                     18</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga13c9ec7cf11fb793b6db181633887de5">  915</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c4d9abf6bcc1b640ac7b4776bd4084a">  916</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_SHIFT                     20</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga987a7de6bc9f4e3da4225d628ba97b49">  917</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41b3a2977ec0b20fd1216cfe73198a13">  918</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_SHIFT                     21</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a1ef38d40b35bb74bbbdcf2dc307d2f">  919</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac96633d0a08176c1e41ade0991ffc926">  920</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_SHIFT                     22</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3439f0738de26e4c7ccb572799cba0d6">  921</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37dd16ba6fb13c582a25c30075b9db7">  922</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_SHIFT                     24</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada02be7d1abce772ece312977971f0b4">  923</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f3767d4fcaafb07c9200d81a6a24bd3">  924</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_SHIFT                     25</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5e243cd7212a8b1214be24d78005b09">  925</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga079300e6e5872ceb463b2b51a5272076">  926</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_SHIFT                     26</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae025e267c4a27be7a58990361788f39b">  927</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1aa2552c72fd7b2bd6f6909e23e58fd7">  928</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_SHIFT                     28</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec93d2d689588913e595fb43f40f093a">  929</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0003fbf3eef9b2c8e4f741ef0f3275de">  930</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_SHIFT                     29</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacaac7fd168acd47222b0c9e9a3986323">  931</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22fdf34af3638622ac5f4f1079f76e0b">  932</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_SHIFT                     30</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/* PACRH Bit Fields */</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6e73c7e30191e0fad1f05b098beea8d">  934</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9324cebe55b33bee69d86a86cd9d4767">  935</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_SHIFT                     0</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85499f7844098271ae35ce9c75e0e216">  936</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf030ab1c75b1ebc95bfe6fca9212a176">  937</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_SHIFT                     1</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6335ff0eb2328451109ca1069f7aab74">  938</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5054a16e4521f511422a4206ae884c11">  939</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_SHIFT                     2</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54d6df4736585e900d11f5658959b952">  940</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadefdeea4733da55aa75adf0be58360f">  941</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_SHIFT                     4</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2942fe18c979f84ed4eb9fcfb8d85661">  942</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0ca41e0f8484c59173e01c53a7dd877">  943</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_SHIFT                     5</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae170f658352ea79922e4b12bb25b33c7">  944</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50c51aa32248b384a88081530783dc49">  945</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_SHIFT                     6</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2286eba21cf89662817c8b0b0ba89319">  946</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga10ec2e80e29b0165d7824e3aaec2b24a">  947</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_SHIFT                     8</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a6ac6105c5a955b9dcfd40285610199">  948</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47cf8e8f5d6d7973e80aa66e39adc116">  949</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_SHIFT                     9</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34882e34e1cb95c7b260c59ea38422a7">  950</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga651606745025ef5e573cbbcfbce9576c">  951</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_SHIFT                     10</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1e882bf15e7baf017baff758946bd2">  952</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga317a4a100ae899852366b9f78a15e774">  953</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_SHIFT                     12</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae854e996a920dce332f58f24b7a29e2d">  954</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf4718dbb04d5440e468639a79a3184c">  955</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_SHIFT                     13</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8c4aada08fc5b369fea1802e83bf21">  956</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ec7e7e15a062937dcab06cc081cf730">  957</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_SHIFT                     14</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2b37584a38aa557198746b47081d5cd">  958</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59a98495ca457c3bc32905e5726cc2ca">  959</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_SHIFT                     16</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd40bbaf39d62fde46c7115c5cf6f052">  960</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82d47d244461257d65eee9eac87806a">  961</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_SHIFT                     17</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1010fcc65db60bb29654390130e8a67">  962</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b9c4b160ca3b0d2dac62596f069b86c">  963</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_SHIFT                     18</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5db2a0cc647700e09917f238f362f557">  964</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga192e269418928d5af81015c80880ea8a">  965</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_SHIFT                     20</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93d1ce3ca810abb1372e26a0a773f111">  966</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e39769cd6d49e3fbd0363bcdabfcf8a">  967</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_SHIFT                     21</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ca1bcae348acd71536e31efc8373a5c">  968</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4e8423c6cbf58ccab66d70b7202025b">  969</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_SHIFT                     22</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e2f01951998b670ee0b9e8fd3a1826f">  970</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga352e2bf0f4332e0ac72ec0281c12e105">  971</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_SHIFT                     24</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad57bca9c6a0696ff5ff69fb0095e1d40">  972</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b431a34d1df62b2702605212d674116">  973</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_SHIFT                     25</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8589686bfd42b91c287dade9448bccea">  974</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2ed240b86e914d9651d23c7a82ba6dc">  975</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_SHIFT                     26</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19347470438077f9a7bb86277fb35b25">  976</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dca4b86d51d4bb3a756d466936c57b3">  977</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_SHIFT                     28</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga553a81f66ab6f4a89c8ed5edb75d6caf">  978</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e196f27c387540cefb7f247c65bd6b4">  979</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_SHIFT                     29</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6ed580d07b507f6bf5dcdb0e9bcfd5a">  980</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e524f1e86a8c6fdad36f680445a8edc">  981</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_SHIFT                     30</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/* PACRI Bit Fields */</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac933f53ace72a51dfca2af1b99912984">  983</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b52089ffd5e72547a8df691771d7dd">  984</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_SHIFT                     0</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b95f33134cae02f776172edf177e99f">  985</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2efcbc08c7ecd10f34a8af4050ae4cac">  986</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_SHIFT                     1</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f2c2cabd47eb0ee5ffb1a7575a7e92d">  987</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22b22c5f4da74fd5ca7258dcd62409dd">  988</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_SHIFT                     2</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3203c13406718a63178798f80a52035">  989</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5cbfc0199dff090b632db05ea342e23">  990</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_SHIFT                     4</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfc009b4d0b4c63db7de961196b4b373">  991</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaffbff3456213ef2eaedda0dea3fbf876">  992</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_SHIFT                     5</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ed4669c9445ad7e0d44ab9963436c4">  993</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa646d700fd9b1e27e2c2d9a8942425f7">  994</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_SHIFT                     6</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga809caf00e0a05210fc3eec9a758457b0">  995</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf6d56798bf51228bc0f4d90272d7f98">  996</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_SHIFT                     8</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga371752f022b5d9c19d681d694a1d99e8">  997</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6b3836c5cd269598784b476e039435c6">  998</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_SHIFT                     9</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69e5cb9af3da29b0e820f7d48a6710d3">  999</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6198c3914083139082b70eafbacd3c03"> 1000</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_SHIFT                     10</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe148297102ec77ddfd783bce8a5b2d"> 1001</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55678fdedb3c94e36eddf27cb3f3a53a"> 1002</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_SHIFT                     12</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab22e3781ec27b7512bd7ec83e0452a2e"> 1003</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3dd43fd57edfb9e2015dcf90017143e0"> 1004</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_SHIFT                     13</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga66acc79edabe7a8cca2648f210874c4e"> 1005</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad812f46654657151a41a237fe6687b6f"> 1006</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_SHIFT                     14</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab37aeb69479ad2877f40f8dc4531064"> 1007</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga685a752feace16ae1f8f357e7c81d5db"> 1008</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_SHIFT                     16</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga353aeec3d204ec3ea3ca7da5186cdb48"> 1009</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62f3de52bfdbc1d9fd75a09f842c5be7"> 1010</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_SHIFT                     17</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45db64abf7c8d5f5a733b9662f157e66"> 1011</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec58711111a239028b159d1beccba3b8"> 1012</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_SHIFT                     18</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac91a6f9b0c76b236fb8276be6c535328"> 1013</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c8d2595b82ad179d303f8f327e2dce3"> 1014</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_SHIFT                     20</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3494221d5caaa4d96d0299479a4e9218"> 1015</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada1df2564483d22123ad32fc115a843d"> 1016</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_SHIFT                     21</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ef237602a2693d74728c4424a9de5cb"> 1017</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34d206e4644b39811d4cdebae9aeaad1"> 1018</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_SHIFT                     22</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab3d1df499e2d19b5205f506473b75598"> 1019</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c7ce4fcebcb8463b5e545c38816163c"> 1020</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_SHIFT                     24</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2066be7a51afdec01b811bed88f0bdbe"> 1021</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac135a5f861bdf3228c81b7f16a800e47"> 1022</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_SHIFT                     25</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ca164d2f33178f4aed31fd5d62296af"> 1023</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga246f4e35b609e9445b386265483c6dea"> 1024</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_SHIFT                     26</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7fc50bf35e262b9543a490b6d91370a"> 1025</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33dce6026ec6a9fef299d71c0d8c16bd"> 1026</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_SHIFT                     28</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38b6146379ddb37dc4dd7d6e138ee5c9"> 1027</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga626539c0aef04a3456f7c32a4157c953"> 1028</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_SHIFT                     29</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d3b3e823a7870628490a44e80329353"> 1029</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa410004f31a6e724baf4d8cd425137ef"> 1030</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_SHIFT                     30</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/* PACRJ Bit Fields */</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f6555984f62501575fd2f9d58ed8a39"> 1032</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e66f58ebd5e384e2fea98ad200c3c4b"> 1033</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_SHIFT                     0</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dcd14db8aa95d16eabb32f70232a6c8"> 1034</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fadc0732bd0fcb36a2192481b2b8fe5"> 1035</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_SHIFT                     1</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30656d5b64b623e7e5f62079ed3e283a"> 1036</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf02780f9071222c73fe65b109f38b156"> 1037</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_SHIFT                     2</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga406cbdba3cbaf16b409a172b3660233f"> 1038</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9733cb9ec2bb94d652ad67e09fa173ce"> 1039</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_SHIFT                     4</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbab727c1e4f31029988bbf20823ba7e"> 1040</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa230d539f0b185c2071ce3cc14dce99b"> 1041</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_SHIFT                     5</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa651a071c3ce6502d5897c876412512"> 1042</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6301b69c16cdd8df3ea37501a61fb71d"> 1043</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_SHIFT                     6</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0caa8ee892aa4f52bd52a68a97a74e"> 1044</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37155b723b173bfd7ae1aff5b538170a"> 1045</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_SHIFT                     8</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1101fa1c6ffbc53d214d83b146ddd2"> 1046</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2938ac4e2d74e78a50b8732868ad3bde"> 1047</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_SHIFT                     9</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e38350a75b0e58b874eeb1a0bf44d0a"> 1048</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44c6c526316e266930155ee6164c4eb5"> 1049</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_SHIFT                     10</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeed6c539660d696ea02ac6db14cd9d67"> 1050</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf64a6658b31b74eab561db91f64f5c6f"> 1051</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_SHIFT                     12</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1710683ad5f43eefafbd264662b9814"> 1052</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga260ae9d09223c8a1bf0ed7dab8c5071e"> 1053</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_SHIFT                     13</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebe43e90c68faf616d65023c8ffb9721"> 1054</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586ecb75e03446ebdc7f6cc12ad38c50"> 1055</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_SHIFT                     14</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a77a465f155f65c9a65d9891d0da9cb"> 1056</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43d6714608a5463d467b963106dc42fa"> 1057</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_SHIFT                     16</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad912c877b726eb6aac147e20441768"> 1058</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5d01474f79b78fab907fe87f8112fab"> 1059</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_SHIFT                     17</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0936526072b7c1cdcafcdd49530d4b8b"> 1060</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5482c8ad612901797144336d84cfe79d"> 1061</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_SHIFT                     18</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac450543f7cf9c70fa510fe14a4d9281f"> 1062</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa333e64f1f89dd2a04eda478410f1e2f"> 1063</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_SHIFT                     20</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8d56e51bb37bf9a355e9df5cb4f45b8"> 1064</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga292cf7ba35be9b4bba8f37fffe22b9ab"> 1065</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_SHIFT                     21</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fc32443b5c444d0906620ee9f416e63"> 1066</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadeec53186f683101a52f41a619299ef0"> 1067</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_SHIFT                     22</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga193a682c0aca79f08cd27f56bccd2e13"> 1068</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga888db72e1839a2009974c88da81cc340"> 1069</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_SHIFT                     24</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f954299ed96c89625f8767365dcdbdd"> 1070</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade30656b93fd7acb64b5168ccf471a2c"> 1071</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_SHIFT                     25</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf81780b0d6a382fd4c3451f2dd1c8671"> 1072</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga528b1a6930491ad806bde225f2076dae"> 1073</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_SHIFT                     26</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac789e0900f2bb960cddd5a2868558174"> 1074</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4001b95beeda1f751216082bf3bbd981"> 1075</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_SHIFT                     28</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17da301df0d9857525b7cf277100c03e"> 1076</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8afcdeaeb9b8e821b6b4eb89caa02af4"> 1077</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_SHIFT                     29</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga664f29205468e6749a47af7bd545d08f"> 1078</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57c9252b7528b84030d20ba75ecc2ef6"> 1079</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_SHIFT                     30</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* PACRK Bit Fields */</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15885b46fbd0c0efcc75fb7860aa135c"> 1081</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00fb08763e8a85d9446f9bc4a49999d7"> 1082</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_SHIFT                     0</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5059b2dfaaa78821e989bbc596dc0dc9"> 1083</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e4f5cb837b3a58b987085450642a232"> 1084</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_SHIFT                     1</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe12052e7a0ae0a6b28f3ccacbd139da"> 1085</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f1e1317f816d333cf287b3d33a28257"> 1086</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_SHIFT                     2</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa96913803b9ce07ae923bfa0a88058ac"> 1087</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2f7e26cc7c71c6378ddde7413a66295"> 1088</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_SHIFT                     4</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f359d3fde08ccbd7c7cfd52697ee189"> 1089</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga163582703b3485d3a776453700dd3bb2"> 1090</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_SHIFT                     5</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac949f27e0cf312252bc9434a97b6595f"> 1091</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga601db7aaa36eebe7d4e5708934ee9f48"> 1092</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_SHIFT                     6</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab28047b3fe96c8a7538b21e6c5e08c56"> 1093</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga344be452776d14f7584d829f6b1f408e"> 1094</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_SHIFT                     8</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc581b440557d279021ed8d65ba94de3"> 1095</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c9af152f3a7c022ee6c2ff7e673a7f4"> 1096</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_SHIFT                     9</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69976d69929484fbbf8873caa6060619"> 1097</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga442ab73a0c17db7c1836c472030cc8d6"> 1098</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_SHIFT                     10</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48db17210fe55fa1ce21f0836e940012"> 1099</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d1232d21ec1ebc71208f60bbda96ed3"> 1100</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_SHIFT                     12</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d3b56d98f22e510027fb7ec580c80a2"> 1101</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ac65b2020ab8bdd7c7970e4e6e3b125"> 1102</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_SHIFT                     13</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae131e6c205f1bc59a9e568c70096490e"> 1103</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaced5f63ead2da91f5eda9d6fbe8b4be0"> 1104</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_SHIFT                     14</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1090b69cce8b48aab014c5c993b1892"> 1105</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1489da48829c3575c8889ab188bf9d68"> 1106</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_SHIFT                     16</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547d8a24cbb45a1528642e647a669edb"> 1107</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b38da2cc15c02970f7004f77602d903"> 1108</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_SHIFT                     17</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c0b21d42bdf53643432cfc9e6185b61"> 1109</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ce4100fe4013f16c00777d2034d9b93"> 1110</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_SHIFT                     18</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4133f2128f9c9def47322e8f70707d2"> 1111</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga689872c13b85beaa787d9988c754e4a0"> 1112</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_SHIFT                     20</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d9748a860696928dec608b3ad5b8fc1"> 1113</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91382e195d86100bc0edd1f79f3d4685"> 1114</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_SHIFT                     21</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8d3b5e60dc3c7d2d6131718ed5a63c8"> 1115</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ea3923a30c7eb82e8983ad44ca18fb2"> 1116</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_SHIFT                     22</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7168a15a7f6a530a110837dcd79135ee"> 1117</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga679e6b6ddf543077e521b4aee8f758d6"> 1118</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_SHIFT                     24</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga27f20a594ccdd60e94a0dcf573937cbc"> 1119</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d57363e72571d3694fe8dfeef5685fc"> 1120</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_SHIFT                     25</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2a112318ff0026b5978abde4c76e284"> 1121</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga700f8a7b64f0c4943958fc5230e0aa5d"> 1122</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_SHIFT                     26</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c115f9c89041a2fdca48962be0ca305"> 1123</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf611117bf345f20ab9439c99a65bcafa"> 1124</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_SHIFT                     28</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bfd4d9c76c24186ed8132d1519e4a67"> 1125</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e1697040b37aa4bb80f29a12b3d4c8e"> 1126</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_SHIFT                     29</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25e1f66e3bdfb5f67acc221d1e9d8ebb"> 1127</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae656b1ce173fb026b6a4318795612c2c"> 1128</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_SHIFT                     30</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/* PACRL Bit Fields */</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad8600c1f3d8c788e50c3156d1000917"> 1130</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga800d08dab0f51ed296a0b0735e2e4d66"> 1131</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_SHIFT                     0</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe1bc072057ede25a7903dace778da5a"> 1132</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadcbaf86fc011273154bf17772911bea"> 1133</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_SHIFT                     1</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2149c97089452989dad4f2c95d761910"> 1134</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga721bab7d999f3374ada830d34a39721f"> 1135</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_SHIFT                     2</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2f00aef771e91e1a0a6121b495d6c14"> 1136</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga072a8faf22ce3360e21c0e2fef4f7889"> 1137</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_SHIFT                     4</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c24d04d5f0adf4b03c105a1eee56971"> 1138</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f39475699307f1d6428a8452dc7e94"> 1139</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_SHIFT                     5</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3954c32883e5295a469c2c70f30e6d3"> 1140</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3af2f0e0e6e990bbaea09c041f4ae847"> 1141</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_SHIFT                     6</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae448b93ba59e346f96290eb98581ed98"> 1142</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8e45641d4435dc3e9949290a7ce046a"> 1143</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_SHIFT                     8</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ca89db9098ef3ed1667a88f74b3e4b"> 1144</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6028e14c39606db3214b388acd3be1d"> 1145</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_SHIFT                     9</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3a0316e50669c13df32c3ac737a363c"> 1146</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa399f9eb630f501e1e00d83399dae15f"> 1147</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_SHIFT                     10</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82f6cb74db5134426b93f89dfe7774db"> 1148</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b4bf67ee6ee0963a1caec1449c8ce76"> 1149</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_SHIFT                     12</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40707fcd6d00af4eca807dcf094439b8"> 1150</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6514302b06ddcd651142b471a51dd7"> 1151</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_SHIFT                     13</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa024c8bc682b7e51336073384f3e80fc"> 1152</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga90480ac8e71a7922d880b2a1c6400122"> 1153</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_SHIFT                     14</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6f95ec5e9bcbc080d295db7f241d5d8"> 1154</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefff04f7378e61fcc9a246cb58ca1f74"> 1155</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_SHIFT                     16</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee4384a98338ce605e56da5901bcfedc"> 1156</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ec2e1684d29716b333031ebdeb86ae2"> 1157</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_SHIFT                     17</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb829ec4870ac8a99ab6e3f683b6f56f"> 1158</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc1674c43d6856eb907733c29e99afac"> 1159</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_SHIFT                     18</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d4d737074b8d13902a1ab378abcf333"> 1160</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e7564f6e9b319f465b33bb9ae7a7039"> 1161</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_SHIFT                     20</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab01249dcc888add36ffb568f86b6e749"> 1162</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga622a1ec673e76d5e59a9011abfd02b9d"> 1163</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_SHIFT                     21</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8610002128f107ec5adcab92fc9f31f"> 1164</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe98bf55d378e6b71692ea6b6b890865"> 1165</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_SHIFT                     22</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga803c07007800a44bc6af77934bb17be7"> 1166</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafff2f69445a04798fc4c11e9e5e4f160"> 1167</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_SHIFT                     24</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga906d8fa56769e12d438090dca4ebcb69"> 1168</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ade8625dbe5121d5e871b91c394abd"> 1169</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_SHIFT                     25</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec0ae8a4db0b0a8f69e5c6b85b85fcb5"> 1170</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2da94a2960a1befd9a63381d016eb0fa"> 1171</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_SHIFT                     26</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefd0ffd9d4a2ba5b9700ff85ba7e6c9b"> 1172</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4ee7c9015ca3ce0a1af0e5e6eb68cf6"> 1173</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_SHIFT                     28</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d38d55a84ecc02f53d03af165de462d"> 1174</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad463bdb994530b66aa510e16b99666b5"> 1175</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_SHIFT                     29</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57d8e6c512f706b15c738de291de079b"> 1176</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1fb5b6e8699d14ecbb8698c7e9c98c5b"> 1177</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_SHIFT                     30</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/* PACRM Bit Fields */</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1b4268a6ecb331c6b993fa656528a47"> 1179</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf1538667d3a7ecbb44037b94f52ded1"> 1180</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_SHIFT                     0</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad034a32c127eaf97de2057ea979568"> 1181</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4675f7275ab835675c72b5f0a0d8ab2"> 1182</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_SHIFT                     1</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6a7b0a9525f9dd09e5d64bad2ba190"> 1183</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7293cbe73c765a6a916311c21eb0c74d"> 1184</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_SHIFT                     2</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga831695419958ac5a45fb91b42987a82f"> 1185</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga757b6de31806fba494ee1172e8bcebc3"> 1186</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_SHIFT                     4</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0de7eee169f904f2524d406703f2802"> 1187</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6403d58a0ed4aa0881ce22c46e860607"> 1188</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_SHIFT                     5</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaff1c0d87da3e5e3411d9627ddb4e4d25"> 1189</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8853bd06509dfcfe9871edbcd5d893ae"> 1190</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_SHIFT                     6</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58c0b8530dc23889508df4f74eeb79d9"> 1191</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb65c15234320306afb9d8fd3b9b7df1"> 1192</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_SHIFT                     8</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77e25d3dc53ceb710cdd7313d51d858"> 1193</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac831b6006b038a824dec0cd071d8227c"> 1194</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_SHIFT                     9</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga08ac369cc837b8eb1b8f2803059d4e7f"> 1195</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dfd2726a83114fdeb86c84628135ed3"> 1196</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_SHIFT                     10</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga525af3e202e2033f1f7561277989b760"> 1197</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b654374c7c4e22ef97005746f343009"> 1198</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_SHIFT                     12</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd70ba34033f811730f1ccb84daf0201"> 1199</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a3e77be99e75550503f7c5b71f3f338"> 1200</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_SHIFT                     13</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14d029515875232b727e36844ecc8249"> 1201</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fc76b0cb29d106a835ef7905978be39"> 1202</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_SHIFT                     14</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d28a3c9779892919330279a33555751"> 1203</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfa8070a81960bcd605ec46272af76dd"> 1204</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_SHIFT                     16</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae951389caa46549b62841e9432e83f03"> 1205</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga146dd3037916720c4f86c5ea5668379d"> 1206</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_SHIFT                     17</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac60a0419b4cba60bb36772a82aad04de"> 1207</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d793a831a5ea278d46d9cb639eae572"> 1208</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_SHIFT                     18</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad15af493ee1cb5349eb13c39a0f8aaf4"> 1209</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e6b0078d445ab5ccef3399bb7d2080"> 1210</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_SHIFT                     20</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7134b017c58391217c18adcf22193b7"> 1211</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae090abb4397607dfbc9aed6a3f76196b"> 1212</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_SHIFT                     21</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd46aded4717f92367f67dcb6a2d9997"> 1213</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc851a97b4b79dcaea4dd6bb31eb4241"> 1214</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_SHIFT                     22</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga569fcf266897909dfb3772a44caed513"> 1215</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd96ab7fddfae6d60efd93e20fc5512c"> 1216</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_SHIFT                     24</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f25421d89e73f7449650d855a71f812"> 1217</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5745b23dd48b7ff19410ee5a1e7d6b7"> 1218</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_SHIFT                     25</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31b6d5109d958dbc8d34e46e5ab49db2"> 1219</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d72f95920b7643efb797ce7c78bd110"> 1220</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_SHIFT                     26</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7d99491b3e824cf86d22211d28ec36a"> 1221</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab4c4798ee2231b2e398cf39674305b6"> 1222</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_SHIFT                     28</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga84cec7a6c9667f54a37bba5beb64e032"> 1223</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92388c5bbb649738993d066ce8755f2b"> 1224</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_SHIFT                     29</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeeebe0a8259e971ab63d9ce8a1576bd2"> 1225</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga46922ecc0b641603107573cba7a84dc1"> 1226</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_SHIFT                     30</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* PACRN Bit Fields */</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec5f089f628c32d399bbe6ed2e3dfcc9"> 1228</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga04cafa9eff42e145fece56b997ae83ee"> 1229</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_SHIFT                     0</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1000a4bd55fe0e5f30e82344f18c24c5"> 1230</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga862ae8fd2cdce6bb58dbf89582326cbc"> 1231</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_SHIFT                     1</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02b86628ee62e44f1c4bae10dbeeb500"> 1232</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5f23eed2592489a9bd76ec02a605543c"> 1233</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_SHIFT                     2</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39db1c7c1a844ffb28fd18c7998151dc"> 1234</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4e7c7417b38f6de076b3c76bad53d7f0"> 1235</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_SHIFT                     4</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga60ce08776f9b4b2c1f2b97c279351d6b"> 1236</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3df369e663b60077a88591cdb98c780b"> 1237</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_SHIFT                     5</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga611c21250d3290b69492bd5ba1a40c7b"> 1238</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a5a16d7fa003c043c7f1c41ba468bf4"> 1239</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_SHIFT                     6</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5db6c4a33eff5513411fc0963849edf"> 1240</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e7c03677eeff2daa9926ac1f0b6bfda"> 1241</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_SHIFT                     8</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcdd591eca41f2e63a6e50bf73291083"> 1242</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fabc3d9ea2f6588f94d846c8677b6e1"> 1243</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_SHIFT                     9</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62e75ecd188c07b80c9f807982473e2d"> 1244</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dbc47af9d1289544e2a1ac0155ba0f9"> 1245</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_SHIFT                     10</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30d8eb4cebed93c5cbd56602e105b295"> 1246</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7338e6e34350f2343815aadd2faf2cd7"> 1247</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_SHIFT                     12</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae55014188b7dc2d8ef139ebb56b99355"> 1248</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7345147db87018f9e9d78b4cd809ad23"> 1249</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_SHIFT                     13</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ffd04c2bf3e71c90eafa15c3c3bc0d0"> 1250</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4a8b0c3528615eb84ca621032b40772"> 1251</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_SHIFT                     14</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58cfff9e5dcd1703087acc7851c4972c"> 1252</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga423982e142cabf99266c1e2412c6d559"> 1253</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_SHIFT                     16</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77fad4a80d659ad3aa753fe2c7ff7be"> 1254</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad54c0f7e77c172141f608dab604bed96"> 1255</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_SHIFT                     17</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a05b95b3d764b856f9731c5c1fb5b4c"> 1256</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3aa6dd43b0bf34f36ad895cf07ebd3b2"> 1257</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_SHIFT                     18</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga42c229b1d1a656e908140ce42f69dea0"> 1258</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55264ac15000e7a65c1b3ece9ce50c2a"> 1259</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_SHIFT                     20</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808a3a41e8c2169a806b5b8376dcfe72"> 1260</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8a5a52975a1ef41510845556222bc10d"> 1261</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_SHIFT                     21</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d358a7ce59552bbd61d80ea13e0af33"> 1262</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40c250cc4e6aea6ff7114e697930dbcb"> 1263</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_SHIFT                     22</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga635455c5582700c509c92e57da0d2951"> 1264</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga180bcf6b74808060fb32888e0c55df14"> 1265</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_SHIFT                     24</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb6bc84650cdad0c9becba836de9cf45"> 1266</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac732c81bbc1619d8d0da6895ab7866f4"> 1267</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_SHIFT                     25</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9c06e20322a0251ebd7bbf695918655"> 1268</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85a1c85ee827d9dda3387b3c49c494a8"> 1269</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_SHIFT                     26</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa65d16a8ef57d9863108502ee7ec35e"> 1270</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca5165b8816e465b136db3c0cec9c8dd"> 1271</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_SHIFT                     28</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3c361cda4815ea73ef80bfe50d0f30a"> 1272</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38fa165b25262b49b3be41ab2d5fc5d5"> 1273</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_SHIFT                     29</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga76f688ae6b2df7fdaaa93fc06eed26b6"> 1274</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2360431fcaf89041736329326fdc97a"> 1275</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_SHIFT                     30</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* PACRO Bit Fields */</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ed27808ffde1c176ac8af849f0e77c2"> 1277</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb00e6dfdae9ad5ff353e7c124b4368f"> 1278</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_SHIFT                     0</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad48f775abbe6de940785427239a3af79"> 1279</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1562f6be1339b36db265b158b849511"> 1280</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_SHIFT                     1</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacda873f6c87c192f4ed85a919856649d"> 1281</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3593cdd8cb81926913e6af6f816c401"> 1282</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_SHIFT                     2</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a1bdb1b8c9110cde5b987dc1cdc1380"> 1283</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5cf166614d988c7101ccc27e9fe50746"> 1284</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_SHIFT                     4</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga80cf9bbd9536b212c1831edd730fea5e"> 1285</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91a69e07f7a2a28035365e0961656fb8"> 1286</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_SHIFT                     5</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c1726b597450aeeea537323351f8878"> 1287</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab16b610d85d52bc44b5e2d9bde7dd28b"> 1288</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_SHIFT                     6</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b5d425f3cde743399cb80de98329d2e"> 1289</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9a64afa78dd9a291ca4bc472c1bf694"> 1290</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_SHIFT                     8</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95752e7b11350c5a4586c9d3e57d900f"> 1291</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6dba5afed3c539f8ad60a9331e70f5c0"> 1292</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_SHIFT                     9</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ee1ccc7f3d578740f1c6dd77b1d69f6"> 1293</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50daadd4766d154f7b7dedbd7dd3e825"> 1294</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_SHIFT                     10</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0a9c2e455440f621b177240817ad82"> 1295</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga567678fffb209ca17cea5e5ec517e5a8"> 1296</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_SHIFT                     12</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga021b41a7b5cfdb145c033a83a87fad8b"> 1297</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e3cb78aad9c9882c190224670284e04"> 1298</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_SHIFT                     13</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf193f34c00b613e0b769c0a8d8e0245a"> 1299</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae2ef9022fbf95acb3e50dee286546b3e"> 1300</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_SHIFT                     14</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga993a8f51e70e4108a24bf96336050136"> 1301</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga355a74c44c769797ffc72a0ff1d55a75"> 1302</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_SHIFT                     16</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeb33df674806cf9074684fc234adba3a"> 1303</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9139cc9fc7c0c5d65c246c78857bed"> 1304</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_SHIFT                     17</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad13bb308b2282ee4490af56fb40a076a"> 1305</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa8a0c0600098f63e8e87911043de6ff"> 1306</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_SHIFT                     18</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d960342689efa66853c4197932feef2"> 1307</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97553189904ef25430ecdc72a8c2f5d3"> 1308</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_SHIFT                     20</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4dfb64bd463f84591d6040388c7caf87"> 1309</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1773aa6de3588e8e57376ab3e2d4545d"> 1310</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_SHIFT                     21</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808d6652239c69efc277cac5a0c8475f"> 1311</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b67fb0767452471cc1ad1afc9d5e142"> 1312</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_SHIFT                     22</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26b62ac3d6a4b73a5ab591d34080d80e"> 1313</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaf4aa774127fcacd3a95c5923d44742"> 1314</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_SHIFT                     24</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga228678b7f73628883ad2b57f3127fe3c"> 1315</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e390e7dbe191ee0be76d3a3363053a3"> 1316</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_SHIFT                     25</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9329c0cf43e281b1360d8e33fe2a3bbc"> 1317</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99565adc81e770760009c005553da53f"> 1318</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_SHIFT                     26</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4f6de33166491a5b7c295151de0113e2"> 1319</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd58dae5c16f3b62ee7266eea13421ab"> 1320</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_SHIFT                     28</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebfaa790eb3e309083d6accd3db7130f"> 1321</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga899da6b4930497e4f7c236c66ba5675e"> 1322</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_SHIFT                     29</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae111c6dd6b157819d492adaad93d3808"> 1323</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga79d6c2d1da36742105657a59faba869d"> 1324</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_SHIFT                     30</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">/* PACRP Bit Fields */</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de7c83f4b93cd32b27b9b6a6ce21b9e"> 1326</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c553dab75f6ee70910eb46864ce7ac8"> 1327</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_SHIFT                     0</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59ca0ed1637115a15dfa3974b9872dd6"> 1328</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbd49dc86ea00669bb8ba1744e579c03"> 1329</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_SHIFT                     1</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81da12637e719c21a73493ac4a44bdea"> 1330</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ffa5c9fa40b0c9b3267f0ef13acc087"> 1331</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_SHIFT                     2</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b1ea4ed794941ae97f7f2be0ea65427"> 1332</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a8a401a03185a528c081b17e67d1e5a"> 1333</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_SHIFT                     4</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa181833677269257bf0fc70b7270a2f"> 1334</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4eb7f8811bf2e3ad6fb5b3552458516c"> 1335</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_SHIFT                     5</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga394bf105aacadd02a6777b02f67e0286"> 1336</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b5fe1afed2bb2bd50b290e3e72123b2"> 1337</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_SHIFT                     6</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaafd0539ff74a25155aee7baf8f4761d"> 1338</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga428c59293f17353646fea430ea142017"> 1339</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_SHIFT                     8</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41f5bcc705aea7600c19b1a5f3da2ee3"> 1340</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae089938f16a1b014f0dd172535e0d418"> 1341</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_SHIFT                     9</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga417937751571d5f3426a8f02a6406aef"> 1342</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6535fa3d254253a1bb0dac72796e1f7"> 1343</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_SHIFT                     10</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga78daf2bc4ad19eadf58de719a466b87d"> 1344</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00cdcab12af98d3c42d071df71e20b7e"> 1345</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_SHIFT                     12</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ea7a82baa59217dee1c7425c4c9f09c"> 1346</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b846f0a6dcd6dc96045580bb578f6d"> 1347</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_SHIFT                     13</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa53802c0000d93bfccabff80ebdc4379"> 1348</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2854b8f1a3b7159f5fbe78acf4d338e0"> 1349</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_SHIFT                     14</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1c40684637fb36538388c7d9ae4192b"> 1350</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga938aa37f918dbb9c61211fbf67c91d70"> 1351</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_SHIFT                     16</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9e67468670f95fca4da3cc6f9c69f43"> 1352</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9c72ab23c522648ec97928417aa2dc6b"> 1353</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_SHIFT                     17</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05e5550f34b203ff5d430797fb401ef7"> 1354</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8509885d738e9c5c091ae0a8517558b6"> 1355</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_SHIFT                     18</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbf84d32f844ae913a51937ca5fa690d"> 1356</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3b6d0afb09bc7189cc8dedbdadb786e"> 1357</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_SHIFT                     20</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7f22f436d3d6587799302a87b7013d2"> 1358</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71a6e2fdd8459cd3104879db97c51b55"> 1359</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_SHIFT                     21</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad5030229911dedc5d1128a6e46ff0cb"> 1360</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34cbbd43766ea51cdbe60858d5e612d5"> 1361</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_SHIFT                     22</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fe235c806d77fa5d23c0fcac9049290"> 1362</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa40b9ae55dc39d99d8dba579a1093059"> 1363</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_SHIFT                     24</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28739fcab59849c84a714dc0b1ec4a01"> 1364</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26d8115081f73e0b31140ab74bcc3d83"> 1365</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_SHIFT                     25</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ee2c6cd93e9f7c8a6216bdd6ca4330"> 1366</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19261bb611a66112d7d17cf1e942fa5f"> 1367</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_SHIFT                     26</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58167e13d9a50947df0c63e79f87c9e0"> 1368</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab7fea023f2746f87bebf27a1312ffb93"> 1369</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_SHIFT                     28</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15c748d4323aac6208af46708fda04e2"> 1370</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c468139bdd369cd7d3a4c12f0fac6cd"> 1371</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_SHIFT                     29</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb3f22e5206c6f209190a7d8e9c2ce19"> 1372</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65473ffce7621c988b3092e426359c51"> 1373</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_SHIFT                     30</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga0162f7b0dfde801ad0aec6b77bf9d568"> 1382</a></span>&#160;<span class="preprocessor">#define AIPS0_BASE                               (0x40000000u)</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gadd0f01794c41f63593cc12e3e6005a95"> 1384</a></span>&#160;<span class="preprocessor">#define AIPS0                                    ((AIPS_Type *)AIPS0_BASE)</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gaffd389fb1382348a01812983d3f719eb"> 1386</a></span>&#160;<span class="preprocessor">#define AIPS1_BASE                               (0x40080000u)</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gaf3762b87e8cec88184bb576217fbcee8"> 1388</a></span>&#160;<span class="preprocessor">#define AIPS1                                    ((AIPS_Type *)AIPS1_BASE)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160; <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">   -- AXBS Peripheral Access Layer</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x100 */</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga8397acedb06c1832f583d8660807e826">PRS</a>;                               </div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;         uint8_t RESERVED_0[12];</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>;                               </div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;         uint8_t RESERVED_1[236];</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  } SLAVE[5];</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;       uint8_t RESERVED_0[768];</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR0;                            </div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;       uint8_t RESERVED_1[252];</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR1;                            </div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;       uint8_t RESERVED_2[252];</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR2;                            </div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;       uint8_t RESERVED_3[252];</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR3;                            </div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;       uint8_t RESERVED_4[252];</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR4;                            </div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;       uint8_t RESERVED_5[252];</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR5;                            </div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;} <a class="code" href="struct_a_x_b_s___type.html">AXBS_Type</a>;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">   -- AXBS Register Masks</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/* PRS Bit Fields */</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga9e794f0ace10f0e077a92ce9f5abbb41"> 1436</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_MASK                         0x7u</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga86a8f40f6a5d45cd4868dce4833a17d5"> 1437</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_SHIFT                        0</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga86a3b0cbbb03cc09f4b0b1e367219509"> 1438</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M0_SHIFT))&amp;AXBS_PRS_M0_MASK)</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga69131fbb37b2a3eef0e0f135e265e1c0"> 1439</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_MASK                         0x70u</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab293a628aa64a93c04ba49fd27326592"> 1440</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_SHIFT                        4</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gac31344f54ce2464ad6f8fef404561b80"> 1441</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M1_SHIFT))&amp;AXBS_PRS_M1_MASK)</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacd2feac8facc9d0b21f438eef172fd81"> 1442</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_MASK                         0x700u</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacf78955a5852e31c71c1542d873df6b3"> 1443</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_SHIFT                        8</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gadd7d2a1cebd1400511024fb5bbae6738"> 1444</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M2_SHIFT))&amp;AXBS_PRS_M2_MASK)</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab4b4274fe732ec08377a17c98fcb3c89"> 1445</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_MASK                         0x7000u</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf63a98f7cff8ba76061096736d5fa14e"> 1446</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_SHIFT                        12</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga4bfe54e316bfb646da18888894d3bf53"> 1447</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M3_SHIFT))&amp;AXBS_PRS_M3_MASK)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga489c3dd8930bf3ada2f36146c4e3bc61"> 1448</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_MASK                         0x70000u</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa5c41d2e8da4620d83b63f9ffb3878cd"> 1449</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_SHIFT                        16</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga637ca78f6d0fbd7625a0e14786664b44"> 1450</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M4_SHIFT))&amp;AXBS_PRS_M4_MASK)</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6fe3afeef7171b168ddfa8341c88b0dc"> 1451</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_MASK                         0x700000u</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gabbebbaa7c8027c5ce2bfc3796cbdaac1"> 1452</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_SHIFT                        20</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga870ade9ac3018fe211f9574ca81b987a"> 1453</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M5_SHIFT))&amp;AXBS_PRS_M5_MASK)</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">/* CRS Bit Fields */</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gadfcbad36cb3a462a0ddbb4fd7ec4dc6d"> 1455</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_MASK                       0x7u</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga3beb82412a3e9fbd7712210fcb073d73"> 1456</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_SHIFT                      0</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga50b3beac990e12ab15d0dbe05235bcee"> 1457</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PARK_SHIFT))&amp;AXBS_CRS_PARK_MASK)</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gae9582bf93b9b0b8fa349ebb7e61ca312"> 1458</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_MASK                       0x30u</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga010aca7f5f083633f9a2e1eb1e9e02e3"> 1459</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_SHIFT                      4</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf04c792a7641bdc9a55f66391e78809e"> 1460</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PCTL_SHIFT))&amp;AXBS_CRS_PCTL_MASK)</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga18bef8f761d00bf46b543a96adb7eae3"> 1461</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_MASK                        0x300u</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1b37d1aff0c53735798f6de4ead2cf16"> 1462</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_SHIFT                       8</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2b01a1d5a44e1d72b164f55cfacdf01b"> 1463</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_ARB_SHIFT))&amp;AXBS_CRS_ARB_MASK)</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab93f8320945abd915c31020d4d147d33"> 1464</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_MASK                        0x40000000u</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6cf361c996f63fd5cc169c352971bcd2"> 1465</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_SHIFT                       30</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gac511a1f4f6590cd86da388390b2993b5"> 1466</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_MASK                         0x80000000u</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga51572e77d4fe6c519be097a8e6324331"> 1467</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_SHIFT                        31</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">/* MGPCR0 Bit Fields */</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga161e38235a1d3154067e078e559202fd"> 1469</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2c00c30d63906c765a6df81778e2fb4f"> 1470</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_SHIFT                   0</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1a52b7004338c3caf87bc34f75bab14b"> 1471</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR0_AULB_SHIFT))&amp;AXBS_MGPCR0_AULB_MASK)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">/* MGPCR1 Bit Fields */</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaefd2ffd8d80f4eb9fd14f3c5a3a7b629"> 1473</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab45b6c2302bbf061fd1c43d436659bd7"> 1474</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_SHIFT                   0</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga80c64ff55917829c1d7c876966469c92"> 1475</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR1_AULB_SHIFT))&amp;AXBS_MGPCR1_AULB_MASK)</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">/* MGPCR2 Bit Fields */</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga454fa34b9ad3a689e961506a253e3775"> 1477</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e4aa4214fd104e88a02473e0bf30c7f"> 1478</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_SHIFT                   0</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga9047bce6c6e5493c18263bab8fc48b34"> 1479</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR2_AULB_SHIFT))&amp;AXBS_MGPCR2_AULB_MASK)</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/* MGPCR3 Bit Fields */</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga32728cb5c7a9e5bb1d40e3ae1842fa33"> 1481</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gad9320811473f8962f040b6f8bb2b2bf8"> 1482</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_SHIFT                   0</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa1a9d435c8f13c30b3d781dd19a71ec6"> 1483</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR3_AULB_SHIFT))&amp;AXBS_MGPCR3_AULB_MASK)</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/* MGPCR4 Bit Fields */</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e8cb920fbcfaaefe210dedc102129d1"> 1485</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf8f91ac5ba555a8dc2a1733463145139"> 1486</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_SHIFT                   0</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf5b88ce31357063d80980484b8236c71"> 1487</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR4_AULB_SHIFT))&amp;AXBS_MGPCR4_AULB_MASK)</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">/* MGPCR5 Bit Fields */</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaea6c5a570e0ec08d6419d8da4e6d82fd"> 1489</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab23b7b12e97e5a14e012697fc5b4ee49"> 1490</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_SHIFT                   0</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gad8be8f658899ebea335f64937532371f"> 1491</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR5_AULB_SHIFT))&amp;AXBS_MGPCR5_AULB_MASK)</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160; <span class="comment">/* end of group AXBS_Register_Masks */</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* AXBS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral___access___layer.html#ga99fb6b20345e6deac58c537b7c30680b"> 1500</a></span>&#160;<span class="preprocessor">#define AXBS_BASE                                (0x40004000u)</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral___access___layer.html#gaa1f873165d665725d94cd2615e37daf5"> 1502</a></span>&#160;<span class="preprocessor">#define AXBS                                     ((AXBS_Type *)AXBS_BASE)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160; <span class="comment">/* end of group AXBS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL1;                             </div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER;                             </div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXMGMASK;                          </div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX14MASK;                          </div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX15MASK;                          </div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR;                               </div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR1;                              </div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a4b47f54620b33c493975ef2ff3c05530"> 1529</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a4b47f54620b33c493975ef2ff3c05530">IMASK2</a>;                            </div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMASK1;                            </div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a6306214f5ea85583ffb284ac2392213c"> 1531</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a6306214f5ea85583ffb284ac2392213c">IFLAG2</a>;                            </div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFLAG1;                            </div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL2;                             </div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ESR2;                              </div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;       uint8_t RESERVED_1[8];</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CRCR;                              </div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXFGMASK;                          </div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFIR;                             </div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;       uint8_t RESERVED_2[48];</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x80, array step: 0x10 */</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CS;                                </div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ID;                                </div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="sam0__common_2periph_2cpuid_8c.html#a41e6a35c0c85cb2562962ea67ced4de3">WORD0</a>;                             </div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="sam0__common_2periph_2cpuid_8c.html#af08121d4168a8dcdfc102e573c8a2ceb">WORD1</a>;                             </div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  } MB[16];</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;       uint8_t RESERVED_3[1792];</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[16];                         </div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;} <a class="code" href="struct_c_a_n___type.html">CAN_Type</a>;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">   -- CAN Register Masks</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b59c74c0b9f310c3922c7c8c04dd03"> 1560</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0807275385d5041baeca3bb7ddb4bdf5"> 1561</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3b4797e2f712a545396f339653929457"> 1562</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga758ccb033a3d823109f8bf4e23b46827"> 1563</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae76a75d680b0c33f41429f14132ee78f"> 1564</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864867bd7c0475f033af7efa7f021b07"> 1565</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf788111bd2bf9a69160d0a0cb713c926"> 1566</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c610bd65cb9471ad0ca511dbe2c86d4"> 1567</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420cc0cb40d414296a741397ee07116"> 1568</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf89fabb5183062196edf8dc4a3f6770"> 1569</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad68843c21c6243f255601d8973f4e7eb"> 1570</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae30b928fb3ce512c48cb0be04af69acd"> 1571</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29b3d428d19a7204c53f56c7467172f1"> 1572</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2513ad87a72bc6f2bb88be59a3e0836"> 1573</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55186858d9af22af7cc553e03a39a952"> 1574</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DOZE_MASK                        0x40000u</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9ea9e456a704e4252eddcbd4e68a27ad"> 1575</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DOZE_SHIFT                       18</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga599f0c162d665f019269aace68e3fb17"> 1576</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bd209cf2829ba4c96fc00ec18c6e2d6"> 1577</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga235a7c2b04cfd0765fa2a9313fc1fcd1"> 1578</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga728f73a79721a9cc4b1b82ce6eaa74a7"> 1579</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf4f1d3d5d5eccf0f03f5f5ed4dc1bba"> 1580</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_MASK                      0x400000u</span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8dc0878396e4d4e4b73deec9cf23b0b1"> 1581</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_SHIFT                     22</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga00521c6adbee738b0f73380052600203"> 1582</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a448e496f0243c035ddcb70b8a07c4e"> 1583</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabec15eb427d7b249e72902c35bfc5f6e"> 1584</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga666c7d11b911c7803d94b85ba54a05c3"> 1585</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9b1cfdb7014655d12f0a5ebafb3fc9b"> 1586</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff8b8b1d5645fca57a02109df3e507b"> 1587</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac42f66e8828cd1923fee14d23ed99986"> 1588</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_MASK                      0x4000000u</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac10449abdadabddb4aef81457dfb7449"> 1589</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_SHIFT                     26</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga013a34c0c5b808052d13ed4b9db2af75"> 1590</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga90886e532a436fbd5b6e94e723acd148"> 1591</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad5282ba01498ad05fa9ce4387050f1df"> 1592</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab976a082962ddeb0a7738bc5385b35da"> 1593</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55cd060ac6cdad670aeb97522a118930"> 1594</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaffab6b0e09ace8e09cb1487dd6639955"> 1595</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b55e4024cec7ad30bcba945a70c3383"> 1596</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3aac50a6bba3516d60fd881e8a8b069"> 1597</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadea43214ec6dcbab21d59988ae401bb"> 1598</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15f1bf3b87536155c2b13f279b06ba93"> 1599</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0541429f7e3d35ec374c462a83c3ef49"> 1601</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7eada40e9f9aafd9d58c38b3a3b295b5"> 1602</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57ce21067eb8d33398e104ce39eb5100"> 1603</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac216e0dd5c6df92a49c15077ca628187"> 1604</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd8f79e66670cb6df0d70e93795649c6"> 1605</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91b1b6502a9996e9639d28760d00ee88"> 1606</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ebb72a42560e1f78bb6f10cfeec8945"> 1607</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ceb4b7bca561020b4899dd2087e5260"> 1608</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff5bfe8a985c0511b72d2518b0bb1708"> 1609</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga830ac693c34ebcc732acb2649afd87b2"> 1610</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0c22289dc934d1dcc577a77f1c7130a4"> 1611</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3f5256ab5fbe54468bce422ba7ee4fbf"> 1612</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51311c5bddb44be7525e317cde09d9b4"> 1613</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f1140aae7ce80eb8ee0793c3171f841"> 1614</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaaa2935c6f8490bc19c7514f9a3eea5c"> 1615</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga87f6ef900cc1d1a39b28eb8ac2a47493"> 1616</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1bd84bad38306a14085dc57cb8728bf"> 1617</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c3587074ec8b0646ec8c99f659bc90b"> 1618</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61cd46b497234d979cda54fa0952b848"> 1619</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga24eac1a19c79f750c2ed88506155179d"> 1620</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba9b9a37df4f732cbd5b994aafe50eed"> 1621</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga108c8ae37e8122ea29d48b9e68fbcc43"> 1622</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga16b53de26664898f76f1cd545181782b"> 1623</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafda1924bc397205b585b128187af9634"> 1624</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f3df553dda57c9cb36c599ee20bc598"> 1625</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga204a1f6435e791f02d599543020b4b15"> 1626</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga667a8faa98245aa9fa5afc6e71b7f640"> 1627</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga946e3c21fc4af7782950571c86ae9f91"> 1628</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac32963f42638264064b58687c249c994"> 1629</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab92532aaca53b7fae9c2d9d7186e3a91"> 1630</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga513ec9c9968b0f6971bdd54c2524d919"> 1631</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10512d44b72e4fcf8fff8052dba9fd3a"> 1632</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fbcc0f866380f763269138136a2a92e"> 1633</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa54623c269b62894c35c88d10102f17b"> 1634</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad8d384c87d48a3fc0b1ae52949823818"> 1635</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762ed1bd89d4db4a6f34a12f8ae0afcf"> 1636</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga984ade68da6423e2afc012f0979221d7"> 1637</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7323a19c6c05a13fdf8489331e9671f"> 1639</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac979f0c3637eddae258cc50c0e9bb9cf"> 1640</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf7cbb5a3d2da0895f9e873b71d8c29e8"> 1641</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d7a5f68a7047b3c535a554cc113ef4b"> 1643</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ace67c70d9f25a27ca39ce78cb0034d"> 1644</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b21343a7f07965355955eaec76021dc"> 1645</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4687420a607d4279e24fa93f4b486ec3"> 1647</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e74b131e8180656fe9eb73191b73869"> 1648</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23bf60adcf45d8330ade3f9cb43578a6"> 1649</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf81f33076f662d5f4c737076e36e93b7"> 1651</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420efdd894578fe2a31563c25b58e59"> 1652</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38935337048fdd5cb3b222d00047f4fe"> 1653</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4da1b026e86291036b8b7d7e78bffa7"> 1655</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f1e9e374563ef6c0502d1a441caf396"> 1656</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64aaa4f8bafb2c1e5e79adf2acdc50fb"> 1657</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaed0f3cf7cea69b12a5166e67ad58b98e"> 1658</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8211d5f10448105a549f3f4085813922"> 1659</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbfcb3b6cf61b7a16a75f31d40cab98c"> 1660</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaebf477ebf4b3df88922476e9ac121e06"> 1662</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_MASK                     0x1u</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga146781b97b78d98eb3925860a96cf217"> 1663</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_SHIFT                    0</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18448e13304efd0d4fe37d26c60c3a05"> 1664</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacee94f8f13909a6e02234076eecda564"> 1665</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f997f1d2ad00476745755aa74ce5084"> 1666</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5e04e60e6627e38eaf02023308703a2e"> 1667</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga246ad2ff9dd50d1d6b931b5e42ef90b3"> 1668</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f5f765579cea7bfb561f84e62b96623"> 1669</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c81fa9d3bec21a97a304319968216a8"> 1670</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb93c702b83c1240d7b1a07fba1b33a3"> 1671</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga280fd558442e907a131d0156629c9a9c"> 1672</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29052f7ad6fc3da4cbcd9dce8ffa59f5"> 1673</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga054c570f7af7ef5b09d3d5f5b3edaa3e"> 1674</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga68402932c750edd9ad719585c3be03d2"> 1675</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1eccf60cd0f2bf9a3a426f1ff05f8869"> 1676</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga805a12fba10c76a26fddedeb8634bbe6"> 1677</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga879a6ef8506f66a73cfc185d6814ee4e"> 1678</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62d716c6701375e3106853152e62a312"> 1679</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62114b41b2b2c5fb95cedde48d06d361"> 1680</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8af394ab6bb4356bc5fa71e2278332ad"> 1681</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f22b1b4cc45dbd63a5adb638b7c61a2"> 1682</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85fea1af50a657cc862d71d166949cbd"> 1683</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0efc518d9eecfd7ed1eaefac3fd8ec23"> 1684</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaafa0a40c19015f5bc060267b18f2433"> 1685</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df87f92bcad133cc7c2677958c95ce4"> 1686</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10e077761a90dda3310ffc53a98569a7"> 1687</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe4b1042038801b2ec9d302339d6869b"> 1688</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd6b78abb7a9321af68208f318c7c116"> 1689</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga949e83e6333f8b4ddd5b2fb77585e2e9"> 1690</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a260202c5a157354042a1fba8cbc882"> 1691</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2118504746ecc7ba810d5ed44dd7c31f"> 1692</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0e71745a764581c68a93feef2db8602"> 1693</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafcbf44277d9766061369a79e2ff761a2"> 1694</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf6b96813ed300d4649d7daec40351861"> 1695</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga651c6aee47d004060a9dbc10369cf784"> 1696</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga908135f00230ede2890a9db408908d34"> 1697</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bd04d8052247b76f7bde4e6d936c0ac"> 1698</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/* IMASK2 Bit Fields */</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9a609dcb1bca8001d83d0c6e4606a454"> 1700</a></span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0d2a12288f44224a38a4d784903838bb"> 1701</a></span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM_SHIFT                   0</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade5a22e1bd24450f2cb557965266f8ee"> 1702</a></span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK2_BUFHM_SHIFT))&amp;CAN_IMASK2_BUFHM_MASK)</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1cb2f8a12349b014999ace58cd7600c6"> 1704</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac50c90f8a89aa464399090953c634b8a"> 1705</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_SHIFT                   0</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad88c742e823f935e71682894123617b6"> 1706</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUFLM_SHIFT))&amp;CAN_IMASK1_BUFLM_MASK)</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">/* IFLAG2 Bit Fields */</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga20dcde29d52484685d8b0c2bb9ba2ad7"> 1708</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf26eb008c22bfc3871ef7cb6d87c7774"> 1709</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI_SHIFT                   0</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4bb8fb6830d5f4c39c4e076c4a9d72d"> 1710</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG2_BUFHI_SHIFT))&amp;CAN_IFLAG2_BUFHI_MASK)</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7cae7a414b6cbda0bfd1750a793ef044"> 1712</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_MASK                 0x1Fu</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac55369b6f357dd331ed5c9557eeddb40"> 1713</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_SHIFT                0</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0fc6c93d512657d349d6771ab05c6ef4"> 1714</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO0I_SHIFT))&amp;CAN_IFLAG1_BUF4TO0I_MASK)</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ba2a22d90a915a0504e74e0be2ae46e"> 1715</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4eef45eb97993797f0e4d25d84ae98ae"> 1716</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aec3c62d96f6f8e8afd046065838df7"> 1717</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3a088607f853fdddfc0011293e1c336"> 1718</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc148d0c9e26a80f08110dc2c5045809"> 1719</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga327609a9678df5c8c34053d43b550422"> 1720</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70c705b79c7bd7451ebdee6bc0ba6f1c"> 1721</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb0d9f42c855b318796736ab6cc2de75"> 1722</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga22a62374730326e442c1217c35584256"> 1723</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf49e8d44f1f8993cda6e29a36c7a90f"> 1725</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0e425b33b8b975d6a33b8e090e040e8"> 1726</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5776a65b75ea42afc810081a66d4e1b4"> 1727</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga143cc0bdd4c88978ccbe42849d3fc038"> 1728</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f07676c379363d679cfcb6c362e1cc6"> 1729</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga868c342244c921f9824c4d0c172f4081"> 1730</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga50bd2b3ca86be2357515614d717e8167"> 1731</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac9265ea7ee9b07803fdb62c92aa85ea0"> 1732</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf3ad35b3f0ed4a3a4fea9d9fff938109"> 1733</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2cf8e472f27dccf6b1e9b9af80f76542"> 1734</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573803e007b6904ec3b8c5ab45acf33e"> 1735</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74a275be00e2474d0621b2f09968440c"> 1736</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f73e5da9fb12e711d2b23b7092788f2"> 1737</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_MASK                    0x10000000u</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ada3c4c31b40ac2d1d0aa69b8beead7"> 1738</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_SHIFT                   28</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e8d269c3e59c20582dd8d0c5ea07daf"> 1740</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5b6c49733501a621096ab8226acafd0"> 1741</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5fc376e62f61a97583edf7a54b8753be"> 1742</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c22b4e9fdd8beae74e86b256db23665"> 1743</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864e9e1cd2a2b0e354b284bd5488f29e"> 1744</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace1651295c821917bb5b37915baa3771"> 1745</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4462429a39fcbba8b4db218d8a928e88"> 1746</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga84c305cf0ec60d0624b454e280c69c4b"> 1748</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56fca714ec47e9786fdf7e9378c660aa"> 1749</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c7cb04502b4f8ab4f5e005dc3512ba2"> 1750</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b17ddaa608ead97f25b59e5919d079c"> 1751</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d18c789e52dbae45dc581a3327a1bde"> 1752</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaab5690dca6900f95d513ea5178e1ad25"> 1753</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5db0253c73d24a846f3f3ce6cd67e74c"> 1755</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga65e590b20d692e367f4ee9dc8a4585e2"> 1756</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15b1e73fac26a60dd1247901ed012e02"> 1757</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga097ddfd77b23ddd23341d8ea269ce64b"> 1759</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1b5e43de75851c0bdc5690c1715a14"> 1760</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b2cdf4be2403ad67220d43309a7ab91"> 1761</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">/* CS Bit Fields */</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70e77ee06fb6bf69b46020d1e3b91819"> 1763</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_MASK                   0xFFFFu</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa9e77f6476678316f4bedf1b02afe0d0"> 1764</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_SHIFT                  0</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd5ca585a16641a7a0046706f91185ce"> 1765</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_TIME_STAMP_SHIFT))&amp;CAN_CS_TIME_STAMP_MASK)</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga968a36f7478c9fad396ac64b5f1f18a2"> 1766</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC_MASK                          0xF0000u</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e110f941e1580ad04b71b8ee68605ce"> 1767</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC_SHIFT                         16</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5c0c74dd9d5bddf256e4badb7ba3d9c6"> 1768</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_DLC_SHIFT))&amp;CAN_CS_DLC_MASK)</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64cd76de04f63c4e897feab93243a4d1"> 1769</a></span>&#160;<span class="preprocessor">#define CAN_CS_RTR_MASK                          0x100000u</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3298f7864757605895c4495c51d4f675"> 1770</a></span>&#160;<span class="preprocessor">#define CAN_CS_RTR_SHIFT                         20</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8195b85087fd378777c67830ac2ca9fb"> 1771</a></span>&#160;<span class="preprocessor">#define CAN_CS_IDE_MASK                          0x200000u</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae432768b4222f18cc1cec2b71ea8c579"> 1772</a></span>&#160;<span class="preprocessor">#define CAN_CS_IDE_SHIFT                         21</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd71067968d03b95e1dae32dc18ac578"> 1773</a></span>&#160;<span class="preprocessor">#define CAN_CS_SRR_MASK                          0x400000u</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga77681ba56144cadb15bce536a1fd016d"> 1774</a></span>&#160;<span class="preprocessor">#define CAN_CS_SRR_SHIFT                         22</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff04787b30174d22d7955037c850b7c"> 1775</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE_MASK                         0xF000000u</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58e7e6f814f9a6f5fa03974e3f4d7e34"> 1776</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE_SHIFT                        24</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb905f9c1ab532c48d22258796f10a39"> 1777</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_CODE_SHIFT))&amp;CAN_CS_CODE_MASK)</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/* ID Bit Fields */</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacd238d5b88bd71a60ff7c00da7427be7"> 1779</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT_MASK                          0x3FFFFu</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd4a0522a5d856f631a2812cc8fe909c"> 1780</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT_SHIFT                         0</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa1bc82610ef65d7579d51e493537e226"> 1781</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_EXT_SHIFT))&amp;CAN_ID_EXT_MASK)</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35a257f1f6dd8ee576becf1f05e995c2"> 1782</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD_MASK                          0x1FFC0000u</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8834f24b0aac84530ffd22f683ef5b4"> 1783</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD_SHIFT                         18</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga67395c1778e9a7ba45f490a9b13db60b"> 1784</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_STD_SHIFT))&amp;CAN_ID_STD_MASK)</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac1e36313ed3d0d09eec97537d3bda962"> 1785</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_MASK                         0xE0000000u</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7bd5cd878ee64f1b60ff983442ae7aa9"> 1786</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_SHIFT                        29</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeaa0dd64fdad35cb7c9565117e6f7a95"> 1787</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_PRIO_SHIFT))&amp;CAN_ID_PRIO_MASK)</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/* WORD0 Bit Fields */</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b8efb33402c5777d3d7b40c0c84eaac"> 1789</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_MASK               0xFFu</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3835334fa3df07e17141619f9bdb33df"> 1790</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_SHIFT              0</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6003475760ed870fa3edaa34a75f2170"> 1791</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_3_SHIFT))&amp;CAN_WORD0_DATA_BYTE_3_MASK)</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf5ac3a0da0156c6c331ae39e688d1a6b"> 1792</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_MASK               0xFF00u</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga30489eaec721b5f42b721c65d8c0cf67"> 1793</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_SHIFT              8</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga091cd1ebb0220a7f7aae9c78ee77d195"> 1794</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_2_SHIFT))&amp;CAN_WORD0_DATA_BYTE_2_MASK)</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e7f294cbdc5772dc2de56ec615eb695"> 1795</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_MASK               0xFF0000u</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga93129c7dd5f1db1583bf5110179d7a4e"> 1796</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_SHIFT              16</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab354cb64d4a5a33952bba439d4fc36a6"> 1797</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_1_SHIFT))&amp;CAN_WORD0_DATA_BYTE_1_MASK)</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga850d4e3257b02cacead5d9e2b757818c"> 1798</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_MASK               0xFF000000u</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf84582fa0ea01d047081e02025634145"> 1799</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_SHIFT              24</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3deb5bd24c168fa54bd47f0ad12d7873"> 1800</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_0_SHIFT))&amp;CAN_WORD0_DATA_BYTE_0_MASK)</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* WORD1 Bit Fields */</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55f9bc8ccdbb2f34f1b571eff8481537"> 1802</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_MASK               0xFFu</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacff5d21eb80fe537f40b518e58750186"> 1803</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_SHIFT              0</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1fd0b43601dbb20b700e6bbe828712a"> 1804</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_7_SHIFT))&amp;CAN_WORD1_DATA_BYTE_7_MASK)</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a3649044e37e695317cff5b42d9c4f1"> 1805</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_MASK               0xFF00u</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadfb68bcd398c238b56d716fa3a8ec4ee"> 1806</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_SHIFT              8</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3aab1b91f004ba23493613f6e261bbc"> 1807</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_6_SHIFT))&amp;CAN_WORD1_DATA_BYTE_6_MASK)</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9762ba9b3f8288f68e3db1e0d2deccaf"> 1808</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_MASK               0xFF0000u</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74e324a0ea45adbeeafd694ddebc4e02"> 1809</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_SHIFT              16</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga822c2d94189ac5f7ea8239206c12bbbc"> 1810</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_5_SHIFT))&amp;CAN_WORD1_DATA_BYTE_5_MASK)</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9330617952319833e6c0ccf8d115144b"> 1811</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_MASK               0xFF000000u</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7615281b358dfed5fb817b9c1fb157e"> 1812</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_SHIFT              24</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab574a88bc531c0af5744f5de04e8db2a"> 1813</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_4_SHIFT))&amp;CAN_WORD1_DATA_BYTE_4_MASK)</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3cef91282e43c8e5d2c30e65d375f964"> 1815</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3dd7acc84e521ca0a05beb33f7b434c"> 1816</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae80c7ae8e847975c034fb39476b6a840"> 1817</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd"> 1826</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5"> 1828</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 1830</a></span>&#160;<span class="preprocessor">#define CAN1_BASE                                (0x400A4000u)</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 1832</a></span>&#160;<span class="preprocessor">#define CAN1                                     ((CAN_Type *)CAN1_BASE)</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160; <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">   -- CAU Peripheral Access Layer</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DIRECT[16];                        </div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;       uint8_t RESERVED_0[2048];</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CASR;                          </div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CAA;                           </div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CA[9];                         </div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;       uint8_t RESERVED_1[20];</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CASR;                          </div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CAA;                           </div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CA[9];                         </div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;       uint8_t RESERVED_2[20];</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CASR;                          </div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CAA;                           </div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CA[9];                         </div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;       uint8_t RESERVED_3[20];</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CASR;                         </div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CAA;                          </div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CA[9];                        </div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;       uint8_t RESERVED_4[84];</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CASR;                          </div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CAA;                           </div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CA[9];                         </div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;       uint8_t RESERVED_5[20];</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CASR;                         </div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CAA;                          </div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CA[9];                        </div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;       uint8_t RESERVED_6[276];</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CASR;                         </div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CAA;                          </div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CA[9];                        </div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;       uint8_t RESERVED_7[20];</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CASR;                        </div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CAA;                         </div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CA[9];                       </div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;} <a class="code" href="struct_c_a_u___type.html">CAU_Type</a>;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">   -- CAU Register Masks</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/* LDR_CASR Bit Fields */</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae9945a982ee40a35ec7c92d32fd9956a"> 1895</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga262e6d420bd6efa036c7c6f8a3431c46"> 1896</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga591913fd850627ba4dbbe23dff834f4e"> 1897</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab1825cdea4d35d62af51b40a80524a61"> 1898</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac3ea78b4eacaf7b3cf614dee61564e86"> 1899</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c0cd608dfa284be126e88595cfef13c"> 1900</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaba538fe03e857a34dab8ed29bcc127f8"> 1901</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CASR_VER_SHIFT))&amp;CAU_LDR_CASR_VER_MASK)</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">/* STR_CASR Bit Fields */</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dffcd6d4b1c0445b861214d9fcb2bbd"> 1903</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c5490b9ee06c378d9e52f5dcc4e4da6"> 1904</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga44bc22302cf006a4b12f130de2f509ab"> 1905</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gade64f9ddd7c12103c652b284f192d6ea"> 1906</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5447564cf9ebe8e0ed52d5367304d0cd"> 1907</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8103f4482a52d4ea2c47a26161596b66"> 1908</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1b0d6cb73fdaaf5a5d9adc1c95d296c6"> 1909</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CASR_VER_SHIFT))&amp;CAU_STR_CASR_VER_MASK)</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/* ADR_CASR Bit Fields */</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5c604aca577b3d7a07e03e6b98ae418f"> 1911</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0659a788cbcc596dc60f7d85104ade27"> 1912</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac2aa12b2fd1060e7b5c444cb64efbcf6"> 1913</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac342820577edd24d5b9b2ffe7279c18a"> 1914</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabb62168b08dff77e1dd30ca4cb6cd997"> 1915</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga22dcce65fce4ef3511615cbd4d1a0e1e"> 1916</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa5ee00ac2f0ef91869f7f0ec921441f6"> 1917</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CASR_VER_SHIFT))&amp;CAU_ADR_CASR_VER_MASK)</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">/* RADR_CASR Bit Fields */</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8b83182cdf0c23dd0359bdd4bde2e770"> 1919</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaaed76b153aa3db1dd33853bd41f890f"> 1920</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae77a40261939bae263003192796104ac"> 1921</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga29f9fdde7f5d91e78a00e02dc66d90ce"> 1922</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93d73e487a9f7e0f78ff89b8c2162099"> 1923</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9b9d89d85aab94d1cf9066dcdc9f80b3"> 1924</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad6072b4fc13d1b80be7ce33a71da8b1f"> 1925</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CASR_VER_SHIFT))&amp;CAU_RADR_CASR_VER_MASK)</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">/* XOR_CASR Bit Fields */</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaca3c61b76adc9812ea3851c4b704c43f"> 1927</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga371852a2013f6f7d79b8fcd434367358"> 1928</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga71d1db03ca6c06a051297201f2e8d855"> 1929</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2c2901b4531d55d9625468c78cea25b0"> 1930</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1ac156673986e2dc85b9d9491a3d4bf2"> 1931</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga935619a005c89a213ef4df90046e2802"> 1932</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad0d12a99e05798ea2c6cd22d02b0752a"> 1933</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CASR_VER_SHIFT))&amp;CAU_XOR_CASR_VER_MASK)</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">/* ROTL_CASR Bit Fields */</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga872c60c9f23d4d48a0f47cd1f3848540"> 1935</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafe14ff3ce4f7d2b10d0b202cf03546af"> 1936</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga834d584c25afb7faf4c9f0b87b5b9619"> 1937</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4d0da6b7c4575317872d875392fb0272"> 1938</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d8f0ea43478a075cf2a0c9745bd211c"> 1939</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad4f7b9dfa3900a1a24b391b7c515d0e4"> 1940</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dc294f60e158cddfefa8728889a8763"> 1941</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CASR_VER_SHIFT))&amp;CAU_ROTL_CASR_VER_MASK)</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">/* AESC_CASR Bit Fields */</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1cdbe3e5dcccfef7d740aa8474df5263"> 1943</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d38ea3ba55f1a1fdb7f01d217c387ed"> 1944</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga40583682054346f72ca37860de1406b6"> 1945</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa13642832bf71bc8d76ef211ee7de360"> 1946</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5439d1e52f7e2cd76ac43c3a82b251ac"> 1947</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14f13940abf0f6bc17f633206a387423"> 1948</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83db0296057530f6476583f9d45b9e26"> 1949</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CASR_VER_SHIFT))&amp;CAU_AESC_CASR_VER_MASK)</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/* AESIC_CASR Bit Fields */</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb80d3117440c08ed94005920ea5fb39"> 1951</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_MASK                   0x1u</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaea31527fd7f5ac33f8a4eacdb62ae8bd"> 1952</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_SHIFT                  0</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafd8cf2f0aa0a4475cc5352b023839e02"> 1953</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_MASK                  0x2u</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga45aa7619f775385221648659d5303807"> 1954</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_SHIFT                 1</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c4921877f2a358cf58b360ae349d6e4"> 1955</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_MASK                  0xF0000000u</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac5a230498e5cdfde6c562f568d90acbf"> 1956</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_SHIFT                 28</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83b8e9f334baf5a5cae0e96e17afa8f8"> 1957</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CASR_VER_SHIFT))&amp;CAU_AESIC_CASR_VER_MASK)</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160; <span class="comment">/* end of group CAU_Register_Masks */</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">/* CAU - Peripheral instance base addresses */</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#ga4bae7acee3c09ef910c11c3536bbbbc1"> 1966</a></span>&#160;<span class="preprocessor">#define CAU_BASE                                 (0xE0081000u)</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#ga0e3e4bb9b7bb5ef30b07e8925c56b950"> 1968</a></span>&#160;<span class="preprocessor">#define CAU                                      ((CAU_Type *)CAU_BASE)</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160; <span class="comment">/* end of group CAU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR0;                                </div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR1;                                </div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPR;                                </div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SCR;                                </div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DACCR;                              </div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MUXCR;                              </div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a81a95d8ceda15abb107f3c961e2f03"> 2004</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a965eae39b79d9e6066de9af418df3"> 2005</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78eaf28aa2956818501310daaeffca74"> 2006</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab1e98c122818fe880217f72fab932ac2"> 2007</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98"> 2008</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f6d81f303672acd661263de6da7ea13"> 2009</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2492ad39a9661a1217cc26f20bd31ef2"> 2011</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacaacf0894bdf41eb49de1ae81075fa2b"> 2012</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaad42787753465406dd5006f228049dd"> 2013</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5c273c5f23e09e69a9589a285cbe2c24"> 2014</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc"> 2015</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaf826df5b4ff2069e2cb112f03c7b782"> 2016</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga562c151a4679c2b50e20d6418dcc7d99"> 2017</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f"> 2018</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga09a2757123048a40e1694dd9454982ee"> 2019</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga35cfe45cce5ed6925e522e3c4527054a"> 2020</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga70bc3069a7e105b59d01d83b4d1714b1"> 2021</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2"> 2022</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga899d139651dd67746e73452ff19e892b"> 2023</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga57cd3f81d8844d4e0509f342ae5170bb"> 2024</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef"> 2026</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a"> 2027</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627"> 2028</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga024aec72a28ecdc04a1441cd7a3af23a"> 2030</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa508076192a6b9aed5c4d46282c64394"> 2031</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab44e3da0576b12dd809881323944a1c"> 2032</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga076d455f0d5bdad02282cbcce6e04c01"> 2033</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga876bfa2799338c6b10b152940d25c4a7"> 2034</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78595d16db987c96e73ce96fc5436f6b"> 2035</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab36859944bb484db243358bb9a1a9692"> 2036</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa9d242eac081d0d572e120ea3afa0e6f"> 2037</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7"> 2038</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24fc92779af70d4d7fc87102c53b86ca"> 2039</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6c327ac00a545eb94db1a413dcb23cbe"> 2040</a></span>&#160;<span class="preprocessor">#define CMP_SCR_SMELB_MASK                       0x20u</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac82a565c88f79f00a12f6e6799779353"> 2041</a></span>&#160;<span class="preprocessor">#define CMP_SCR_SMELB_SHIFT                      5</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga217e649d3512ff1bba2c22885d768148"> 2042</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafafda406631ad26c72187f4df02df484"> 2043</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf785bdf33cec5e0e8d03022bd7d92022"> 2045</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga329adee42ffc5125d3a6a85c6b990311"> 2046</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaac950bb0c2d158445dd28d3493708637"> 2047</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac9eceaf5b3e478eb1a332681c8bcf160"> 2048</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083"> 2049</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08"> 2050</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85aa1686a0d5a7de2375bfab7167bb93"> 2051</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6ff83366097d3be5ae93234b68684cf5"> 2053</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf"> 2054</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga31028e9db6d77502d4561380ce1b12fe"> 2055</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaba9739da107b2a2b908af338d14df160"> 2056</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab686629f56ced4b88c699f0f610dece5"> 2057</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23ea598b890c708e1748b52475f92f50"> 2058</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab47ccc211800c5735f944c8cd2946f41"> 2059</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MEN_MASK                       0x40u</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab3895cd2750895953d63e8eeaa31c9f6"> 2060</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MEN_SHIFT                      6</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadb925edeb7ef8d421a186fa805d4d14f"> 2061</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PEN_MASK                       0x80u</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d7b0ec6041c29ba0c3e2993ec66b923"> 2062</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PEN_SHIFT                      7</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 2071</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 2073</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga890dc341ab8c2c9f71f9840cda07b9cb"> 2075</a></span>&#160;<span class="preprocessor">#define CMP1_BASE                                (0x40073008u)</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga4feda05828d32e7b657d871ccf105538"> 2077</a></span>&#160;<span class="preprocessor">#define CMP1                                     ((CMP_Type *)CMP1_BASE)</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga7e986bf6335f75207120a0ee5b84d1c6"> 2079</a></span>&#160;<span class="preprocessor">#define CMP2_BASE                                (0x40073010u)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga023ff9e161b651f7f47e0457fe0c1fcb"> 2081</a></span>&#160;<span class="preprocessor">#define CMP2                                     ((CMP_Type *)CMP2_BASE)</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">   -- CMT Peripheral Access Layer</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH1;                               </div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL1;                               </div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH2;                               </div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL2;                               </div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OC;                                 </div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">MSC</a>;                                </div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#aca9979f299fa78c1128d778084478673">CMD1</a>;                               </div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#afc5c4b6ab1c918966cbd02b1a7d9d68c">CMD2</a>;                               </div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#a130f4c4e31a70d8f61750a581687e39a">CMD3</a>;                               </div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD4;                               </div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PPS;                                </div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>;                                </div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;} <a class="code" href="struct_c_m_t___type.html">CMT_Type</a>;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">   -- CMT Register Masks</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment">/* CGH1 Bit Fields */</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4ca405c6721e302fabcb4ddcc7773f1a"> 2123</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         0xFFu</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6021b3f0f356c06b50371a28bf83f27e"> 2124</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaab6db22ced1eff50005d7df4d1d6dc0f"> 2125</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK)</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">/* CGL1 Bit Fields */</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab1d6a610e9cc0a024160f157f48a851f"> 2127</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         0xFFu</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7bf093c1ef1bfd7e40a2740eafb093d"> 2128</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga2d042e508373d5fceb72b794eca5e7d1"> 2129</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK)</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">/* CGH2 Bit Fields */</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8637e794f015ee608b47a547e35a72ea"> 2131</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         0xFFu</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafcef3256a8434ecb052c1e6fa0226459"> 2132</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga95219b8b12ea826848dec3d3287a1b7b"> 2133</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK)</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">/* CGL2 Bit Fields */</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafd7f251bad02bcf7549874db413adcf9"> 2135</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         0xFFu</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga5a5d53932d1fcce0a0f2e9fc29400df8"> 2136</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga78f805fee13018151bbb94de65001f7e"> 2137</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK)</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">/* OC Bit Fields */</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7f61dcc57756388d9e913eb3653c2e58"> 2139</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       0x20u</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0d1d56279862ab5f549e82bd9c25b0f2"> 2140</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8096ee7b689f4a27e80c6d13f4097587"> 2141</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       0x40u</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa20b0e3e0a6bc7db56b8c87f1fa24fb8"> 2142</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadb4b1905fcea060fccf7c4486db6908f"> 2143</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         0x80u</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae67f5985213b34945cc357cfde809125"> 2144</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment">/* MSC Bit Fields */</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga009968608dc16f63225cbfa192f0e159"> 2146</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       0x1u</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1245001d81145a1cede60ee0d98b9522"> 2147</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab7f246dc8aa0260f2696a23de0482cef"> 2148</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       0x2u</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7fa1a5e01690a63a09459cca5b763d0"> 2149</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae434ad9168835c6d9e4d941a90a568cb"> 2150</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         0x4u</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga73422722bbae07a50d0b2b473f5f9417"> 2151</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac099af54e9456cad9c3343184d3e041a"> 2152</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        0x8u</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga3ddb10ae744a6e2149a0d0185a796571"> 2153</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafeb71169b6c47237583101487f6412e1"> 2154</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       0x10u</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7a71704451408ca7e8c8802fa72d4e4d"> 2155</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab663f14909462192c6e432c7bd0e56bf"> 2156</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      0x60u</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad2d262cf3ba8ccd189bd321219579c52"> 2157</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4fb2c3b2ee10cfe9b48db2aa9e08551a"> 2158</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK)</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1aec1fa9b79d496b3f5f32fab07495a3"> 2159</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        0x80u</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab505074d349c8d2c800e554a0893f312"> 2160</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">/* CMD1 Bit Fields */</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae4b77d2880f04b69d33cacfe3978042a"> 2162</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         0xFFu</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8bbdd2644bc864f959170f9260981476"> 2163</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae3e2ac370668a3642cce5a73276c84c8"> 2164</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK)</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">/* CMD2 Bit Fields */</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac9616164033684cd0d73e63eb6381441"> 2166</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         0xFFu</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaeff28d00f2825fc455b2f37c218ce24f"> 2167</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87471234abbe07360747af94e8ac2bf0"> 2168</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK)</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">/* CMD3 Bit Fields */</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0ee814da2957c935fad8b236d52b22f5"> 2170</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         0xFFu</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87210814a860e3ea66f06747156fbd9a"> 2171</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga431d80d598dabe4e65e1afb9eb9db574"> 2172</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK)</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">/* CMD4 Bit Fields */</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga634397e39fb458afba9c0cfefdfc36d8"> 2174</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         0xFFu</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac4d14f573bc993ac68f7cc9242fbe888"> 2175</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab29afd8c13712224b175b9ea866463ba"> 2176</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK)</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">/* PPS Bit Fields */</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga52042920cc25a46d0e050801a105a629"> 2178</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      0xFu</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaaafd6c1e8178ed7cd283f3ffcfaed535"> 2179</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga47d0c8720fa9b402dbacf8e53eec5134"> 2180</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK)</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">/* DMA Bit Fields */</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga65c04dcbc5d319c8f0532568570e555a"> 2182</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         0x1u</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaf60148184935a9ae825cecc482734b31"> 2183</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160; <span class="comment">/* end of group CMT_Register_Masks */</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#ga53e160517651b4460f52bf43fe1e197a"> 2192</a></span>&#160;<span class="preprocessor">#define CMT_BASE                                 (0x40062000u)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#ga20a0cd761e563c3a1a75267b661ac5b8"> 2194</a></span>&#160;<span class="preprocessor">#define CMT                                      ((CMT_Type *)CMT_BASE)</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160; <span class="comment">/* end of group CMT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CRCL;                              </div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CRCH;                              </div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    } ACCESS16BIT;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>;                               </div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CRCLL;                              </div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CRCLU;                              </div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CRCHL;                              </div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CRCHU;                              </div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    } ACCESS8BIT;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  };</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYL;                            </div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYH;                            </div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    } GPOLY_ACCESS16BIT;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPOLY;                             </div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLL;                            </div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLU;                            </div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHL;                            </div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHU;                            </div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    } GPOLY_ACCESS8BIT;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  };</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                              </div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;           uint8_t RESERVED_0[3];</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRLHU;                             </div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    } CTRL_ACCESS8BIT;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  };</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">   -- CRC Register Masks</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">/* CRCL Bit Fields */</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga41565ef941db78c9470646b7246e78a1"> 2257</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_MASK                       0xFFFFu</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0b4ef9a44a372a3fc83d3a414a4a976b"> 2258</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_SHIFT                      0</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9347909dcf2d34c405b7097c88422b59"> 2259</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCL_CRCL_SHIFT))&amp;CRC_CRCL_CRCL_MASK)</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">/* CRCH Bit Fields */</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0d262484bee068f2b06d17d24447bec7"> 2261</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_MASK                       0xFFFFu</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga622add8b361a806791891fb0dd4c397e"> 2262</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_SHIFT                      0</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9c29887c7523241ca8dfefa149732be2"> 2263</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCH_CRCH_SHIFT))&amp;CRC_CRCH_CRCH_MASK)</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment">/* CRC Bit Fields */</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4ed4d658d7b0998f99f2e7a67781b741"> 2265</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL_MASK                          0xFFu</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga33b62a4af618b4dced75e79b9e764609"> 2266</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL_SHIFT                         0</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1fe0dfdf8bb2406cd32593e268b8ac54"> 2267</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LL_SHIFT))&amp;CRC_CRC_LL_MASK)</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafd70dfedcb7a56d90936b633f6b72c8b"> 2268</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU_MASK                          0xFF00u</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf49b0d3034c80d25be6484b90f06d5a8"> 2269</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU_SHIFT                         8</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga81b1ca19107aefad7f5d82127e25ac8b"> 2270</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LU_SHIFT))&amp;CRC_CRC_LU_MASK)</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3bda7420d175ce8cfc9acf5726265dad"> 2271</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL_MASK                          0xFF0000u</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga48dd9ee135e23cc28dfb3574ec525161"> 2272</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL_SHIFT                         16</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga98edd4b30b23b11729facb79867b0a18"> 2273</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HL_SHIFT))&amp;CRC_CRC_HL_MASK)</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadebf00a86844fdfa04e5d0294b63ac2d"> 2274</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU_MASK                          0xFF000000u</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5d9a6f28d57145c1b989afb94ceace63"> 2275</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU_SHIFT                         24</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga07c24f4a27ced55d0ad1173ff95b8b4a"> 2276</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HU_SHIFT))&amp;CRC_CRC_HU_MASK)</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">/* CRCLL Bit Fields */</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga18c915c75953ef8fc41ed89062d62d64"> 2278</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_MASK                     0xFFu</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga06b93610ab126fe3ae564a62eed6413c"> 2279</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_SHIFT                    0</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac5f7b029f29cb80c80c196544fa8c14b"> 2280</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLL_CRCLL_SHIFT))&amp;CRC_CRCLL_CRCLL_MASK)</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">/* CRCLU Bit Fields */</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga22c6c03d914f327f64b73db15a230e0e"> 2282</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_MASK                     0xFFu</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2104183fd4edfba092c04579a6a3bfa7"> 2283</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_SHIFT                    0</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3c1f288b96ab475d67935198c5902185"> 2284</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLU_CRCLU_SHIFT))&amp;CRC_CRCLU_CRCLU_MASK)</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">/* CRCHL Bit Fields */</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga069f960b90fdbfcfdd0296206592c1b0"> 2286</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_MASK                     0xFFu</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0acc1b8a3ef9b7c723d2323af4c20ca4"> 2287</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_SHIFT                    0</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga94e76cc419f7f7aae64e812457b6bb34"> 2288</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHL_CRCHL_SHIFT))&amp;CRC_CRCHL_CRCHL_MASK)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">/* CRCHU Bit Fields */</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga60c0e02d3f331ed438bce87051649186"> 2290</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_MASK                     0xFFu</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga90800aefc9bc2279fa16af913bbbc634"> 2291</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_SHIFT                    0</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga36902b1a8223f0d335b9b5d327f53031"> 2292</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHU_CRCHU_SHIFT))&amp;CRC_CRCHU_CRCHU_MASK)</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">/* GPOLYL Bit Fields */</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7512a0f84b048e7a54207f9a7e619494"> 2294</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   0xFFFFu</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf4e5ed1d1478c1a6c8c5681e2b1d24aa"> 2295</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5eb41c10ffbf64defaef2101a9036e32"> 2296</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK)</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">/* GPOLYH Bit Fields */</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga15ab1d296a857eebfbb3e5894ddd9302"> 2298</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   0xFFFFu</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga62fa126178d7137b39b75ad2d63edae9"> 2299</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf8f26eea960e536b264b1a5b1d494b07"> 2300</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK)</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 2302</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 2303</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66c5ae199c9bb4ee3951fea40d201c27"> 2304</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 2305</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 2306</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7e1477223f91dd35945f2f5895a346c5"> 2307</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">/* GPOLYLL Bit Fields */</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga659c987f1e9d74e32d16e4b69bd763ee"> 2309</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 0xFFu</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a323693acd9a37bb90abdc7f16ebbd8"> 2310</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafd454535299300522b0dfe8b5c46b4c4"> 2311</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK)</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">/* GPOLYLU Bit Fields */</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf2e9b900f7d964512e1541299729abb9"> 2313</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 0xFFu</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d6303422fb112dfad558ee2f84aa92c"> 2314</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0e683f5350c138559c8f6c72771610f9"> 2315</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK)</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">/* GPOLYHL Bit Fields */</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92b941ef781b6023d61bc2af7f0b1818"> 2317</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 0xFFu</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaffbf0c35e87ea7a9650c9a049a08560c"> 2318</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2620d4495edbf2e97ad905e12bf3e0a5"> 2319</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK)</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">/* GPOLYHU Bit Fields */</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac0f3f7a896e1ef279b948d778274cf04"> 2321</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 0xFFu</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga448d4b6c4e930f1c84294da6607faac4"> 2322</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0</span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3a5bf9b2f9fae47e0e669010c130ade2"> 2323</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK)</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 2325</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 2326</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 2327</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 2328</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 2329</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 2330</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 2331</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 2332</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad671df568418549570b651209067dcc3"> 2333</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 2334</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 2335</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae8b301db96fe11408f82b997c5452bf7"> 2336</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment">/* CTRLHU Bit Fields */</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1d62eb284fb7d178fddaf03e10dcd19c"> 2338</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     0x1u</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9299763dd32745d443ab84a9911ad775"> 2339</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9c716f81782ec7e214f823ef98fa8eb3"> 2340</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      0x2u</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacd050b23263379193cf9cde3e1567ab1"> 2341</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0a552f60712b28cd96e939d4324157df"> 2342</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     0x4u</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga505ca51d1aad1610b44bad4580f2637f"> 2343</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0418249380c6e69fc9a949f8da4e60f1"> 2344</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     0x30u</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991fefda83335d188d0cc82f1e64f43e"> 2345</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga93d5a2251369091d34c8cca12d716c2b"> 2346</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK)</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac2999b1c162cd0860f76f002ead704ad"> 2347</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      0xC0u</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga079a05fc69d357e3fadfb07de8abbeee"> 2348</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga190812e0be1bc09b3f29bf3c139140ad"> 2349</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga656a447589e785594cbf2f45c835ad7e"> 2358</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga63a00bd3e91184e000bd4dcf87c539f9"> 2360</a></span>&#160;<span class="preprocessor">#define CRC0                                     ((CRC_Type *)CRC_BASE)</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATL;                               </div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATH;                               </div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;  } DAT[16];</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                 </div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C0;                                 </div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;} <a class="code" href="struct_d_a_c___type.html">DAC_Type</a>;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1874318b69ed4b2d190e887ed43e39bf"> 2398</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_MASK                       0xFFu</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga3c93e96482e5e842d2232a78bcdefa17"> 2399</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_SHIFT                      0</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga91f9916ffd10a07823488442d78b51bc"> 2400</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA_SHIFT))&amp;DAC_DATL_DATA_MASK)</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2d3ae44d77c6c039e134b60f5d0b8c70"> 2402</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_MASK                       0xFu</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga108839fa938503d4fe96793470af0565"> 2403</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_SHIFT                      0</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gade146a6428e1f7d95e4e379ba60ee7fc"> 2404</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA_SHIFT))&amp;DAC_DATH_DATA_MASK)</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa"> 2406</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5581f254327f3d4e57b161b5c771fb1c"> 2407</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga662e824677c1a7a94ddd36e90f3d37d5"> 2408</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad1df4286616f5369388e865f5f821ae9"> 2409</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga612ec408d340d5011ff4326eda077ae3"> 2410</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     0x4u</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga01791b2f636fa97d33fa49d410ca8b44"> 2411</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad"> 2413</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga956aa991114a1bb71a891e66d7092d1e"> 2414</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa"> 2415</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1f8eb9a96341365badba1280bed49e05"> 2416</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaedff72359a12b93e4b61a57a0613d3cb"> 2417</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     0x4u</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2b61f6fc85e9dc9d7c736055b47fadd1"> 2418</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717"> 2419</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga97aaa812a3938df3559cb40b893db431"> 2420</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga7e785d90fec3c1817fc53fea41f41644"> 2421</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga25e2afd71ee5cc41adde6f072c9d2604"> 2422</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac6dd81bc6500fc4b972c62bde339f31d"> 2423</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga32f43711fa193364231213bd67c989f4"> 2424</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc1973eafb50599b83de95422477a1f5"> 2425</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga495d0702c9899844340d198120a77e33"> 2426</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a"> 2427</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gae8835f0083d5a4e588402a32047e95cb"> 2428</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd"> 2430</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2062351429a9e737c0ac434488b59fe4"> 2431</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga28373e4d9ae322da4f6a37933a340b78"> 2432</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x6u</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga779629844ed0967b310e7f2721c54624"> 2433</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabfcb0420c4e52f927d23e6c28554d648"> 2434</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaad89dbfc60735cf12eb6cfff9157fffa"> 2435</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      0x18u</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gacc4542331c55b93fe589d439a69122f7"> 2436</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2084f4d4d9fd92156a8011e26ffb55a8"> 2437</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK)</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga091be41dfd851b71978ab7298c372292"> 2438</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga481f558223c5c36402bebe924bdd00a3"> 2439</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga329015367026aaee34f54edcbaab61bb"> 2441</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0xFu</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5d43a79719748e490a572fa6cdc75efe"> 2442</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga8047d00b752e60690bae95e47bd8d75e"> 2443</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga64b53e5effabf2e736fca6088752e6ea"> 2444</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0xF0u</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0ab880f693c25ecf491d3b76df611456"> 2445</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga63520cda0dd201e556b139f064b82ee3"> 2446</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc"> 2455</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x400CC000u)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;</div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gadfe0025fe66918c644e110c3b055c955"> 2457</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#ga3383b83a296ce0a5386a0d94195e8a99"> 2459</a></span>&#160;<span class="preprocessor">#define DAC1_BASE                                (0x400CD000u)</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gaffb5ff8779fa698f3c7165a617d56e4f"> 2461</a></span>&#160;<span class="preprocessor">#define DAC1                                     ((DAC_Type *)DAC1_BASE)</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ES;                                </div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERQ;                               </div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEI;                               </div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CEEI;                               </div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SEEI;                               </div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERQ;                               </div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERQ;                               </div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CDNE;                               </div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SSRT;                               </div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERR;                               </div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CINT;                               </div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>;                               </div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;       uint8_t RESERVED_3[4];</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERR;                               </div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;       uint8_t RESERVED_4[4];</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRS;                               </div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;       uint8_t RESERVED_5[200];</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI3;                            </div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI2;                            </div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI1;                            </div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI0;                            </div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI7;                            </div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI6;                            </div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI5;                            </div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI4;                            </div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI11;                           </div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI10;                           </div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI9;                            </div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI8;                            </div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI15;                           </div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI14;                           </div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI13;                           </div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI12;                           </div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;       uint8_t RESERVED_6[3824];</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR;                             </div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SOFF;                              </div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ATTR;                              </div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLNO;                       </div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFNO;                    </div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFYES;                   </div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    };</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLAST;                             </div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR;                             </div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOFF;                              </div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKNO;                     </div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKYES;                    </div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    };</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLAST_SGA;                         </div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR;                               </div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKNO;                     </div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKYES;                    </div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    };</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  } TCD[16];</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 2552</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 2553</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 2554</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 2555</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 2556</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 2557</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 2558</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 2559</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 2560</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 2561</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 2562</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 2563</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 2564</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 2565</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 2566</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 2567</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">/* ES Bit Fields */</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 2569</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 2570</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 2571</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 2572</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 2573</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 2574</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 2575</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 2576</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 2577</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 2578</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 2579</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 2580</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 2581</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 2582</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 2583</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 2584</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 2585</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 2586</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8110274a770ce169f7f5f3136b55431a"> 2587</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 2588</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 2589</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 2590</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 2591</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 2592</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 2593</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 2595</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 2596</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 2597</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 2598</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1</span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 2599</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 2600</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 2601</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 2602</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 2603</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 2604</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 2605</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 2606</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 2607</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 2608</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 2609</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 2610</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 2611</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 2612</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 2613</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 2614</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 2615</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 2616</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 2617</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 2618</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 2619</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 2620</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 2621</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 2622</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 2623</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 2624</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 2625</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 2626</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 2628</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 2629</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 2630</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 2631</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 2632</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 2633</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 2634</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 2635</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 2636</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 2637</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 2638</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 2639</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 2640</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 2641</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 2642</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 2643</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 2644</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 2645</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 2646</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 2647</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 2648</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 2649</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 2650</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 2651</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 2652</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 2653</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 2654</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 2655</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 2656</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 2657</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 2658</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 2659</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 2661</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 2662</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1db6175a973e40e11a4ac87ee231096"> 2663</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 2664</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 2665</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 2666</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 2667</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 2669</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 2670</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1057a8a3c0471a410d748cd532cce3"> 2671</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 2672</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 2673</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 2674</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 2675</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 2677</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 2678</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 2679</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 2680</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 2681</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 2682</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 2683</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 2685</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 2686</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 2687</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 2688</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 2689</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 2690</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 2691</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 2693</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 2694</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad52359ad6d26f38404b2fffde7f9305"> 2695</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 2696</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 2697</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 2698</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 2699</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 2701</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 2702</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0</span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga381ae16ec1d637479a855f345d3e160f"> 2703</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 2704</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 2705</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6</span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 2706</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 2707</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 2709</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 2710</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 2711</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 2712</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 2713</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 2714</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 2715</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 2717</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 2718</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 2719</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 2720</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 2721</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6</span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 2722</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 2723</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 2725</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 2726</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 2727</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 2728</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 2729</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 2730</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2</span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 2731</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 2732</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3</span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 2733</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 2734</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 2735</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 2736</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5</span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 2737</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 2738</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6</span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 2739</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 2740</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 2741</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 2742</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 2743</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 2744</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9</span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 2745</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 2746</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 2747</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 2748</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 2749</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 2750</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 2751</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 2752</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13</span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 2753</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 2754</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 2755</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 2756</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 2758</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 2759</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 2760</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 2761</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 2762</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 2763</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2</span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 2764</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 2765</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 2766</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 2767</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 2768</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 2769</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 2770</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 2771</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 2772</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 2773</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 2774</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 2775</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 2776</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 2777</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 2778</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 2779</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 2780</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 2781</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 2782</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 2783</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 2784</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 2785</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 2786</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 2787</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 2788</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 2789</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 2791</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 2792</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0</span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 2793</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 2794</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 2795</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 2796</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 2797</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 2798</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 2799</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 2800</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 2801</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 2802</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 2803</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 2804</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 2805</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 2806</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 2807</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 2808</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 2809</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 2810</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 2811</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 2812</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 2813</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 2814</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 2815</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 2816</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12</span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 2817</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 2818</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 2819</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 2820</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 2821</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 2822</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">/* DCHPRI3 Bit Fields */</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d1165f5fe24dfa63c7496f07b15e5e2"> 2824</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacae7dcb7b9055f80ce91ce52e36d57b6"> 2825</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabac1032f1fad2a3a27d92490812c6eb3"> 2826</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_CHPRI_SHIFT))&amp;DMA_DCHPRI3_CHPRI_MASK)</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef70570689d5f3d820526668a189e615"> 2827</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3efa0a806b45176edb7f736daf5ee774"> 2828</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    6</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb8c04abc8cce4060af92862f34ed168"> 2829</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35828808080f8f51927f8731cf8be7bd"> 2830</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    7</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">/* DCHPRI2 Bit Fields */</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa13f7f19a25ff7ec4c566803d9ab48b8"> 2832</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8e134ae4fb5fe5af8e99f78b9e7d958"> 2833</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc9d1829aeacdc6f53ebc706cbff015"> 2834</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_CHPRI_SHIFT))&amp;DMA_DCHPRI2_CHPRI_MASK)</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb7c0ad697d56ee419d906f85515f222"> 2835</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1bb0bb4e70fc28664327a789d7b3f174"> 2836</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    6</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d73d5f6aae29465206f72cda9bccde6"> 2837</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga139a8b64a74b8009c858a68687a388aa"> 2838</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    7</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">/* DCHPRI1 Bit Fields */</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a655b5899c5da64b36029329ff25fb8"> 2840</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3270315532805b61a878d4ab0e96045f"> 2841</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddf04b7fae51a71b6e019f4b9394d156"> 2842</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_CHPRI_SHIFT))&amp;DMA_DCHPRI1_CHPRI_MASK)</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a463897cc661b31a11d35fa0f31671a"> 2843</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88db9a46c344a07de9dc96e527e97e4f"> 2844</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    6</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14d7f4364a392f0b23a4effdf3f04f4a"> 2845</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga404b79e3e633ecb770dbf283d8b5fccd"> 2846</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    7</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">/* DCHPRI0 Bit Fields */</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1b7f82e1bbdb7b8e2f15cb88712022"> 2848</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae28baaa3d91720906d6880186c20f7c0"> 2849</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga64abfb2d5a1388fd8e110117715685a6"> 2850</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_CHPRI_SHIFT))&amp;DMA_DCHPRI0_CHPRI_MASK)</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad746dcaccbad5591a4c76f397bced727"> 2851</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58cc686267da58f32d00143ba6aa5044"> 2852</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    6</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga691357e0e7e7aea1147f26d3e7b39ad7"> 2853</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77a342f1130e8d8aaccfd88774100b38"> 2854</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    7</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment">/* DCHPRI7 Bit Fields */</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga105d024654066128f4e62f32f8ca830d"> 2856</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ae4f29819a1dfb16bbffee2db4d558e"> 2857</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae06b4c8f0c37e7dc457e9a43673cbe4e"> 2858</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_CHPRI_SHIFT))&amp;DMA_DCHPRI7_CHPRI_MASK)</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab10ff916f8dfc06df312689bd2dd36f5"> 2859</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga531216c2edb80108b8c4cd13883aef06"> 2860</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    6</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga544768122b9d6cea0945411c14c5f79f"> 2861</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2c636360eb68d654d17b99db5d849d6"> 2862</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    7</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">/* DCHPRI6 Bit Fields */</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30dc9b09d09c54838004e9c23a16c6b7"> 2864</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac12a93574812e9019f2e7dc31e844205"> 2865</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc1596123bcd7d1c8072729515b44d0f"> 2866</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_CHPRI_SHIFT))&amp;DMA_DCHPRI6_CHPRI_MASK)</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4b1d9494691bb0d118593c119789378"> 2867</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb900ebd7efd790f06ce39a68735defa"> 2868</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    6</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5c231f95cecf67801dc43ea987a5caf"> 2869</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga467da6c912746a19226a13ba1d2ff1c1"> 2870</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    7</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">/* DCHPRI5 Bit Fields */</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4f7ea16f3982b598833ea289b6af08e1"> 2872</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad92d72515f8f70aeaa7035139b95021e"> 2873</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66cfbbc9f5e4f86305937b1fffdc77df"> 2874</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_CHPRI_SHIFT))&amp;DMA_DCHPRI5_CHPRI_MASK)</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b37f0484175d7e23fd9827d59487a9b"> 2875</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b735d044c9d0e93aeed7f848065dabd"> 2876</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    6</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d8a7a23ba67b0dd3830251a3ce561d3"> 2877</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3872194e99a98cdae0e7378a3570774c"> 2878</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    7</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">/* DCHPRI4 Bit Fields */</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87796e0046313ec4aaf1b839a5e60dcf"> 2880</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad164e5f8091a94ef38abd6570d97b761"> 2881</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd84d94a94b70b261a2a49660f0035e9"> 2882</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_CHPRI_SHIFT))&amp;DMA_DCHPRI4_CHPRI_MASK)</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4a7bab4a376e47cbcc44e02cff09748"> 2883</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62b07715af664512e04bc2b02ca12993"> 2884</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    6</span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d848e32bb5131ea22811b9165d83d44"> 2885</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5f10de0dfe7e5561053741e9e38e371"> 2886</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    7</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">/* DCHPRI11 Bit Fields */</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b7b6d2e60a016af53e079b20cad7b99"> 2888</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga832f65fc63433161ecd5d5ffdfbd125d"> 2889</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec1d6da6f74d6a49cc3499e451acb9d6"> 2890</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_CHPRI_SHIFT))&amp;DMA_DCHPRI11_CHPRI_MASK)</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd5fcd0b0589ce541af05db3c94cf62e"> 2891</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d922595ae26b09e86e4c7a86a0a476f"> 2892</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   6</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa3fd877caf7576aa86d45cd74c2f14"> 2893</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd7793c7e5fb49aed57108e5fef14683"> 2894</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   7</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">/* DCHPRI10 Bit Fields */</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b501306e4d14b013245e0cc3b4758dc"> 2896</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932de8a8d3c8b2b657f415258c430d9"> 2897</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ee0614761b3613aab2fce3979145c3a"> 2898</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_CHPRI_SHIFT))&amp;DMA_DCHPRI10_CHPRI_MASK)</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf20edd13f4d37134819d152681b34b4e"> 2899</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga81809b2ae57f16cec20cb50f1a4a8b1e"> 2900</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   6</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9d675356e6d5951279c4781bb5a1c7"> 2901</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d6bb10c4809a0eb5120c5e7cdf6adfc"> 2902</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   7</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">/* DCHPRI9 Bit Fields */</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac782f5e68a3eef4653396b11311fc41b"> 2904</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga673fcc8804637150719453e55168fc66"> 2905</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga891fccde7e5bc5c0708b5f06996a7814"> 2906</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_CHPRI_SHIFT))&amp;DMA_DCHPRI9_CHPRI_MASK)</span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf6b71f66ce2e3113012b094e339c2c97"> 2907</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga369577ef8e1c3d9eb3756e1a37abe070"> 2908</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    6</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc613e99a97309c8ca4526630226676a"> 2909</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafabc45696d405cdb5aa873607867d490"> 2910</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    7</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">/* DCHPRI8 Bit Fields */</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44efc2d24b92142a4be64cae219e4313"> 2912</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9ee24ab908f6a1a3551e5ae4bf0bcad"> 2913</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2368732a13adfa212beaf45f72e6ee0"> 2914</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_CHPRI_SHIFT))&amp;DMA_DCHPRI8_CHPRI_MASK)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d73b58fdc371391eba07e59bec1292"> 2915</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb506e73fabed6916d50868ca9189bf4"> 2916</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    6</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga853ddcde9ef1ca6dcdb2a5742bb4c081"> 2917</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0717f20f481144abf2d14c7d9c67e289"> 2918</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    7</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">/* DCHPRI15 Bit Fields */</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9dff6549497c3518454e82bb9f5c88a9"> 2920</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e81f55c9806dcfa91352c763197b4cd"> 2921</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6deef7b34df8edee0b7ad30775cefbbe"> 2922</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_CHPRI_SHIFT))&amp;DMA_DCHPRI15_CHPRI_MASK)</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b39c6e0610362d59e6ff055e29f0192"> 2923</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad352f5ccc0fe19ea638ea2430ccc3afb"> 2924</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   6</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61fa9d2c60ec0993ecf63e1a3ed62e79"> 2925</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga54aaf25e501504bf8a36a571670118c2"> 2926</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   7</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment">/* DCHPRI14 Bit Fields */</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga908ef8df8e7d76968f5aec7100551634"> 2928</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga160b69c2c8a275120fefd8970b4731f5"> 2929</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24845399db7f9ae5525e83c66afb7223"> 2930</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_CHPRI_SHIFT))&amp;DMA_DCHPRI14_CHPRI_MASK)</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73cb4f5a8c28574c6d7b9548811bde25"> 2931</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1dd167f78a3ed39d0858085f54286371"> 2932</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   6</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcb3065c2c242e3728282cb36d891952"> 2933</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa7495718e9a8dc1cf79def8e6053472f"> 2934</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   7</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="comment">/* DCHPRI13 Bit Fields */</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9e91383771ebbcea15c43585eada037"> 2936</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71e8be2fe53b3e57287a73d382467140"> 2937</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1db4316293e7eda20fa296e51681172"> 2938</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_CHPRI_SHIFT))&amp;DMA_DCHPRI13_CHPRI_MASK)</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d0dba9a621669e28a8c6c557d962502"> 2939</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94fae69ff7774aa7d1f24fd8b2387a40"> 2940</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   6</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ad97c0ca8dfdd5152b2db375389908"> 2941</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga462e7c666fbe9d355893654f7fe52cd9"> 2942</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   7</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">/* DCHPRI12 Bit Fields */</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4a41c199e83720c8912622f921f3993"> 2944</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga463e67297f7a0d3b1c7c6799ac90fb15"> 2945</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ecccb191b6a4cd797b6353bba497f4e"> 2946</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_CHPRI_SHIFT))&amp;DMA_DCHPRI12_CHPRI_MASK)</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73ff6289479b47b9e3fd209fb447ef3a"> 2947</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2542343fffad88b0445eaa1d2db1e56f"> 2948</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   6</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6670cd9c6c3dba8c53f330f44c6ca328"> 2949</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5331565714ddd597bad4518d1c5317e4"> 2950</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   7</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment">/* SADDR Bit Fields */</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3dbf7c2ee61861c859e0cb3a420a77f8"> 2952</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02af13fd09f7b39e0fbbbb8e28ddcf4d"> 2953</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed2c0dfa4b40da7d754af68651980303"> 2954</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK)</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">/* SOFF Bit Fields */</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bca88a49fda82f9a61bb3d832a9c156"> 2956</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79f435a1aaf18a307644638b20599a9e"> 2957</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17c965464f8707b527e21600d136c450"> 2958</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK)</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">/* ATTR Bit Fields */</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2093ce5434ffef34988c7e74999edbee"> 2960</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      0x7u</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24d7778d89bba4e048649cfa85bbc2d3"> 2961</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f2bffdadee81034ea85759111dfc711"> 2962</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK)</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa09f9ea822cc0cfe20270611cf522cc"> 2963</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       0xF8u</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9f08d507f579493d605780d854404d6"> 2964</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga817a104659b44c38da980ccf0ca4f594"> 2965</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK)</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30f2f09fb581b8c9619414125cf3045b"> 2966</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      0x700u</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga815c285ac74667a99f2a7ce5e686641b"> 2967</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab86855f2aff624b11942ebf79dbcb1b6"> 2968</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK)</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga288d7e465abd4be34477ae308a9b0982"> 2969</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       0xF800u</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebf723df7b7cad164714583c0876a378"> 2970</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga820fb5655da874e3672c8608b18ecfc9"> 2971</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK)</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">/* NBYTES_MLNO Bit Fields */</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5898074fa37efdc15af6621cd8daa450"> 2973</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98cb66e15329c07a5b38d3d10c0d3dbe"> 2974</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0</span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga955150e5aaff65cceeb0e2fb0f08d6c6"> 2975</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK)</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">/* NBYTES_MLOFFNO Bit Fields */</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c3faf561a42d91448404d94823535ff"> 2977</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           0x3FFFFFFFu</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"> 2978</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ade3a2121a12d70dd34e978f92465e3"> 2979</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3059dc9418c2806216aa96ef75adb3fe"> 2980</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            0x40000000u</span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga761f3f81137087b195be0750f33d7c5a"> 2981</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafda1d79fea3353361f7ae8b49c44e20f"> 2982</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            0x80000000u</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fe83f71aff1752703f2ec145d70571a"> 2983</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">/* NBYTES_MLOFFYES Bit Fields */</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83bbf68562a7ac3e45fb940a1a7f18f8"> 2985</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          0x3FFu</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30c39f4b863f96ab4563e05480f0c63e"> 2986</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0</span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab46ecd8c1a7d2849248ee5ea3271873"> 2987</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac07412f8b58bca6703cf427a9ce2bbcb"> 2988</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           0x3FFFFC00u</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeebd8fdf6a54f6511b5bc65a6b139545"> 2989</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10</span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f73c3351f2fff2e2c04b2a03fabd506"> 2990</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76a7714303966593beffe85120eb3620"> 2991</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           0x40000000u</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a2d840f400f7f2e0bff92c1696d933b"> 2992</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30</span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fc0c1eff32a41d0111c33ae3ba4c130"> 2993</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           0x80000000u</span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35f2f83a6af667046813440107156960"> 2994</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">/* SLAST Bit Fields */</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bf83d5a89fb81000526efccd2390490"> 2996</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3cfd6e1dd2ee3e538fe847f51c51e9e9"> 2997</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaf7074ad8d4f6d4e0787cdd621f34212"> 2998</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK)</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment">/* DADDR Bit Fields */</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48e5c0ccc5f7c71ee28906182a7ff94c"> 3000</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga807c49b547c5b45c106ddc9f99a791c3"> 3001</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee85425c606207db16f18c9d16320d"> 3002</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK)</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/* DOFF Bit Fields */</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1132370cf369d1591e78a45fca94abc"> 3004</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeef657c3fd58c5d70e0d4934da146eb2"> 3005</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7265c52e974590b80f54802562c12b40"> 3006</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK)</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">/* CITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2e735a50b1a3e8dd35e863ccb9932dc2"> 3008</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             0x7FFFu</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f8d80baa5e4e362665d8eb9781b09da"> 3009</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f14dceacc2f8924097e69b1770cbff3"> 3010</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK)</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ca9c4d99839ee12bc10c712101038a"> 3011</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70c898d132a15d1d18b5a2d5863188a3"> 3012</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">/* CITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d3dc490db41703ee3444ab83abd49fc"> 3014</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            0x1FFu</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73c42915d2235324c9b45698eabb87b4"> 3015</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1175f3bd26aae1cad208710bdef5c4d4"> 3016</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK)</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cd979a0efa9045304d49655f57747ef"> 3017</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c85ee95c023b3a2705bc1b393d8261e"> 3018</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33cdcc8c02ec5cf42a01b86c0c2c6b52"> 3019</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f0a2f5fd8eaf8a52fcea91e57e48c11"> 3020</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8934a876cf4971db85286742f46b1ddb"> 3021</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">/* DLAST_SGA Bit Fields */</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1fd5a37254e4699b6c8a52601ae30d9"> 3023</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f56cf638102a09cb466aaa5b477a3d"> 3024</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             0</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga358ed52ff86816c240491d35576a8183"> 3025</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLAST_SGA_DLASTSGA_SHIFT))&amp;DMA_DLAST_SGA_DLASTSGA_MASK)</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9356cdce4f3a2f7986ce84cbb0cd31f"> 3027</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       0x1u</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga195c81979f073c246c7cfd65eb5beeba"> 3028</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      0</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d41b8ec510ae91e64c21d13721a272d"> 3029</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    0x2u</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e62ac93fd0c7b4f8a78612dc83d67a4"> 3030</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d795eca7173289b56fc862abbf6703"> 3031</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     0x4u</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72ab8889d41c8ab88cea74dcb81d0f00"> 3032</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c490f9434d06e1bf11f5d5701dd546e"> 3033</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        0x8u</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932e5b14fcfbde57315d875dc3288fd"> 3034</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c5b388126424c012533eec1020e15d"> 3035</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         0x10u</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac36360d5090fc436e557ad8859046c4"> 3036</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb6466fd98e1ae2a8f7a682124192b97"> 3037</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  0x20u</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661ffd80f2647e1b9494de637a8a89bf"> 3038</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e57ad208a3340d3f00b4470e5d039ff"> 3039</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      0x40u</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74b734e2edf221545bb66ade093a8875"> 3040</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63a7af3b93217908bd0f7e6aa569b0b5"> 3041</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        0x80u</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb03d2516c82508167b19a28d81055a3"> 3042</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46d684508f50948c307efc8c3411345f"> 3043</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 0xF00u</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab34f787f2b2a3a927614699cfe50051d"> 3044</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6215f32eef477970761eb917884b6fa7"> 3045</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK)</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ff3a4e1294d6ea9b00b675241d79a60"> 3046</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         0xC000u</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5c958b45ed9544b9877d50b330f2115"> 3047</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabf096c1882a693d928756d1dbaba8ece"> 3048</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK)</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">/* BITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae018437bb5b22efe7ef42c909c0ddc3e"> 3050</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             0x7FFFu</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac759c623fdfd96b0bb47471802d9dba8"> 3051</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga380cdfa3ebd8d6413ebefa25de22b4de"> 3052</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK)</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ae8b9da1a0c899d39608bc0b92ddd43"> 3053</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd481ef160447f9125c779d6483649f0"> 3054</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">/* BITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e5cea6df954df3bc7501c0074e7c52b"> 3056</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            0x1FFu</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6528aadc37f35d20d63354f8b755d11e"> 3057</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03d7581566df49ec66bd0f49c364ef6c"> 3058</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK)</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae29d9573a40f548fb59ef26557d43df"> 3059</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac10d4afb5b6f8caa42e7ef897b700cd6"> 3060</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"> 3061</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778135a3df3e1f1696c74d53062dbe27"> 3062</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga140716200d5f09b3f8819f8794444008"> 3063</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 3072</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;</div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb"> 3074</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[16];                          </div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 3105</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 3106</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 3107</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 3108</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 3109</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 3110</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 3111</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 3120</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;</div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 3122</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">   -- ENET Peripheral Access Layer</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIR;                               </div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIMR;                              </div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDAR;                              </div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDAR;                              </div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;       uint8_t RESERVED_2[12];</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR;                               </div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;       uint8_t RESERVED_3[24];</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFR;                              </div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSCR;                              </div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;       uint8_t RESERVED_4[28];</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIBC;                              </div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;       uint8_t RESERVED_5[28];</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;                               </div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;       uint8_t RESERVED_6[60];</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PALR;                              </div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAUR;                              </div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPD;                               </div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;       uint8_t RESERVED_8[40];</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IAUR;                              </div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IALR;                              </div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GAUR;                              </div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GALR;                              </div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;       uint8_t RESERVED_9[28];</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFWR;                              </div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;       uint8_t RESERVED_10[56];</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDSR;                              </div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDSR;                              </div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRBR;                              </div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;       uint8_t RESERVED_11[4];</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSFL;                              </div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSEM;                              </div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAEM;                              </div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAFL;                              </div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSEM;                              </div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAEM;                              </div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFL;                              </div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIPG;                              </div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTRL;                              </div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;       uint8_t RESERVED_12[12];</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TACC;                              </div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RACC;                              </div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;       uint8_t RESERVED_13[56];</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_DROP;                       </div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_PACKETS;                    </div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_BC_PKT;                     </div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_MC_PKT;                     </div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_CRC_ALIGN;                  </div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_UNDERSIZE;                  </div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_OVERSIZE;                   </div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_FRAG;                       </div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_JAB;                        </div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_COL;                        </div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_P64;                        </div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_P65TO127;                   </div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_P128TO255;                  </div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_P256TO511;                  </div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_P512TO1023;                 </div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_P1024TO2047;                </div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_T_P_GTE2048;                  </div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2f08e7f7cfd2177600bd0e5c19ca2af8"> 3203</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2f08e7f7cfd2177600bd0e5c19ca2af8">RMON_T_OCTETS</a>;                     </div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_DROP;                       </div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_FRAME_OK;                   </div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_1COL;                       </div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_MCOL;                       </div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_DEF;                        </div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_LCOL;                       </div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_EXCOL;                      </div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_MACERR;                     </div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_CSERR;                      </div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_SQE;                        </div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_T_FDXFC;                      </div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac9860c30ae86cbe7abeb0e73b37d9070"> 3215</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac9860c30ae86cbe7abeb0e73b37d9070">IEEE_T_OCTETS_OK</a>;                  </div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;       uint8_t RESERVED_14[12];</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_PACKETS;                    </div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_BC_PKT;                     </div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_MC_PKT;                     </div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_CRC_ALIGN;                  </div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_UNDERSIZE;                  </div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_OVERSIZE;                   </div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_FRAG;                       </div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_JAB;                        </div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_RESVD_0;                    </div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_P64;                        </div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_P65TO127;                   </div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_P128TO255;                  </div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_P256TO511;                  </div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_P512TO1023;                 </div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_P1024TO2047;                </div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMON_R_P_GTE2048;                  </div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae0328955a2dac2d2e01ab07460c97444"> 3233</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae0328955a2dac2d2e01ab07460c97444">RMON_R_OCTETS</a>;                     </div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae581b76661d5196dc0c428dd145f1a3b"> 3234</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae581b76661d5196dc0c428dd145f1a3b">RMON_R_DROP</a>;                       </div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aadf41d92c39cefc2ffaa21d99dedea9c"> 3235</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aadf41d92c39cefc2ffaa21d99dedea9c">RMON_R_FRAME_OK</a>;                   </div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_R_CRC;                        </div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_R_ALIGN;                      </div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_R_MACERR;                     </div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEEE_R_FDXFC;                      </div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a3f607984eaeb0167ed72fe9abe489a2b"> 3240</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a3f607984eaeb0167ed72fe9abe489a2b">IEEE_R_OCTETS_OK</a>;                  </div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;       uint8_t RESERVED_15[284];</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCR;                              </div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATVR;                              </div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATOFF;                             </div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATPER;                             </div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCOR;                             </div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATINC;                             </div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATSTMP;                            </div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;       uint8_t RESERVED_16[488];</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TGSR;                              </div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR;                              </div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR;                              </div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  } <a class="code" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>[4];</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;} <a class="code" href="struct_e_n_e_t___type.html">ENET_Type</a>;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">   -- ENET Register Masks</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">/* EIR Bit Fields */</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabded92ce4206647b27b1107db2bb5088"> 3267</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   0x8000u</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga40800c9bb4d99721c93e7d7031f96300"> 3268</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  15</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae746d0a643c9d6e39e07623a1d944acc"> 3269</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   0x10000u</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad811839fe8168bdb1e55007a785d132b"> 3270</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  16</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fbd5b05a2c5421000b0a2aa1ee1565a"> 3271</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     0x20000u</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaca3f3ef47646913b04686a282364408d"> 3272</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    17</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga23e353e0ca4a78c50becad48aa46c4ec"> 3273</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_MASK                        0x40000u</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabdf57205ac58e2b4015341f739ee1150"> 3274</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       18</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6bcda0d283c8681a624a9486dc5aedd3"> 3275</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN_MASK                         0x80000u</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fe318423bbdaea2e6d5731654850bc1"> 3276</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN_SHIFT                        19</span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaadac5817effd9bee22c9669a636d9f33"> 3277</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL_MASK                         0x100000u</span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabcf1f78dde9d0ffc62f86c1098c3f1ff"> 3278</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL_SHIFT                        20</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdf52f6f451888ba1f10482ecc54c5ae"> 3279</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC_MASK                         0x200000u</span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5df6240f71313895d446771dfbeec69"> 3280</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC_SHIFT                        21</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3f96770a7d989e647572c6dfb8c512fc"> 3281</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_MASK                      0x400000u</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab32cc5037fa08d0be050eaa706ac2822"> 3282</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     22</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7950e8d1394fd92eb09a2ce4623ab83"> 3283</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII_MASK                        0x800000u</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad724bdc9149fc578f9c331bdfcef004f"> 3284</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII_SHIFT                       23</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf8eb82815708cb73c87988dea057aa19"> 3285</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_MASK                        0x1000000u</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad60f05312b15d4abba4d24862c5acbcd"> 3286</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       24</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a20a0e36978d9064e91cce092593fed"> 3287</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_MASK                        0x2000000u</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b2d30f7f3e517d68feba7edd38c0c9c"> 3288</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       25</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8ba9c1624177eb39a170b3b365859ced"> 3289</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_MASK                        0x4000000u</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa855bd984448a54af78d55584c066594"> 3290</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       26</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga06433ca8a67a5460754fe9b2074d8520"> 3291</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_MASK                        0x8000000u</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaefe127d672dddef700ffb0f0cac33df7"> 3292</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       27</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga172383b70c089716b68b3ffa7c6a5cd9"> 3293</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_MASK                        0x10000000u</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaf2ca77536e8dbd47979124db1d4cb3c"> 3294</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       28</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2ee6dd7628d551b9a94c482a567d21fa"> 3295</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_MASK                       0x20000000u</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga316dbe501e294bfeedecda20bb81cdc6"> 3296</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      29</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0d5f950cb5b2252eda9744944f88f17"> 3297</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_MASK                       0x40000000u</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde85bd2d6099ccd0d7b5a48b648a3b2"> 3298</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      30</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment">/* EIMR Bit Fields */</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf036db440c529ff6fefcb0117db93840"> 3300</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  0x8000u</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ae1d93529feddafe084f0c4709758b1"> 3301</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 15</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb2e7c3e600fe3ea3694c9ebf8460f93"> 3302</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  0x10000u</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7af0adce91f65d4127770cbea42a00e7"> 3303</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 16</span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5a8c25f893ae181e80d0be797b4629f3"> 3304</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    0x20000u</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a9b8710bbb85a58d145dc2b9ad55499"> 3305</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   17</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga87222507fb9ff6ab830bc2547170ec28"> 3306</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_MASK                       0x40000u</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga33f60d12aece934e2487e49ce770df3c"> 3307</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      18</span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed618c09cc7404a695cd7b2b9d488c4d"> 3308</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_MASK                        0x80000u</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ca7ee192fb843e401b068f700a46880"> 3309</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       19</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad54230a57ae1121bab21b886686e7e10"> 3310</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_MASK                        0x100000u</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadc63c149d082277bddef529b116ba5a7"> 3311</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       20</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0bf96f263256f08db96c8f360fae4f14"> 3312</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_MASK                        0x200000u</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac03f587cafc7bd0f14a6fefd20652d22"> 3313</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       21</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3934d5654ba643ea4b989b299418dc22"> 3314</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     0x400000u</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37f7aee11fab88919e4c11f1a916bdb4"> 3315</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    22</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga76b5d13b0a814e6201d6d4815bf5afbd"> 3316</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_MASK                       0x800000u</span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6d43005c24a4fc636a2c1310aae4225"> 3317</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      23</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade7a0df0826b6d0c11f3b0e545e17535"> 3318</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_MASK                       0x1000000u</span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab1b2e526363f6abb22c5d228e8bfb461"> 3319</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      24</span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa22528ac89efc6fe663951b8c3eac045"> 3320</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_MASK                       0x2000000u</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78a295cf5fe590daeb081dafd03a9155"> 3321</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      25</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9fddede3e716f3928faff0eb39509275"> 3322</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_MASK                       0x4000000u</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac105b6e74a6dea995d1aba52557c6652"> 3323</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      26</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82cff30c63a5da6e1c8f258ec2ba58b6"> 3324</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_MASK                       0x8000000u</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab7b9fcb8d862613d25705d25cde3bc2d"> 3325</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      27</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab98df36a19739e86d31288f174b02808"> 3326</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_MASK                       0x10000000u</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf521660efa515ae8165bfae1239c623d"> 3327</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      28</span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae9646ae2a082e18adeb6a1c2e654a821"> 3328</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_MASK                      0x20000000u</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad0fc34be1abc0e6059feb0ac0f7e7db1"> 3329</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     29</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58e5d69da07a75b36ef7d5fe01b5275d"> 3330</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_MASK                      0x40000000u</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga21dfb3f07aa8f8591b954d3a3e91cd81"> 3331</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     30</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">/* RDAR Bit Fields */</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf4ddad52a6258f0e5958ab67f26a5a00"> 3333</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f04308372016c60e2cb80485451e9d9"> 3334</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     24</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">/* TDAR Bit Fields */</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5758f935dabab51a86c68161bce5be1b"> 3336</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae2d1ffef71e20daf95833ce26619b212"> 3337</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     24</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b154308b2f4ab59eb5e0bed4f38cb70"> 3339</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_MASK                      0x1u</span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga717ccaad52747f6a8be4eae66d95d178"> 3340</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     0</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga126db2064186c551ab345ff5331b943b"> 3341</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    0x2u</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga789e6666f8a77f5f64c74bbf4bd52767"> 3342</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   1</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9f26b8af41cbdc78fce749af85c7c31"> 3343</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    0x4u</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga67e75bc314dd2ad2b5c2c5367bde4a2b"> 3344</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   2</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac1e535ecbb3cecb46d9275e29aa275d6"> 3345</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      0x8u</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf2e49f4bcbb2769aa54a34eb456ca6e1"> 3346</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     3</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae1ce5dc6adb44fd0791cd21440c18f44"> 3347</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_MASK                     0x10u</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fdd6a1319857e1de70d68c4dd02685"> 3348</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    4</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0ac795d0ce9073caa7812af08d401bd2"> 3349</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      0x40u</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf285ad3a1ec1a22c29463f3c5ce55629"> 3350</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     6</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94a800b28e1ec6fbf2e6a237abe50dc6"> 3351</a></span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_MASK                     0x80u</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga265342bcbd0f282f5fbd894bb7e5191c"> 3352</a></span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_SHIFT                    7</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">/* MMFR Bit Fields */</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9059e7e576983c3c51723ee135d4e244"> 3354</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_MASK                      0xFFFFu</span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6293f53a8dbb48f6ae13d9ea7717293"> 3355</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     0</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab9b153fc08d016ffe1c732b01889f1de"> 3356</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_DATA_SHIFT))&amp;ENET_MMFR_DATA_MASK)</span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac8464f2aec3816fb4088c18ff6a85f54"> 3357</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_MASK                        0x30000u</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9559ded561df2769ecd05aed1233943a"> 3358</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       16</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafa7ca4280c54ec8d167eff14acf8cac2"> 3359</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_TA_SHIFT))&amp;ENET_MMFR_TA_MASK)</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3325bdb05d05a8ec384202a6537a7f9f"> 3360</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_MASK                        0x7C0000u</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacb92c97e6dc7b0e466141a7f7cb63f4d"> 3361</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       18</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8279a64d4827ed6f212bb99f7904bc13"> 3362</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_RA_SHIFT))&amp;ENET_MMFR_RA_MASK)</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94bdc2ca69bff166783ef7c044c025b4"> 3363</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_MASK                        0xF800000u</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0551254f9579ac5acce7a3d8d22d808"> 3364</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       23</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabc1d7007e1d9cee9e24f31a8c289f375"> 3365</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_PA_SHIFT))&amp;ENET_MMFR_PA_MASK)</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga90049372c88bf3a759aecb3b9ab7208d"> 3366</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_MASK                        0x30000000u</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c7887926bc9935d7fd783894fb4a34c"> 3367</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       28</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac00d5a828e48d9012aacde18087a622c"> 3368</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_OP_SHIFT))&amp;ENET_MMFR_OP_MASK)</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga98ea3eee6cc1ad4be4cd471b4adfd876"> 3369</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_MASK                        0xC0000000u</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabff166a3d09c782f336fac767d5ab5ab"> 3370</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       30</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga674fe7443651f825f3b58144847a7f91"> 3371</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_ST_SHIFT))&amp;ENET_MMFR_ST_MASK)</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment">/* MSCR Bit Fields */</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1cb1a68c64288642ffaba2a5866990cc"> 3373</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 0x7Eu</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82d16561cec7a3078e68de4d7c9c72f2"> 3374</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                1</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99659f5579cf09698781ff2928e82e2e"> 3375</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_MII_SPEED_SHIFT))&amp;ENET_MSCR_MII_SPEED_MASK)</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9387f22e8849499571e0755718ff4d73"> 3376</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   0x80u</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa4bd1e56f919591ae627d376271da560"> 3377</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  7</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0be3bf4ebe6e922406c96f80faf3481"> 3378</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  0x700u</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78800fa8f2240e5d4c1ce06aa39a822e"> 3379</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 8</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga334350e40871b467d4f021a32485cdc2"> 3380</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_HOLDTIME_SHIFT))&amp;ENET_MSCR_HOLDTIME_MASK)</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">/* MIBC Bit Fields */</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeab1ad7fdf634ff335c571ce0fcdbb71"> 3382</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 0x20000000u</span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8bea19b7c620aa6b2af56b9d71da03b6"> 3383</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                29</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga780d8649845f0cce4e56318e194df98c"> 3384</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  0x40000000u</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae8f76b07c6b9f2fc82ebad5baacc2a7"> 3385</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 30</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e0763360e871b1a1f7e989f5695ece3"> 3386</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   0x80000000u</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb11718d0241c2e441cc2eb36d9d9e6e"> 3387</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  31</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0d93b88f79d8bdd51bb415a1ff84dd65"> 3389</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_MASK                       0x1u</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga282373d2872e9226759336d35bb56c0a"> 3390</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      0</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58442922cdcafe3b6d538552b38f4899"> 3391</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_MASK                        0x2u</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6fd2d01580d2b9cbe640d0af201ea723"> 3392</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       1</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga117cf78ff620b783e4dc4156ad1a735b"> 3393</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   0x4u</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaef1228d5d365350c81bf4bf641ad3dd4"> 3394</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  2</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac7ad0640855d497207c29e8558341616"> 3395</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_MASK                       0x8u</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd47b61ac9aecad49dd266ff3421b98f"> 3396</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      3</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf7ca1d57cd7888b1cb6e0d6834eeba06"> 3397</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     0x10u</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbd6d9ebd1bfe9b4271864e5148765ba"> 3398</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    4</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e58a40675d508a7590ae8bb7839c415"> 3399</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_MASK                        0x20u</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e69724dd9dc3b78523a31f53a661f4f"> 3400</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       5</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9064baf1508e639692ce75025526d32f"> 3401</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  0x100u</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9920faf83d3b2ac7afe335d818119e14"> 3402</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 8</span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad12b342c371a09b9fa529abf0df4df3d"> 3403</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   0x200u</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae380a88454073abac2947ac8a5959880"> 3404</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  9</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab6a8c4abb6a9bd525324ca790a9255bf"> 3405</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_MASK                      0x1000u</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0aa5cc8815e76a8054a4dc13c5006118"> 3406</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     12</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga664fa2802383748f83527ad422cede34"> 3407</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     0x2000u</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace2ee9a69ab345416d6f15835b49f689"> 3408</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    13</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab00e088ecf7a8439af6dfc86951e65a9"> 3409</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     0x4000u</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacc33ea25694cc26264d3bec46a69fa2d"> 3410</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    14</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37304dd0d74e9be8367adad2e57ce358"> 3411</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_MASK                       0x8000u</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01c9e6e46880a41e6219729598048b1e"> 3412</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      15</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e61cf8300255cf3f9873a6bd9e1ffe6"> 3413</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     0x3FFF0000u</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga835b5d285dad4b324f26c4edcc4e00d1"> 3414</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    16</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec423542908c9af09d60a00a42243f02"> 3415</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MAX_FL_SHIFT))&amp;ENET_RCR_MAX_FL_MASK)</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2674365ca4dece5419e50ec62cfdd87c"> 3416</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_MASK                        0x40000000u</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd7c089e6785c4900d6fc5491db4f5ce"> 3417</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       30</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01f144e600f9007df4d9cdc9d7f3879a"> 3418</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_MASK                        0x80000000u</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e192fa69584cca04e717c077d1bf702"> 3419</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       31</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99d109b14e8bda3be968900968045b8d"> 3421</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_MASK                        0x1u</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f1db14f8c66c67580cb518d13f99cc5"> 3422</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       0</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf5843a438d25920ade38488aa66a81c"> 3423</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_MASK                       0x4u</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga65366ef60776e87cc2a287656568fb8e"> 3424</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      2</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71a1167639f6bec0334adb16cdc8e049"> 3425</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  0x8u</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga100df2882bc10658b602c3b2f90c0ed3"> 3426</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 3</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58df374de0ed871ab2ca078de9dbea40"> 3427</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  0x10u</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78f8c9e05c33991ec790011804fee80d"> 3428</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 4</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bfa977a883b14b1f86c879e0a31ef5b"> 3429</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     0xE0u</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1916110879ce7cd7c03a5aa919a26914"> 3430</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    5</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e0eea8e7474ee69a76c7d909b7e8217"> 3431</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDSEL_SHIFT))&amp;ENET_TCR_ADDSEL_MASK)</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeb5338e8af454ab3ef6c6941db06157b"> 3432</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     0x100u</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cecb548325189373066c8844f4d9bc4"> 3433</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    8</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad9cf76ede816b109e58a7ad51288ef8f"> 3434</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     0x200u</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3332e52d1af57a1516fcb08b76c128ee"> 3435</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    9</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment">/* PALR Bit Fields */</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4233569659da9e3d013421bd1e12b49"> 3437</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad11fbf90382ecfe565772e12e3997557"> 3438</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   0</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga990e2f0f1e734c1bfd249159926a49c3"> 3439</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PALR_PADDR1_SHIFT))&amp;ENET_PALR_PADDR1_MASK)</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment">/* PAUR Bit Fields */</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac3d991850141898124542b0eafdd1419"> 3441</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      0xFFFFu</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga52173426863fc14a746a5c85d5a3ac12"> 3442</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     0</span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3159a924961395aaf0c16ed5e44f7c34"> 3443</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_TYPE_SHIFT))&amp;ENET_PAUR_TYPE_MASK)</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga704d9ce6ebfb6b00ae75c12cd226c30c"> 3444</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a4febd50d867c00d02977b3a4a865dd"> 3445</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   16</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga177d37e2b7ec40d918363854e76f0d51"> 3446</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_PADDR2_SHIFT))&amp;ENET_PAUR_PADDR2_MASK)</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">/* OPD Bit Fields */</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1c63364c148916da71bb917ea8d96adf"> 3448</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  0xFFFFu</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cd72f21fa65e5ce01260fdf303bc9e2"> 3449</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 0</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga541dcbba44e5eff5ae1d0cb74b5a55af"> 3450</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_PAUSE_DUR_SHIFT))&amp;ENET_OPD_PAUSE_DUR_MASK)</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga91f8d538d8541612f56f3a8e42d99c92"> 3451</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga775f746ec6513ddb5be567b51b1b8c1b"> 3452</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    16</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac6895ba9997a60b06b3a1a85e18259e7"> 3453</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_OPCODE_SHIFT))&amp;ENET_OPD_OPCODE_MASK)</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">/* IAUR Bit Fields */</span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2883158c5de2f27f29274ce0251b2f81"> 3455</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga305ef40dd7fb1f6e7e0f4ba815db5210"> 3456</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   0</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43bd5e0645a476549c8662de0249e426"> 3457</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IAUR_IADDR1_SHIFT))&amp;ENET_IAUR_IADDR1_MASK)</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">/* IALR Bit Fields */</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae646937c25a2d20a02a2afc7937f9f97"> 3459</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadbb5d746c302629f7ed6dab197c0ed89"> 3460</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   0</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18aa21555b866b9c80f3e29a43b650cc"> 3461</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IALR_IADDR2_SHIFT))&amp;ENET_IALR_IADDR2_MASK)</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment">/* GAUR Bit Fields */</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ae8043e613c7d0e8962e60b02b9bb04"> 3463</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38d4ad90575393e3e79e9436421a71b4"> 3464</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   0</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18686df13fea6ddef8e4e7583648df89"> 3465</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GAUR_GADDR1_SHIFT))&amp;ENET_GAUR_GADDR1_MASK)</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/* GALR Bit Fields */</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e26a6cd7140a83bfb1209d2359f3442"> 3467</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga972b44abee90b40667709db22c6263a1"> 3468</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   0</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac34b31c0ced54db9a6d54a2ba5151cad"> 3469</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GALR_GADDR2_SHIFT))&amp;ENET_GALR_GADDR2_MASK)</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="comment">/* TFWR Bit Fields */</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabf947dfd1da7311bb46602d7415a343d"> 3471</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      0x3Fu</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga20649e66e27490be23302b4c87e979b8"> 3472</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     0</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga577c730841ebdcb31dad8bf4a8d864bb"> 3473</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_TFWR_SHIFT))&amp;ENET_TFWR_TFWR_MASK)</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbad9065556d81ffdbabd31915eb15b9"> 3474</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    0x100u</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b3c1b7265098b5395df3ed3679058a0"> 3475</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   8</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment">/* RDSR Bit Fields */</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab49b1d2ba8d51579828593849f9f9f0d"> 3477</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1afaef178575034556d8e580d5fe0c84"> 3478</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              3</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga49d871cbe8f6320beb777362b427fea6"> 3479</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDSR_R_DES_START_SHIFT))&amp;ENET_RDSR_R_DES_START_MASK)</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment">/* TDSR Bit Fields */</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fd3699cfea6036741e57fde2c14259b"> 3481</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga46f0734fb316af30bafaaaf1f33cc24a"> 3482</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              3</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga53841baf2c5ce76e02763f85cb9bca43"> 3483</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDSR_X_DES_START_SHIFT))&amp;ENET_TDSR_X_DES_START_MASK)</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment">/* MRBR Bit Fields */</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga376edb2860d9c55545ca78616f7d81f3"> 3485</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                0x3FF0u</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97d12f7cd393b851484d3bbdcd4614b2"> 3486</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               4</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga236137ed06ec6b5e9bab8e945351da71"> 3487</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MRBR_R_BUF_SIZE_SHIFT))&amp;ENET_MRBR_R_BUF_SIZE_MASK)</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">/* RSFL Bit Fields */</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga415bf81c3a615e8ee3c7cd5dddc5a9a2"> 3489</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           0xFFu</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d10ff4a7b7abbe2f089ccc4dddcdd46"> 3490</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          0</span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8fab46c0b08cc69ffba1bdce893dc57e"> 3491</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSFL_RX_SECTION_FULL_SHIFT))&amp;ENET_RSFL_RX_SECTION_FULL_MASK)</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment">/* RSEM Bit Fields */</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7efbed880ef6db92d0b5afa9584e4a55"> 3493</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd36b25a63e3ac019e1d718bb419f6b0"> 3494</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         0</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9332cfad9880fac4809423931950e77"> 3495</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment">/* RAEM Bit Fields */</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37982efb14bcd40ca10c696e7368dce2"> 3497</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad89e89d3db86bdebd82cba2f2994e4df"> 3498</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          0</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf15ad096303b974696f055666297cf38"> 3499</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&amp;ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">/* RAFL Bit Fields */</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b79bb95900a65117a1e64a98e0ca741"> 3501</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b190ba30467b67b3d17589f3f193475"> 3502</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           0</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab63ee8b6dcb24483573b2ef4d95c09e9"> 3503</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAFL_RX_ALMOST_FULL_SHIFT))&amp;ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">/* TSEM Bit Fields */</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2e0f28c4f62db96b87ef5ad97474613d"> 3505</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga246af0bfb3c58b0af12dc0baf7142256"> 3506</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         0</span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade2d164f1caaf77f9495ef0a25067e7e"> 3507</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&amp;ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">/* TAEM Bit Fields */</span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga477a6ff29213fd6111ad7c072547a40d"> 3509</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c41b19807f3598aa5cee0bf72c6c03f"> 3510</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          0</span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga985ae361e883de48b09f629a84cff541"> 3511</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&amp;ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">/* TAFL Bit Fields */</span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae28ae12fc0e108d7d8d82efce1d3d016"> 3513</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8667ed29a0d85d764598142ed22744c9"> 3514</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           0</span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae7c579eb1b431bcaa54c840755d9dea0"> 3515</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAFL_TX_ALMOST_FULL_SHIFT))&amp;ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">/* TIPG Bit Fields */</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga762834c2d579052c47b81ddf501514e1"> 3517</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_MASK                       0x1Fu</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabab61fb9b318b0019d086418cc90f1f7"> 3518</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      0</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7414200ac00eb81e47fa4f8edf6dbc68"> 3519</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TIPG_IPG_SHIFT))&amp;ENET_TIPG_IPG_MASK)</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment">/* FTRL Bit Fields */</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05457257c070632d99a2691b0859b4a9"> 3521</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  0x3FFFu</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde46c4ee41f8745b475d4d715455332"> 3522</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 0</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b2ab08109ba85730009d0705983cb1"> 3523</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_FTRL_TRUNC_FL_SHIFT))&amp;ENET_FTRL_TRUNC_FL_MASK)</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">/* TACC Bit Fields */</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga88e7d546b2d5198aaecb2755eeaca679"> 3525</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   0x1u</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad6be72a0d8613b7d2e2a173821caf724"> 3526</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  0</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae79332fd3040e628268621a4525f8ce1"> 3527</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     0x8u</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf007c15a11d87397188a6d940575309f"> 3528</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    3</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad5d647fe5be39e4571d94f84415f4613"> 3529</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    0x10u</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1ab45d57f4375fd64bc08ca9cb53341b"> 3530</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   4</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment">/* RACC Bit Fields */</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafe0e825e683582136a9e9c723b59119a"> 3532</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_MASK                    0x1u</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad53cc0a7d4324a869efd43688f6bb88e"> 3533</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   0</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa80ccc3df7b2b157efa6363fa2cbb66f"> 3534</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     0x2u</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdb8d85ecbbc4e98709f880277fd4e3c"> 3535</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    1</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga853ee7c551a69a87b8bb9feb9e6bcd42"> 3536</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    0x4u</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5fc6d1cec21b565a6c3a6fba5b9b61a4"> 3537</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   2</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga591e216898eadc84023405031bd74543"> 3538</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   0x40u</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga64a03ab6a1228c5c8f9cad7d7b9444da"> 3539</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  6</span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac74a3eea05cf48034e6891edbbf92428"> 3540</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   0x80u</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa96c07fba3d15bc1cdd32bd4f7b94998"> 3541</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  7</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">/* ATCR Bit Fields */</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad410926040b6756be05d2278d21dea59"> 3543</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_MASK                        0x1u</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf76be9f51320e23fe6b987d73a2b167b"> 3544</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       0</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga101674b5d969a97f418b6e7e60b4814d"> 3545</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     0x4u</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace9d24d80cada8d29ddfc2d9c97595ba"> 3546</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    2</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga95712a56ae929380d83cd69b67781877"> 3547</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    0x8u</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeee97384c53d1b0f6cd3780fd1d2f1db"> 3548</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   3</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c11ce9b10275a6765a5ede784b2bf1f"> 3549</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     0x10u</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa3174823ddaff2166b78849f64a51785"> 3550</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    4</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga77bb996851465816022bc4775156bcfc"> 3551</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    0x80u</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga132378b49192464e6f7f3246b9c07d11"> 3552</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   7</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3a0c41e65b6be0a4ecf7952cd4ba33a9"> 3553</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   0x200u</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5920e6dc52564ba30bf8426b5cc14071"> 3554</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  9</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd8fe80e2e9c0c195beaf224632d0e65"> 3555</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   0x800u</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad427aa0f3d7b6595aaf79996904fe1ff"> 3556</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  11</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga183333c88147503540c9c79d092d5799"> 3557</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     0x2000u</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac12640c8f8383b91eafd801f7d13f218"> 3558</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    13</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">/* ATVR Bit Fields */</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2714eeb8f8fc55584ae1f08903279268"> 3560</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf39338513eb4396791bd615bac83c136"> 3561</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    0</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaccf108190376691ed3da804f145e3371"> 3562</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATVR_ATIME_SHIFT))&amp;ENET_ATVR_ATIME_MASK)</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">/* ATOFF Bit Fields */</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71beb7d6b82e503c872b4ca86033742d"> 3564</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ee3bf7413489ccf980bb573591e692e"> 3565</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  0</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5cf0d0c54f14f61d08d74f45edae8b40"> 3566</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATOFF_OFFSET_SHIFT))&amp;ENET_ATOFF_OFFSET_MASK)</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment">/* ATPER Bit Fields */</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga86f89e80c9b16d19744517af3d775f57"> 3568</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadef7d222ae0f44afa4379b3a27e89978"> 3569</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  0</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab2418a9dfbf8e0b5c7dd20714c14f791"> 3570</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATPER_PERIOD_SHIFT))&amp;ENET_ATPER_PERIOD_MASK)</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment">/* ATCOR Bit Fields */</span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacbd6f1547546f95562a646e40ab095d3"> 3572</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_MASK                      0x7FFFFFFFu</span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b25c79c73597f4700107d56a1cdcd91"> 3573</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     0</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97bb4a4c75d59a21afb9972077f03374"> 3574</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCOR_COR_SHIFT))&amp;ENET_ATCOR_COR_MASK)</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment">/* ATINC Bit Fields */</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga658c4082b327e6291ea190f5d2e7b8b6"> 3576</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_MASK                      0x7Fu</span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga876ed9c5bafbfc5e251c600dc3b1af58"> 3577</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     0</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d15793d8ec37eb9f5c397303276da52"> 3578</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_SHIFT))&amp;ENET_ATINC_INC_MASK)</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad06628842cadf9dd5423d8bc31c32745"> 3579</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 0x7F00u</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga804dc6e92567b82a7f104c250841d03d"> 3580</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                8</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab460295776472a46a57f683ee98f1928"> 3581</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_CORR_SHIFT))&amp;ENET_ATINC_INC_CORR_MASK)</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">/* ATSTMP Bit Fields */</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed2e3431a926b017dc138606295ff909"> 3583</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga32c08f5d3821f0f0ff1f40b4ec0de035"> 3584</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              0</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaddba4ddcc6f73e074fa2cfae50028ac9"> 3585</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATSTMP_TIMESTAMP_SHIFT))&amp;ENET_ATSTMP_TIMESTAMP_MASK)</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">/* TGSR Bit Fields */</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4b5286f5096d79e0c3a286ad49cf102"> 3587</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_MASK                       0x1u</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga636e49d8773de954ad946d32aa23eeb5"> 3588</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      0</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7cc2fdb7c10440f4ea4974b225588da0"> 3589</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_MASK                       0x2u</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05bf6e9ffee285ca3fb130b9c8948fa5"> 3590</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      1</span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bb5da9c3f3c88fc7784149aaf536e0c"> 3591</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_MASK                       0x4u</span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8b692cdc1ae33167e75fc033385ea3f2"> 3592</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      2</span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6346ae30393bacdf198cc24bbb538c4c"> 3593</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_MASK                       0x8u</span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf027fca605976ae3ebfc79ba1ba3f0e4"> 3594</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      3</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37a12f7e1bfb1e1c0a09b6664d09cde8"> 3596</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      0x1u</span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b3d1ee96813bba32fb72ae120d7047"> 3597</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     0</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd9d9ec96fb7eb23ef9b22525d632424"> 3598</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     0x3Cu</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf43c487f5c76a9af36293da5b3360865"> 3599</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    2</span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d37a6772d89ad0e435b06bae3ec125d"> 3600</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TMODE_SHIFT))&amp;ENET_TCSR_TMODE_MASK)</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a36ae4a9731e381fa9159387670143f"> 3601</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fcee5f4e7c9e5b69af4039ee4fa537"> 3602</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga79d70e9a593487d29ce2e6b9c9021c59"> 3603</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_MASK                        0x80u</span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0ab6243262f645ae70f481ba9c33203"> 3604</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       7</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f9999013e2cb91eaf8ebbdc67ca9fe8"> 3606</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga72e171b218136489e1e0b5dcb7aefab7"> 3607</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      0</span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b276385d78bf216e8b3c0efb45d2f87"> 3608</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCCR_TCC_SHIFT))&amp;ENET_TCCR_TCC_MASK)</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160; <span class="comment">/* end of group ENET_Register_Masks */</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">/* ENET - Peripheral instance base addresses */</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gac68335c7b2279435944fe8e837aeb697"> 3617</a></span>&#160;<span class="preprocessor">#define ENET_BASE                                (0x400C0000u)</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga4745105f505f3ab949d6a57fbe2a0ed5"> 3619</a></span>&#160;<span class="preprocessor">#define ENET                                     ((ENET_Type *)ENET_BASE)</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160; <span class="comment">/* end of group ENET_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRL;                               </div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERV;                               </div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPL;                               </div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPH;                               </div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;} <a class="code" href="struct_e_w_m___type.html">EWM_Type</a>;</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">   -- EWM Register Masks</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 3653</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gafac96f184ce423d5872e0ca6e258d004"> 3654</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 3655</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac397960fb320e62f5c89e057e9f5ce13"> 3656</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4366a1e4b346e8a61898588faa0ca7df"> 3657</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 3658</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga45e5d6d64deeb807800e044bb82f318f"> 3660</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 3661</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae68020a38e5cb5c1b85060cdfcaad1ef"> 3662</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaed4764277fd6da7338abe074b6ca509e"> 3664</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 3665</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab21f922dd31c0389d2431b0bad15c34a"> 3666</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2bba159a8c0eaace911da192c1747c73"> 3668</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 3669</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae012c25873f36888e3d0302060c97be5"> 3670</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8609fc69000c45828e80571006c9c5c2"> 3679</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;</div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga4c690a7633d3de9e8469adc23f784085"> 3681</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160; <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment">   -- FB Peripheral Access Layer</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0xC */</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSAR;                              </div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSMR;                              </div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSCR;                              </div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;  } CS[6];</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPMCR;                            </div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;} <a class="code" href="struct_f_b___type.html">FB_Type</a>;</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment">   -- FB Register Masks</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">/* CSAR Bit Fields */</span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga917335c957f6472faf91ae0b244db487"> 3718</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA_MASK                          0xFFFF0000u</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga098f6109a1dcc8cc007bca53c312810f"> 3719</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA_SHIFT                         16</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga711f226d59ad769fe5112524c7dc7b66"> 3720</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSAR_BA_SHIFT))&amp;FB_CSAR_BA_MASK)</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment">/* CSMR Bit Fields */</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga746554e800a78e64f18c333f8b3dbd2c"> 3722</a></span>&#160;<span class="preprocessor">#define FB_CSMR_V_MASK                           0x1u</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga62bde86e3e74e677b6cb555c806d1dc3"> 3723</a></span>&#160;<span class="preprocessor">#define FB_CSMR_V_SHIFT                          0</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga40725292274706aa0a0c013201498f4b"> 3724</a></span>&#160;<span class="preprocessor">#define FB_CSMR_WP_MASK                          0x100u</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6d49da1d3aabbb8619673ac0fba95dd1"> 3725</a></span>&#160;<span class="preprocessor">#define FB_CSMR_WP_SHIFT                         8</span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f7361c70716e7a39579b6418ae2c20c"> 3726</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_MASK                         0xFFFF0000u</span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6a99aa1f2614f6287dfa8a83a2ceead4"> 3727</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_SHIFT                        16</span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2ef6f66f3c2595772b2fc4e841fc834e"> 3728</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSMR_BAM_SHIFT))&amp;FB_CSMR_BAM_MASK)</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment">/* CSCR Bit Fields */</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaee04052f66392a6242d45c0598b8606a"> 3730</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_MASK                        0x8u</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga34341b855043b3fbffcad2811084fec8"> 3731</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_SHIFT                       3</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac577e626a579979985c559866c940018"> 3732</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_MASK                        0x10u</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga161827d21e9f36d9dc4a42a3fc287dd7"> 3733</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_SHIFT                       4</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef7f70f7c6d39c8e1de2a16ccb4b3ccb"> 3734</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_MASK                         0x20u</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2dd3f47a9401af7ae8838b7dc7c379f8"> 3735</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_SHIFT                        5</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga07623c4ea4b4dfdc64c7dc0431719350"> 3736</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS_MASK                          0xC0u</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2cd33266c104fc645dcadaea7e659aa8"> 3737</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS_SHIFT                         6</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2268294cb3a73b4f9643e72aba119dec"> 3738</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_PS_SHIFT))&amp;FB_CSCR_PS_MASK)</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gae26d2b6451432c0000d30a23e541020f"> 3739</a></span>&#160;<span class="preprocessor">#define FB_CSCR_AA_MASK                          0x100u</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf3d9d750b7dddf0d1df65c98d7ecc7e1"> 3740</a></span>&#160;<span class="preprocessor">#define FB_CSCR_AA_SHIFT                         8</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac8f4e3d4dba2c5e902c51e82cd870d9f"> 3741</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_MASK                         0x200u</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gabbdaea319c238ce8fc0ba6d79e29b411"> 3742</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_SHIFT                        9</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf6ddd3e9e267951e4af3886b8bf0c54e"> 3743</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS_MASK                          0xFC00u</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga32c1c45a903fe04d1a3ffc5c2f95254f"> 3744</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS_SHIFT                         10</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1841831455a8eb60266de1720338fca6"> 3745</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WS_SHIFT))&amp;FB_CSCR_WS_MASK)</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2843fc1784996e04d8a936a38da538af"> 3746</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_MASK                        0x30000u</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac68c032af50701cb3bbc1f1448b5ba2c"> 3747</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_SHIFT                       16</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa98e7dddfbb686316efe80b91c74f4ef"> 3748</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WRAH_SHIFT))&amp;FB_CSCR_WRAH_MASK)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga31adeea4793143604b28e1ca000b19df"> 3749</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_MASK                        0xC0000u</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaade1cbb82ddd98295330c376eabcca7e"> 3750</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_SHIFT                       18</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga54849fb23896ad9ddd312de4bb8d0a09"> 3751</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_RDAH_SHIFT))&amp;FB_CSCR_RDAH_MASK)</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef9bac6317316a7b6d4e2df3526b206f"> 3752</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_MASK                        0x300000u</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga287d608bea3c47b85bdd3d707460da64"> 3753</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_SHIFT                       20</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa264e82012f6dff6f57409006aeb7f81"> 3754</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_ASET_SHIFT))&amp;FB_CSCR_ASET_MASK)</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1bc7960fd554faa076ba6e34fddaf081"> 3755</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_MASK                        0x400000u</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga095a10ba51cbcdf10aca9bf9d5692613"> 3756</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_SHIFT                       22</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga38d5806081b68b58dff2b73abcab4d1a"> 3757</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_MASK                       0x800000u</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gad89987be24118d73c55bf5e97ab5e8d7"> 3758</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_SHIFT                      23</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1036d22baaa692a66480d3ef93bc9729"> 3759</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_MASK                         0xFC000000u</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1ba720e1700a6ddc15457b55d8fbb376"> 3760</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_SHIFT                        26</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga8c204c94806499d2bbc6acc6e829e80a"> 3761</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_SWS_SHIFT))&amp;FB_CSCR_SWS_MASK)</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment">/* CSPMCR Bit Fields */</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2c198cc055fa5fd82f9f9441613af96d"> 3763</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_MASK                    0xF000u</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa406022bcdd78d1d96d379efcf539ca7"> 3764</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_SHIFT                   12</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga61aeb8bb9251b57140fde249ce7670fa"> 3765</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP5_SHIFT))&amp;FB_CSPMCR_GROUP5_MASK)</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa24d34ff345a0131f93f71c38e20b7a5"> 3766</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_MASK                    0xF0000u</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga53fde1abc71ae9149418ea7fb6e53fba"> 3767</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_SHIFT                   16</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga5bc5cb1164507be89f7cf0324491d5f1"> 3768</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP4_SHIFT))&amp;FB_CSPMCR_GROUP4_MASK)</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac53d0fcbc3464725ceda1d20147fe98c"> 3769</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_MASK                    0xF00000u</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f0b849b6cb1a2f629dcd23a0a0a4306"> 3770</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_SHIFT                   20</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga5f46c89a4298c3b2b367d829487dcb4b"> 3771</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP3_SHIFT))&amp;FB_CSPMCR_GROUP3_MASK)</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga594596b281baba23e03cb37fbf0a05db"> 3772</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_MASK                    0xF000000u</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga332a2c4e7103b2f21af54da036518928"> 3773</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_SHIFT                   24</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga90ca2c9ade016544de01e8ff18906bdc"> 3774</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP2_SHIFT))&amp;FB_CSPMCR_GROUP2_MASK)</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga735fd2a0040e9ad1122a3c3fc8e28193"> 3775</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_MASK                    0xF0000000u</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9c83850dcb3efe92a0404101e5afbdca"> 3776</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_SHIFT                   28</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gad8cfbe8c479a928d91e215283db376af"> 3777</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP1_SHIFT))&amp;FB_CSPMCR_GROUP1_MASK)</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160; <span class="comment">/* end of group FB_Register_Masks */</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment">/* FB - Peripheral instance base addresses */</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___f_b___peripheral___access___layer.html#ga0d4d1f953f53702b3ffbbc10fb7ec30d"> 3786</a></span>&#160;<span class="preprocessor">#define FB_BASE                                  (0x4000C000u)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___f_b___peripheral___access___layer.html#gafa56f653aa38688ca538ba26fcde993c"> 3788</a></span>&#160;<span class="preprocessor">#define FB                                       ((FB_Type *)FB_BASE)</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160; <span class="comment">/* end of group FB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment">   -- FMC Peripheral Access Layer</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFAPR;                             </div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB0CR;                            </div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB1CR;                            </div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;       uint8_t RESERVED_0[244];</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVD[4][8];                       </div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;       uint8_t RESERVED_1[128];</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x40, index2*0x8 */</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_U;                            </div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_L;                            </div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;  } <a class="code" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>[4][8];</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;} <a class="code" href="struct_f_m_c___type.html">FMC_Type</a>;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment">   -- FMC Register Masks</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">/* PFAPR Bit Fields */</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac1ee4a2aca52fe6f68d05ce0b43dd6b8"> 3828</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      0x3u</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff9b97ca7b6e58fe7aa92c088e2f2fe1"> 3829</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab97b8b95ec08fb228b89f8d69109e233"> 3830</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK)</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8b0888db1811509a1b7581445a8a1573"> 3831</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      0xCu</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac50a9d09140ddfce2457e804b44d2ce5"> 3832</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad2184109a8267fe065c175e7121dc572"> 3833</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK)</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab3e23f648e34da06b351ac745476f30c"> 3834</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      0x30u</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga05f65455021f093de56e9e086f7185ee"> 3835</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga625b34ad30829e1f89f056738b94bcff"> 3836</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK)</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae2347dc5794bb1de5793cd2a1c31854f"> 3837</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      0xC0u</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacb37659011a95dffc2216ccedfafb212"> 3838</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga958e56a4db58fd1840e7460f611af1fa"> 3839</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK)</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7a4045976082b3e527eddd6a51204aaa"> 3840</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      0x300u</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab5d59455fa080c08cf37d632a2b698cc"> 3841</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20f0161a402dbe046613f474f38ab1e7"> 3842</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK)</span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga85d2b86b0ca3d8a66162fbf7b5394ad7"> 3843</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      0xC00u</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf26c0e236405436e3ceb23fa596ce8a5"> 3844</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga999fd0b70fe768b1d7171fecf2914776"> 3845</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK)</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa369bff90649d5651eec5c6a306b3502"> 3846</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      0x3000u</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20c7a1c28737c267b2210e13f7483628"> 3847</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3b0984be7cff1cbfc30c8c9fe2402b9b"> 3848</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK)</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga87c7451b98f752717c6122892b4fc9a9"> 3849</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      0xC000u</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8117d628a5889cb4983db0cc892e669c"> 3850</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9b319489763e3896418dc291ca062b1e"> 3851</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK)</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5f6efa8c02f2a2f04d5b62f8de35e9a9"> 3852</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     0x10000u</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5d7609bb54910d8b7be4dc3b868c040c"> 3853</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3288aee0551874c34ce18211489a5f74"> 3854</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     0x20000u</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf51c3aa2255cc9c8efe5c2a705593f8f"> 3855</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga25320b4377f5b7137bece86c278122a4"> 3856</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     0x40000u</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga52792f2b60fa3fef0d38b172867adfe9"> 3857</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ec6298e08ea7c43a5233d895ebb3c06"> 3858</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     0x80000u</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0de5ac6c72c9bc67057f028f4a946539"> 3859</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa1b82d16461f952ac2b92896f79059a3"> 3860</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     0x100000u</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf06886cc4a8e2d455cef47f111ac8a4b"> 3861</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4ac647b6c05fcd080c70febe293bd169"> 3862</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     0x200000u</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1efe3150392c8b3b9e4f42ec43bfef39"> 3863</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6d5a68ef8363082c0c7077c380e7aad6"> 3864</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     0x400000u</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5ff1d949214bab253e7b426ca8fb6884"> 3865</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac0652379651a8388e65f2e96358b72f1"> 3866</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     0x800000u</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4589e8d60db033a3ab174e976a5d3dcf"> 3867</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">/* PFB0CR Bit Fields */</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9eede1bc45bf3cbaf00b4e9960f5e7eb"> 3869</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   0x1u</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac7bd1c5a4c5f35eb2d02351977e6a274"> 3870</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  0</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab46173be15cdda210e83a041f8eeb809"> 3871</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    0x2u</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9fccb996200782cf4a1ec8d2418da2e5"> 3872</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   1</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff35af9c8bc3c5cf2f6bf9dd76253a02"> 3873</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    0x4u</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabe5b35383e6d2198f45bc66429b0ce61"> 3874</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   2</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga093ec774220ef7557784c2cea999502e"> 3875</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    0x8u</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7595313d5ea6aa0ddb4fa755bad06110"> 3876</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   3</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ef77cab94225466d9301d03fc02b432"> 3877</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    0x10u</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf25cde827cdccda0268d84a381fb8ab2"> 3878</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   4</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ba15c609c4ff7e43ed4d6119b704ddd"> 3879</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      0xE0u</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga45e4e9c3fff1241f2d1fffa05825efc8"> 3880</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     5</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gadcd46a402d7624898e087fc4bb20c38d"> 3881</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CRC_SHIFT))&amp;FMC_PFB0CR_CRC_MASK)</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac03a4c507c37a0a18312d87c64e1ec5d"> 3882</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     0x60000u</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacfb3dd701c01e307d578e1fd0d048149"> 3883</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    17</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5a6f11afbd35da0cef573491fa35d7b7"> 3884</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0MW_SHIFT))&amp;FMC_PFB0CR_B0MW_MASK)</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga74a064f6c3eaf054162fde2404485904"> 3885</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  0x80000u</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa086ecdb24a1217c39116b73aca5ac4f"> 3886</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 19</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad64b080bc4174e9af7d04246befca017"> 3887</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 0xF00000u</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga987dfe8d13ee805246f048943fcb9ee5"> 3888</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                20</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7479958e36ef48e44a9342dde2f075df"> 3889</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CINV_WAY_SHIFT))&amp;FMC_PFB0CR_CINV_WAY_MASK)</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84cd7c7d92e93b07f7c0f8d7cf003b98"> 3890</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 0xF000000u</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3629d923b58bcbe6202254d72c69fab9"> 3891</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                24</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga891aff14fe52073658bd2479dffb4681"> 3892</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CLCK_WAY_SHIFT))&amp;FMC_PFB0CR_CLCK_WAY_MASK)</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6231856131c9747d8bf0b2bebcf4f172"> 3893</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gafc34ff86025a1657d05d3f6a2de1ec7f"> 3894</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  28</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0741c38adeb4e926ab47b65f71ab369d"> 3895</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0RWSC_SHIFT))&amp;FMC_PFB0CR_B0RWSC_MASK)</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">/* PFB1CR Bit Fields */</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga420c5676807fc85197707ac092c58221"> 3897</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   0x1u</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8666915cae16d07904756da796935f3c"> 3898</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  0</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga282ed00b64bb32336610c04d1404e86d"> 3899</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    0x2u</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6685876e76f4ea584622a68f6bea6b56"> 3900</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   1</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad8ceabcc8b8c9f94ac2216c3bf87f3af"> 3901</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    0x4u</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9a6d2f7bfce24b100a34731744602db7"> 3902</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   2</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga54e7a000de93d88f2b6287e197890347"> 3903</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    0x8u</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab0d831cd340d45b11c048d8a51bb9e15"> 3904</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   3</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa101cb7bed362dfe0e710d0215b4b150"> 3905</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    0x10u</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga47fc3edc8a93d72c87293c77167eb953"> 3906</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   4</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga06524893e4c90b6159ef3dbd4ad4c876"> 3907</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     0x60000u</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2a6575dba057107bf40bb006ff912294"> 3908</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    17</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga57e60313cf505baa2cbfb48138a4d746"> 3909</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1MW_SHIFT))&amp;FMC_PFB1CR_B1MW_MASK)</span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3ab917a9071f70118eaabd80f2ec08e4"> 3910</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga72daab1c5e2db3b1e521590edc2a153a"> 3911</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  28</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6559adf24ec0a32fe28703fafd6a235e"> 3912</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1RWSC_SHIFT))&amp;FMC_PFB1CR_B1RWSC_MASK)</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">/* TAGVD Bit Fields */</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4cb93c0b6eac8e4c1d39d248ad8bf143"> 3914</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_MASK                     0x1u</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad6afeb0885f0d5b21e78f96470e8843a"> 3915</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_SHIFT                    0</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84d9df5059d93e9d8c206114912e728f"> 3916</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_MASK                       0x7FFC0u</span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae47539ff4ee56bb429932a28a2a4551b"> 3917</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_SHIFT                      6</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad14c83cdd569e32ef94e18f86e25ee04"> 3918</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVD_tag_SHIFT))&amp;FMC_TAGVD_tag_MASK)</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment">/* DATA_U Bit Fields */</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae43292c4f0149b2bc25d115b7f5a6ee9"> 3920</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa7a3b8bfa7aac03f2eef0b5e58dfbb44"> 3921</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_SHIFT                    0</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1d2a8d98c4d178ac289f37108e881404"> 3922</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_U_data_SHIFT))&amp;FMC_DATA_U_data_MASK)</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">/* DATA_L Bit Fields */</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaefcb45152ed3dc9c4ac7b353f4eab44b"> 3924</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabef8366f6d036877a0600a2594f08bfb"> 3925</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_SHIFT                    0</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga10e9daea84fd57e92170db3aedf7610a"> 3926</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_L_data_SHIFT))&amp;FMC_DATA_L_data_MASK)</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160; <span class="comment">/* end of group FMC_Register_Masks */</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga68a39e11ba4a19785d20a98954c7fc9e"> 3935</a></span>&#160;<span class="preprocessor">#define FMC_BASE                                 (0x4001F000u)</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;</div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga970254e6dadedc433f57d43709636664"> 3937</a></span>&#160;<span class="preprocessor">#define FMC                                      ((FMC_Type *)FMC_BASE)</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160; <span class="comment">/* end of group FMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">   -- FTFL Peripheral Access Layer</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FSTAT;                              </div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCNFG;                              </div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FSEC;                               </div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FOPT;                               </div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB3;                             </div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB2;                             </div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB1;                             </div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB0;                             </div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB7;                             </div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB6;                             </div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB5;                             </div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB4;                             </div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBB;                             </div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBA;                             </div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB9;                             </div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB8;                             </div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT3;                             </div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT2;                             </div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT1;                             </div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT0;                             </div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FEPROT;                             </div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FDPROT;                             </div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;} <a class="code" href="struct_f_t_f_l___type.html">FTFL_Type</a>;</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="comment">   -- FTFL Register Masks</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad88c4e31804691b13fa67b4e36bca9ae"> 3990</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae33faa3f10ce55c1955c3bc20190e189"> 3991</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga01be669b3badf964a2db479cc61155b1"> 3992</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga45d86da8dc4233e6882aad64743b3449"> 3993</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5ce6aed459fb58e0c75f6b46a34dc3e3"> 3994</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga96524c0503f7920b242fd345e33246d6"> 3995</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8aa3ae8a1526551f7f85657da0524ba2"> 3996</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5e3cd3ca714a0f565cd8faf77c8dbc93"> 3997</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad156c3b7ab8792f982703b7353612b01"> 3998</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga62035ccf898d9dd64ce71697fb22491e"> 3999</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga223da0ec4b235360803f3c99975720fb"> 4001</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_MASK                   0x1u</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1a9c07d1eafc3125cb3f2bded6515ed2"> 4002</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_SHIFT                  0</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa079c0487aa35c8a06dbebddc2c960ef"> 4003</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_MASK                   0x2u</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga4e6f3844069dcbb1a0a572a5e2e8572f"> 4004</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_SHIFT                  1</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab69a16e2bdad743bcb6ef431e8280d71"> 4005</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_MASK                    0x4u</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafe9d7f1b93cfee80364f32ef3bb71847"> 4006</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_SHIFT                   2</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad0e9c77377c1ce86034ae64293617b62"> 4007</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_MASK                     0x8u</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac9073c0a54af442456b0e5f72f1049ed"> 4008</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_SHIFT                    3</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae512d6243ccce7b518cadd264079490b"> 4009</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2968029948ad75424c9840d912fe0a2f"> 4010</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1232c8e74318df0071238dbaca28f52f"> 4011</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae253a51bdaf93fffd9d63bf230bd1aa7"> 4012</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga510a9cceeec010a1b628e72a66faf142"> 4013</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab1632db5bed20c53367fabd03f3dbf30"> 4014</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga83295213a4020ff039f039f13e7353c5"> 4015</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga16393b0217b60ede6ab76a77af77ecff"> 4016</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0f4601a13f1fb12d6f8485c7f4365498"> 4018</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga654233732a4fa90f3803390929c69c43"> 4019</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8e23926edb10693fcdcdd28784ef8c2e"> 4020</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_SEC_SHIFT))&amp;FTFL_FSEC_SEC_MASK)</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf2d2429c178b2b7cd61dc4682071bb3b"> 4021</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab4d62d1117f55fd4febfff6784a7195f"> 4022</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0d33ca9548ba71c0a7bbae395c6ec962"> 4023</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_FSLACC_SHIFT))&amp;FTFL_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga69ec5c88469db83b68d6984b293073a4"> 4024</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga52f5037890e8b5415825336203a71000"> 4025</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga11a3c13aac31f7886b43d9e8998dddb2"> 4026</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_MEEN_SHIFT))&amp;FTFL_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab98903ddeed66e96877b9fa7cd2db5b7"> 4027</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga78a40af3a63448325e92624831cfa97b"> 4028</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga6838d81028b305e8a44e4729cb4a7944"> 4029</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_KEYEN_SHIFT))&amp;FTFL_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga680d0e8b99b5bc4b2f8c88141ea38542"> 4031</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf9bb9e944f624d01fbeef30f7b164a0b"> 4032</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga45162dd545d53a078697e89a4d35e284"> 4033</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FOPT_OPT_SHIFT))&amp;FTFL_FOPT_OPT_MASK)</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gacff4adeaedde61f2512f172b251e9b65"> 4035</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2e92f6724d8bd90661bf049fec1d6aef"> 4036</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7b29eda318f60f87557d415e5a6a2a54"> 4037</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB3_CCOBn_SHIFT))&amp;FTFL_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa60c7033bb068990e63e100ccf5c54ce"> 4039</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa11731c4e896da19de9df4e265894cb9"> 4040</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5c8dbd6a7d79b48badd70ade77c9835c"> 4041</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB2_CCOBn_SHIFT))&amp;FTFL_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac1c714d350b6d270393fe734115057dd"> 4043</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7fdb83c03e0c3458662d0821a7998af9"> 4044</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga77632d6a59d1696465502e595b895724"> 4045</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB1_CCOBn_SHIFT))&amp;FTFL_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga082d4e11b8428b51a725109ad01033b3"> 4047</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae39ca8b6f1b8ecf1ba987b7f8590abc7"> 4048</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gabe81b1a166b50af6d821ee2297520884"> 4049</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB0_CCOBn_SHIFT))&amp;FTFL_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga78bd2db54cf04b71ad38d7ff8fb37140"> 4051</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga9db7fcb10dd892310bfb18e5448bba95"> 4052</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga194e92db124a1834cf42c4af1ef87fb3"> 4053</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB7_CCOBn_SHIFT))&amp;FTFL_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad2e7d2a86141cb1cd93c20f49ccb9299"> 4055</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae2e3b638ebffcc78278d4901209fa7cf"> 4056</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga6ac23cc713bb4232ff46b22116e6f33a"> 4057</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB6_CCOBn_SHIFT))&amp;FTFL_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7b360c0830ca8e08c530a582541b8b9d"> 4059</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gabe8f033cc629cc2da0f98d7384bcd95c"> 4060</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga40118a51e41d9bd01aea20a747530211"> 4061</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB5_CCOBn_SHIFT))&amp;FTFL_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gacf14a3998b383208d9afab60b561667e"> 4063</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0d53c20a9a46795ddfe5bd46653d101d"> 4064</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad8fc81f11bb64c2c347336292f254b6e"> 4065</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB4_CCOBn_SHIFT))&amp;FTFL_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga00aef335772d6ebee4d1e0fbeda40c7d"> 4067</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga067fddda40a93b82c28ccc4ce3a953bd"> 4068</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga6939d61426c565cae1e1f47dde4427ca"> 4069</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBB_CCOBn_SHIFT))&amp;FTFL_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga990729a695abb380c9cc804f68ec67b5"> 4071</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa02cc5a818b780fca7bbfd8755ff6edd"> 4072</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5a1a7d1cf1022d260a04289ae1a586f5"> 4073</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBA_CCOBn_SHIFT))&amp;FTFL_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga121ed92b960f5290741c5826b214856c"> 4075</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafb904bba83e6b2a70c4e119378f2225f"> 4076</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga790d17d7960a35d44e584bdc4dfe4f03"> 4077</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB9_CCOBn_SHIFT))&amp;FTFL_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8aac72da91fc9360361c969c268bfe05"> 4079</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaadee561c559788cfc90cac06c3f1dca9"> 4080</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac936d852d58b5d6c4948504e9fa50483"> 4081</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB8_CCOBn_SHIFT))&amp;FTFL_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga85b6b04e59c3e599c3dd14a15098cbe8"> 4083</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaba85a54c173a8030016a07c6f5bca925"> 4084</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga530c5d784bf913ba531ff9a9e2ea3369"> 4085</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT3_PROT_SHIFT))&amp;FTFL_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab025f3c9db253e8e5cf6b34b35d9e9f4"> 4087</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1154643b8b983c891b387d11ea2c014b"> 4088</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1b996afe0bd50c7d13252f0e77c1c36d"> 4089</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT2_PROT_SHIFT))&amp;FTFL_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5c9f8e4883ba60b62c7c6c4086e457e2"> 4091</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafc33561153fee9b1baaaed4d88d684b0"> 4092</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaddc6fa0d696f2466d3854c69de34eae9"> 4093</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT1_PROT_SHIFT))&amp;FTFL_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga646d72cc3ed2260faa773c4aa7950448"> 4095</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa187bf5bd9042ecb56239610b9636ad8"> 4096</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaeeaf4144f099c9792bb01785a9f1fcb5"> 4097</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT0_PROT_SHIFT))&amp;FTFL_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf8050cf8129009b1eec291d295ea4767"> 4099</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_MASK                   0xFFu</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga448539d5bf3dabcad04582543d4b31d6"> 4100</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_SHIFT                  0</span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gace0305f84aeb96a33c287ffc47a895b6"> 4101</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FEPROT_EPROT_SHIFT))&amp;FTFL_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga308c1d923b4ad70d0ac4445e8cb09ac0"> 4103</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_MASK                   0xFFu</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga36e2c6a1672ab6425d570dc3b4d6b812"> 4104</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_SHIFT                  0</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae51f2205c0d48b09a75001d7b8b13dd3"> 4105</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FDPROT_DPROT_SHIFT))&amp;FTFL_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160; <span class="comment">/* end of group FTFL_Register_Masks */</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">/* FTFL - Peripheral instance base addresses */</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral___access___layer.html#ga43f8c03c466ba542fe6c5c90376e51d1"> 4114</a></span>&#160;<span class="preprocessor">#define FTFL_BASE                                (0x40020000u)</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;</div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral___access___layer.html#gad8b17655a14ff84bad8c1257d2599915"> 4116</a></span>&#160;<span class="preprocessor">#define FTFL                                     ((FTFL_Type *)FTFL_BASE)</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160; <span class="comment">/* end of group FTFL_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;                               </div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnSC;                              </div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnV;                               </div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;  } CONTROLS[8];</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTIN;                             </div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aece2c880dc5ba01a2fc9326dc080dc26"> 4142</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_t_m___type.html#aece2c880dc5ba01a2fc9326dc080dc26">STATUS</a>;                            </div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="lm4f120_2periph_2gpio_8c.html#a7bd2dbb6d9348368f3d96aa86dbad7a5">MODE</a>;                              </div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNC;                              </div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTINIT;                           </div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTMASK;                           </div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="qdivrem_8c.html#a152dd91c3a7a672cde53646a9cb62594">COMBINE</a>;                           </div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEADTIME;                          </div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTTRIG;                           </div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL;                               </div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMS;                               </div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER;                            </div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCTRL;                           </div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QDCTRL;                            </div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONF;                              </div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTPOL;                            </div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNCONF;                           </div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INVCTRL;                           </div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWOCTRL;                           </div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWMLOAD;                           </div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">   -- FTM Register Masks</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 4173</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 4174</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga065038b692ab15f728ec344376d66c5b"> 4175</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 4176</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 4177</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c0b108bf05899c019de06f311cb5c89"> 4178</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 4179</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 4180</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 4181</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 4182</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 4183</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 4184</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 4186</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 4187</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96ac13f31821791e3456cf6672b6a3b6"> 4188</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 4190</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 4191</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80e3c2799c6f4480a6b8c983783ee052"> 4192</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 4194</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 4195</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 4196</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 4197</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 4198</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 4199</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 4200</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 4201</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 4202</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 4203</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 4204</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 4205</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 4206</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 4207</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 4209</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 4210</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee6cacf155d736fa3c12612eae539dca"> 4211</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 4213</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 4214</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac20c0ad9416a41d291b1fed2313da2ea"> 4215</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 4217</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 4218</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 4219</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 4220</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 4221</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 4222</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 4223</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 4224</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 4225</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 4226</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 4227</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 4228</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 4229</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 4230</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 4231</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 4232</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 4234</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 4235</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 4236</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 4237</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 4238</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 4239</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2</span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 4240</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 4241</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 4242</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 4243</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 4244</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 4245</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae199f2cb5b5206cfc5fd06f4ad420759"> 4246</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 4247</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 4248</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 4250</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 4251</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0</span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 4252</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 4253</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 4254</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 4255</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 4256</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 4257</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3</span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 4258</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 4259</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 4260</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 4261</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 4262</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 4263</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6</span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 4264</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 4265</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 4267</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 4268</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0</span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 4269</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 4270</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1</span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 4271</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 4272</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2</span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 4273</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 4274</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3</span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 4275</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 4276</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 4277</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 4278</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5</span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 4279</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 4280</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6</span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 4281</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 4282</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 4284</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 4285</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0</span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 4286</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 4287</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 4288</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 4289</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2</span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 4290</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 4291</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3</span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 4292</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 4293</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 4294</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 4295</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5</span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 4296</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 4297</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6</span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 4298</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 4299</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 4301</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 4302</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0</span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 4303</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 4304</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1</span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 4305</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 4306</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 4307</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 4308</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3</span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 4309</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 4310</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4</span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 4311</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 4312</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 4313</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 4314</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 4315</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 4316</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8</span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 4317</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 4318</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9</span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 4319</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 4320</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 4321</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 4322</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11</span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 4323</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 4324</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 4325</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 4326</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 4327</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 4328</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 4329</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 4330</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 4331</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 4332</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 4333</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 4334</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 4335</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 4336</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 4337</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 4338</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 4339</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 4340</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 4341</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 4342</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22</span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 4343</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 4344</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 4345</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 4346</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 4347</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 4348</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26</span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 4349</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 4350</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 4351</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 4352</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 4353</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 4354</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 4355</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 4356</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 4358</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 4359</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0</span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a313efb41a03923ef2e16146fb31ab2"> 4360</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 4361</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 4362</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1a7c61f4e08ca45f70154070500695d"> 4363</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 4365</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 4366</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 4367</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 4368</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 4369</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 4370</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 4371</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 4372</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 4373</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 4374</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 4375</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 4376</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 4377</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 4378</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 4379</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 4380</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">/* POL Bit Fields */</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 4382</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 4383</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 4384</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 4385</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 4386</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 4387</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 4388</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 4389</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 4390</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 4391</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 4392</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 4393</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 4394</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 4395</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 4396</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 4397</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 4399</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 4400</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 4401</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 4402</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 4403</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 4404</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2</span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 4405</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 4406</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 4407</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 4408</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 4409</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 4410</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 4411</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 4412</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 4414</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 4415</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ca64d4437bf63561c5222244e8a696a"> 4416</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 4417</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 4418</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3face5c96a8f83237f9e95786fc4a014"> 4419</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 4420</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 4421</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56a86c7e68150dbdb4b8df6b3762d46d"> 4422</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 4423</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 4424</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga777ead7813671a9cacf617c172c1181b"> 4425</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 4427</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 4428</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0</span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 4429</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 4430</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 4431</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 4432</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 4433</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 4434</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 4435</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 4436</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4</span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 4437</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 4438</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5</span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 4439</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 4440</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6</span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 4441</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 4442</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 4443</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 4444</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d74d328f8b0e1bf184935031c644ae7"> 4445</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 4447</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 4448</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0</span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 4449</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 4450</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1</span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 4451</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 4452</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 4453</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 4454</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 4455</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 4456</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4</span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 4457</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 4458</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 4459</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 4460</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 4461</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 4462</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8e95c8cac97f0cf6cec2edd277aaca3"> 4464</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     0x1Fu</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ee8ba517c1d833d785fbe2fb0344726"> 4465</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa084b68452f9be9a4f5231e046ff416e"> 4466</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK)</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 4467</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 4468</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac35551a6fb1df02d6a0d83b0ec4df82a"> 4469</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 4470</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 4471</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 4472</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 4473</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 4475</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 4476</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 4477</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 4478</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 4479</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 4480</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2</span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 4481</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 4482</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 4484</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 4485</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 4486</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 4487</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2</span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 4488</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 4489</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 4490</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 4491</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 4492</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 4493</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 4494</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 4495</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8</span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 4496</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 4497</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9</span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 4498</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 4499</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 4500</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 4501</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 4502</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 4503</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 4504</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 4505</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 4506</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 4507</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17</span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 4508</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 4509</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18</span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 4510</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 4511</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 4512</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 4513</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 4515</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 4516</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 4517</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 4518</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 4519</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 4520</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 4521</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 4522</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 4524</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 4525</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 4526</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 4527</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1</span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 4528</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 4529</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 4530</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 4531</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 4532</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 4533</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4</span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 4534</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 4535</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 4536</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 4537</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 4538</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 4539</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 4540</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 4541</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8</span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 4542</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 4543</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9</span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 4544</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 4545</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 4546</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 4547</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 4548</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 4549</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 4550</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 4551</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 4552</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 4553</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14</span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 4554</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 4555</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 4557</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 4558</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0</span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 4559</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 4560</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 4561</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 4562</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 4563</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 4564</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3</span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 4565</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 4566</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4</span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 4567</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 4568</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 4569</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 4570</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 4571</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 4572</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 4573</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 4574</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 4583</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;</div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee"> 4585</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;</div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 4587</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301"> 4589</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad"> 4591</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x400B8000u)</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18"> 4593</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDOR;                              </div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PSOR;                              </div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PCOR;                              </div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PTOR;                              </div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PDIR;                              </div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDDR;                              </div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 4629</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 4630</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 4631</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 4633</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 4634</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 4635</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 4637</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 4638</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 4639</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 4641</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 4642</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 4643</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 4645</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 4646</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 4647</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 4649</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 4650</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 4651</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 4660</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;</div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 4662</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;</div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 4664</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 4666</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;</div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96"> 4668</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;</div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 4670</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;</div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 4672</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;</div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe"> 4674</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;</div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 4676</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;</div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 4678</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A1;                                 </div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="pll__freq_8m.html#a1fd406685cbdee605d0a7bebed56fdb0">F</a>;                                  </div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S;                                  </div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FLT;                                </div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RA;                                 </div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMB;                                </div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A2;                                 </div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTH;                               </div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTL;                               </div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>;</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 4720</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf074658893634b95a9858ee29bbdd88a"> 4721</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 4722</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 4724</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 4725</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 4726</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 4727</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 4728</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 4729</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 4731</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 4732</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 4733</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 4734</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 4735</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 4736</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaebf88a6e1a433272e606980474b4e577"> 4737</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga95ea65244938ce40ca695f5193268357"> 4738</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 4739</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 4740</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 4741</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 4742</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 4743</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 4744</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 4745</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga963bec89f31364bb2dfe369173d8d412"> 4746</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 4748</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 4749</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23f38878179bb0186dd2c64698417ec3"> 4750</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 4751</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf802822114be53d791101a05f50af5a3"> 4752</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 4753</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 4754</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 4755</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 4756</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 4757</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 4758</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf449f97abe53ded41a8cd83691089af7"> 4759</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 4760</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 4761</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 4762</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga030264ea4205860abb6a32331d84cef3"> 4763</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 4765</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac9b220edf37227949c367bf455d11a04"> 4766</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 4767</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 4769</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab875d484e12dc6ae427c2063430d1362"> 4770</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 4771</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga70911373d5619a4d8376777446085856"> 4772</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 4773</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad5acb46182264a92f1f7ca818146d44e"> 4774</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 4775</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 4776</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 4777</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 4778</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 4779</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 4780</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 4781</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga61b9691f2f522b624d0ace6268c972df"> 4783</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 4784</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a184e93601a1086484b0ac2752cab00"> 4785</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 4787</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 4788</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae2a3d76c69fe5e8947660274f6744031"> 4789</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 4791</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga431377427b6cae03a360309ac07a4559"> 4792</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac393f25577923046bb7755b7f398db70"> 4793</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 4794</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 4795</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 4796</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga19239e39699b975c050e78098f1160be"> 4797</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga158639264e921e0cdc2d1c531c0481be"> 4798</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 4799</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 4800</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 4801</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 4802</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23b35683fd53d9982486462740d577c8"> 4803</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab3807b572e12675922212a4ccfaf9327"> 4804</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 4805</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8818be9583854e197aa6f7197d42e825"> 4806</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga953881ff63411be620fa173f27ab4efa"> 4808</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 4809</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 4810</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 4812</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadc7429d429b6c58a18bcf147884e618f"> 4813</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 4814</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac29118698aa1c246c26835a19210a0c9"> 4816</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga177f38e09f29a382b35b19906462204f"> 4817</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab7bec69c829adac299ed11bd66411507"> 4818</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939"> 4827</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;</div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga86abb2e8858d177c04e60c41e9242045"> 4829</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;</div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gacd72dbffb1738ca87c838545c4eb85a3"> 4831</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;</div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gab45d257574da6fe1f091cc45b7eda6cc"> 4833</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">   -- I2S Peripheral Access Layer</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a1c203acae319804f4acb39f85909456f"> 4851</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a1c203acae319804f4acb39f85909456f">TX0</a>;                               </div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a0ac3c1c9018c3279b1b5f9e593ae5c48"> 4852</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a0ac3c1c9018c3279b1b5f9e593ae5c48">TX1</a>;                               </div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a34f89173ac1e0ac2782d585f529e9bff"> 4853</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a34f89173ac1e0ac2782d585f529e9bff">RX0</a>;                               </div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a76b9eebafdd0b98c58b735c053aa2260"> 4854</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a76b9eebafdd0b98c58b735c053aa2260">RX1</a>;                               </div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 4855</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ab3c49a96815fcbee63d95e1e74f20e75"> 4856</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;                               </div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db"> 4857</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                               </div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ae9dd9282fab299d0cd6e119564688e53"> 4858</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee"> 4859</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;                               </div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#acbf8e0ec377fe890176a18307fd35a21"> 4860</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#acbf8e0ec377fe890176a18307fd35a21">TCCR</a>;                              </div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a288abe71896d422d8c855cfb161c8d15"> 4861</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a288abe71896d422d8c855cfb161c8d15">RCCR</a>;                              </div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#aa8176ba455b4b2c22f934f18b891c0a7"> 4862</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#aa8176ba455b4b2c22f934f18b891c0a7">FCSR</a>;                              </div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a802ed3ed7a3fbbb236eae23abb7d2de3"> 4864</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a802ed3ed7a3fbbb236eae23abb7d2de3">ACNT</a>;                              </div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a53783bc4f8cd2f13dfd32134ce07704d"> 4865</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a53783bc4f8cd2f13dfd32134ce07704d">ACADD</a>;                             </div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a815ed17183d9da9b425175cf20540f4d"> 4866</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a815ed17183d9da9b425175cf20540f4d">ACDAT</a>;                             </div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a7ca82228b536ce39d49a2a7c1d5d8648"> 4867</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a7ca82228b536ce39d49a2a7c1d5d8648">ATAG</a>;                              </div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a945498bce6cc8aa78b7c42e0cca25d57"> 4868</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#a945498bce6cc8aa78b7c42e0cca25d57">TMSK</a>;                              </div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ad8462dfb521cef6a4d1d74bdad882787"> 4869</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#ad8462dfb521cef6a4d1d74bdad882787">RMSK</a>;                              </div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a392c0e9d9d85ce8117b9fdce7a3a29df"> 4870</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i2_s___type.html#a392c0e9d9d85ce8117b9fdce7a3a29df">ACCST</a>;                             </div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ac7de5efc31aa1ed2ff2415b3ab01534a"> 4871</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#ac7de5efc31aa1ed2ff2415b3ab01534a">ACCEN</a>;                             </div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#afac20854e351181e00ad359e67419d1d"> 4872</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_s___type.html#afac20854e351181e00ad359e67419d1d">ACCDIS</a>;                            </div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;} <a class="code" href="struct_i2_s___type.html">I2S_Type</a>;</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment">   -- I2S Register Masks</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">/* TX0 Bit Fields */</span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaa22203db61e290283c4f01c0f372221"> 4885</a></span>&#160;<span class="preprocessor">#define I2S_TX0_TX0_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga03f39d78d5b593a45245912a02246831"> 4886</a></span>&#160;<span class="preprocessor">#define I2S_TX0_TX0_SHIFT                        0</span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae6440ce61f1d2e1f4a2175a9061b4a4d"> 4887</a></span>&#160;<span class="preprocessor">#define I2S_TX0_TX0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TX0_TX0_SHIFT))&amp;I2S_TX0_TX0_MASK)</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment">/* TX1 Bit Fields */</span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae6d4d8fce29c46ba157151b114705487"> 4889</a></span>&#160;<span class="preprocessor">#define I2S_TX1_TX1_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga062dd5b2c5618b49992b6c727a26d01c"> 4890</a></span>&#160;<span class="preprocessor">#define I2S_TX1_TX1_SHIFT                        0</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga76ec9affbade61a2124d1ce7908cce9a"> 4891</a></span>&#160;<span class="preprocessor">#define I2S_TX1_TX1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TX1_TX1_SHIFT))&amp;I2S_TX1_TX1_MASK)</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment">/* RX0 Bit Fields */</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga56006d04c24918816ed4a9fb6ba32c77"> 4893</a></span>&#160;<span class="preprocessor">#define I2S_RX0_RX0_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3e7f8dbc058534a0393990b9bdd68c22"> 4894</a></span>&#160;<span class="preprocessor">#define I2S_RX0_RX0_SHIFT                        0</span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab215d6841c235aa7f422c4ef63bfb39e"> 4895</a></span>&#160;<span class="preprocessor">#define I2S_RX0_RX0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RX0_RX0_SHIFT))&amp;I2S_RX0_RX0_MASK)</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="comment">/* RX1 Bit Fields */</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad7d685f96ffb9077933aa3c31f0a1dfb"> 4897</a></span>&#160;<span class="preprocessor">#define I2S_RX1_RX1_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9e2c29b36a47ff1b795af4cb3c5fb79f"> 4898</a></span>&#160;<span class="preprocessor">#define I2S_RX1_RX1_SHIFT                        0</span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga37e87621cd5943a63e43d5b12b2aa295"> 4899</a></span>&#160;<span class="preprocessor">#define I2S_RX1_RX1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RX1_RX1_SHIFT))&amp;I2S_RX1_RX1_MASK)</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadada70e943bd1d2f1cc20c86e976351a"> 4901</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SEN_MASK                        0x1u</span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga92bdc8388297ae156c1b20aa24becbac"> 4902</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SEN_SHIFT                       0</span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga354e1253289be8c1387ba3845b15cc85"> 4903</a></span>&#160;<span class="preprocessor">#define I2S_CR_TE_MASK                           0x2u</span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa6805ac79a77891ff728129eb07f7685"> 4904</a></span>&#160;<span class="preprocessor">#define I2S_CR_TE_SHIFT                          1</span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1fd940f6ddd4eb3aae670de645733e25"> 4905</a></span>&#160;<span class="preprocessor">#define I2S_CR_RE_MASK                           0x4u</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2fea363592138a43a8f052f153b8cc5a"> 4906</a></span>&#160;<span class="preprocessor">#define I2S_CR_RE_SHIFT                          2</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf997161eecadb9feb698711bd9ef7d8c"> 4907</a></span>&#160;<span class="preprocessor">#define I2S_CR_NET_MASK                          0x8u</span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a66917a059c27bc215cb87ef71bea2f"> 4908</a></span>&#160;<span class="preprocessor">#define I2S_CR_NET_SHIFT                         3</span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga03f89669e54c6214cafc97d43648298b"> 4909</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYN_MASK                          0x10u</span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5212bf1a15d3760d888489d7f3de1921"> 4910</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYN_SHIFT                         4</span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae258d07ec0023513312f8c46c214eda2"> 4911</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SMODE_MASK                      0x60u</span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac74018b023af91a80fe5fc8200eb3fce"> 4912</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SMODE_SHIFT                     5</span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8827e44e3019adda850cf7b530829cd8"> 4913</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SMODE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_CR_I2SMODE_SHIFT))&amp;I2S_CR_I2SMODE_MASK)</span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5a651cb6323aa200773ae618e24438f9"> 4914</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYSCLKEN_MASK                     0x80u</span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3d0208bb197e11acdf610f5086f96179"> 4915</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYSCLKEN_SHIFT                    7</span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4a1536ebe98996cb5d9c9c34ef3b4272"> 4916</a></span>&#160;<span class="preprocessor">#define I2S_CR_TCHEN_MASK                        0x100u</span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga05026c176ab0a41a8a3b15dd1108946f"> 4917</a></span>&#160;<span class="preprocessor">#define I2S_CR_TCHEN_SHIFT                       8</span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga64373fade2d6f17b1e4eec7961927b2e"> 4918</a></span>&#160;<span class="preprocessor">#define I2S_CR_CLKIST_MASK                       0x200u</span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ef6faaba460f9b726890da2178d123a"> 4919</a></span>&#160;<span class="preprocessor">#define I2S_CR_CLKIST_SHIFT                      9</span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0520eef7e6828a34f891d6419987696f"> 4920</a></span>&#160;<span class="preprocessor">#define I2S_CR_TFRCLKDIS_MASK                    0x400u</span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1f9f0d26800529469b0b92f37c0a02fd"> 4921</a></span>&#160;<span class="preprocessor">#define I2S_CR_TFRCLKDIS_SHIFT                   10</span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaeb2dea20cd68f59902bb9ef26a8d02a7"> 4922</a></span>&#160;<span class="preprocessor">#define I2S_CR_RFRCLKDIS_MASK                    0x800u</span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacc98d1c883216300c84e373ec59b4f43"> 4923</a></span>&#160;<span class="preprocessor">#define I2S_CR_RFRCLKDIS_SHIFT                   11</span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga263766f7c09af688edcf961590817b11"> 4924</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYNCTXFS_MASK                     0x1000u</span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a4f8f5905e1eb7a3e33255ba56657e1"> 4925</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYNCTXFS_SHIFT                    12</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="comment">/* ISR Bit Fields */</span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabda54c6e744d6c52f6d4a755c030eeaf"> 4927</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE0_MASK                        0x1u</span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad3a04b785a0138c3ee3f006b60cf1593"> 4928</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE0_SHIFT                       0</span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga45f656a580883d60f8551bbf3b5df0e8"> 4929</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE1_MASK                        0x2u</span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa3e44fe824e12c50539568f79264a2a5"> 4930</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE1_SHIFT                       1</span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga60538b5e0a975321b6f1b381385754e6"> 4931</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF0_MASK                        0x4u</span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa4320d9dc68cf3faee35551367b56eb3"> 4932</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF0_SHIFT                       2</span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad3e4b5d4d0bc42b52670eec2768af8e8"> 4933</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF1_MASK                        0x8u</span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4faac49bb086f3c30f7e769b85acfec0"> 4934</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF1_SHIFT                       3</span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9ab3e2848d2e31591e0f683bf50a3e79"> 4935</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RLS_MASK                         0x10u</span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gace5aa779d71c1b53c26c7d82cfebb6ae"> 4936</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RLS_SHIFT                        4</span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga147746d89cc190602d9abb219a82ab7e"> 4937</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TLS_MASK                         0x20u</span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab26a3ff40c7b87deee10736bb54c1a76"> 4938</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TLS_SHIFT                        5</span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ea71e331e0a8fabbc9e95bab400d85a"> 4939</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFS_MASK                         0x40u</span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga788ce5f20935927da9c095ef2865d9f7"> 4940</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFS_SHIFT                        6</span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaddd7fe462556bbd7c92670e7c21f85c5"> 4941</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFS_MASK                         0x80u</span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9824c2a2e8ddae866f8e764ebdda7071"> 4942</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFS_SHIFT                        7</span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5c058733b003676b7b749fe9a3b9512d"> 4943</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE0_MASK                        0x100u</span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8ac36694544768392019064b6ece3d2c"> 4944</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE0_SHIFT                       8</span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga17d568810154d5a8003b3f51e16714b1"> 4945</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE1_MASK                        0x200u</span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac1be345b3bfb220ffe73ba30b97b98df"> 4946</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE1_SHIFT                       9</span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3112d41c943077444f6c5ebb97f5439d"> 4947</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE0_MASK                        0x400u</span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0c62ca350f7f711017edc2675da248cf"> 4948</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE0_SHIFT                       10</span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4c76451c35f83dd3d140f74cfb7dac92"> 4949</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE1_MASK                        0x800u</span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga69b8d1c6a61cfd6cc785d3cdee5b4443"> 4950</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE1_SHIFT                       11</span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae41d86d03bc10c2e36d81a8b8575978"> 4951</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE0_MASK                        0x1000u</span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaad1735514496f7cec0a7ad25c90180b4"> 4952</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE0_SHIFT                       12</span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga468e93d9764922f2817a028ecc84a593"> 4953</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE1_MASK                        0x2000u</span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga98cbae0c25abb46fb8b728ac0811a9e9"> 4954</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE1_SHIFT                       13</span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad3744a708446a9a38209e10dfb267af2"> 4955</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR0_MASK                        0x4000u</span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga356d5211df4d20137795a0c92c1e3171"> 4956</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR0_SHIFT                       14</span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf40bdac95ebbd990fc655b17907138f8"> 4957</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR1_MASK                        0x8000u</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafa86407d31801fd7381114d9167c2424"> 4958</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR1_SHIFT                       15</span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9f3ba8433286393bf46c80435b133ee8"> 4959</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RXT_MASK                         0x10000u</span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafb4bdbc3155ee7c06853102ddd2913b9"> 4960</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RXT_SHIFT                        16</span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8dcffd8ff1a4a8926124033ea7345014"> 4961</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDDU_MASK                       0x20000u</span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf8882e5e2253a3d4bae59a76de8beeb6"> 4962</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDDU_SHIFT                      17</span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1261191e2e0770b1301be8f348ddb76d"> 4963</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDAU_MASK                       0x40000u</span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7970dc952d482c51169abe425e8ac8e4"> 4964</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDAU_SHIFT                      18</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad7ae65da555940089bb32f4e13fb5699"> 4965</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TRFC_MASK                        0x800000u</span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga64fb5c3a53dbd6a924fbf3759dfc4a9d"> 4966</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TRFC_SHIFT                       23</span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3a49d32212e7218a05d23eaa0e33ac58"> 4967</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFRC_MASK                        0x1000000u</span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga995e6f5d295b4bd6fc586981fb4c6336"> 4968</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFRC_SHIFT                       24</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga20687c12ca298f18c91e1ac3f6ce1ae1"> 4970</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE0EN_MASK                      0x1u</span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga065fe7fdc3ad5d1b4b858effd85a0245"> 4971</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE0EN_SHIFT                     0</span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga69b5c8570a35fd0e063dc6bd48051fcf"> 4972</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE1EN_MASK                      0x2u</span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1429673734d2877449bf358489497653"> 4973</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE1EN_SHIFT                     1</span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2225bd11db86ba209c239eec1ad4d081"> 4974</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF0EN_MASK                      0x4u</span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa7348e8ed78d19cdc003fa82a32e3293"> 4975</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF0EN_SHIFT                     2</span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0ef871c6b36b53a5fe732bed90edf3b0"> 4976</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF1EN_MASK                      0x8u</span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacb2273bdd08ae66978b62c184a994987"> 4977</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF1EN_SHIFT                     3</span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3212c827a5aa7b1d338d23c1a790d944"> 4978</a></span>&#160;<span class="preprocessor">#define I2S_IER_RLSEN_MASK                       0x10u</span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaea585163990fbd95853fe736c0996525"> 4979</a></span>&#160;<span class="preprocessor">#define I2S_IER_RLSEN_SHIFT                      4</span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac7355eb8d824fcc6d7eff4e655a56e9f"> 4980</a></span>&#160;<span class="preprocessor">#define I2S_IER_TLSEN_MASK                       0x20u</span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae43b12389fc97b6ce12fc91f820b5092"> 4981</a></span>&#160;<span class="preprocessor">#define I2S_IER_TLSEN_SHIFT                      5</span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2b4b7de8588cec122ce163f8b9efc7fa"> 4982</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFSEN_MASK                       0x40u</span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga321677ae6fa2f9abe4891e013f15cf36"> 4983</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFSEN_SHIFT                      6</span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga07e6f71defa73280584cd74b4c3956f2"> 4984</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFSEN_MASK                       0x80u</span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae2639bcae2b7ceaaeec7654fe2a592fa"> 4985</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFSEN_SHIFT                      7</span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafcf4fad7102154a7f4c8e31c19f63048"> 4986</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE0EN_MASK                      0x100u</span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7cda13c9c0709cee8255f89d2e956db8"> 4987</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE0EN_SHIFT                     8</span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2bec0df8487823905c26cf0387dea5b7"> 4988</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE1EN_MASK                      0x200u</span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga25d7a520c99ff45b267852274e97cdbf"> 4989</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE1EN_SHIFT                     9</span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c7fbde740bfeb6397f8a57e62c5a33c"> 4990</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE0EN_MASK                      0x400u</span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga63cdb3b5083797ae7ce17e8c5da68f9b"> 4991</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE0EN_SHIFT                     10</span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga395fab39aa8a787f2aa235063f21a1d7"> 4992</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE1EN_MASK                      0x800u</span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga53fcb8288b7c251e2c68efe3e954cb41"> 4993</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE1EN_SHIFT                     11</span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga70ed291d8033a519e74491716a150a24"> 4994</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE0EN_MASK                      0x1000u</span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga05ac94b4edeb416d04e471524a222173"> 4995</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE0EN_SHIFT                     12</span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad57a639d898046a5cc28e21edf6c6be2"> 4996</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE1EN_MASK                      0x2000u</span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7e7aee97cd5390f4604d556ec57f9d6f"> 4997</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE1EN_SHIFT                     13</span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae22887fc6a84e4df0b582473e031a27"> 4998</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR0EN_MASK                      0x4000u</span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9085f703730be0ae5a460f97793cd14e"> 4999</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR0EN_SHIFT                     14</span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga205ed815d9b6ac6affe702117124f868"> 5000</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR1EN_MASK                      0x8000u</span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadfca65cd6fb36b0ae213ffaeae81b0b9"> 5001</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR1EN_SHIFT                     15</span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga16c800728d84e55612e6d74bddf11cb0"> 5002</a></span>&#160;<span class="preprocessor">#define I2S_IER_RXTEN_MASK                       0x10000u</span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga07ea55b0bcd73a5d4516b31ab4c2b468"> 5003</a></span>&#160;<span class="preprocessor">#define I2S_IER_RXTEN_SHIFT                      16</span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8fb61f7be38eae259e27bd3a8f3c1f9b"> 5004</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDDUEN_MASK                     0x20000u</span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga92733150095a09c31cff7332f2fef0a2"> 5005</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDDUEN_SHIFT                    17</span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga487ebf7a810a715d592af3e92b521546"> 5006</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDAUEN_MASK                     0x40000u</span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaeb072d4f127c4c08560d348b6a5fc770"> 5007</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDAUEN_SHIFT                    18</span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9efe885f2a247d9a23f04f37f648cd27"> 5008</a></span>&#160;<span class="preprocessor">#define I2S_IER_TIE_MASK                         0x80000u</span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8484b4906099e4bcfb0d500a9c3ac314"> 5009</a></span>&#160;<span class="preprocessor">#define I2S_IER_TIE_SHIFT                        19</span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5f0b57b7d33ea6e302a1a87eb2c83994"> 5010</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDMAE_MASK                       0x100000u</span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6cd20d1e1fd0b03ae4ec35ee963b00ea"> 5011</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDMAE_SHIFT                      20</span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2f0c2b215f134a46156ec198e075683f"> 5012</a></span>&#160;<span class="preprocessor">#define I2S_IER_RIE_MASK                         0x200000u</span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga026e0b2dca47394ed8bc3c0692b175b3"> 5013</a></span>&#160;<span class="preprocessor">#define I2S_IER_RIE_SHIFT                        21</span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7a1bed15c15e6fa23ec395ea92369e35"> 5014</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDMAE_MASK                       0x400000u</span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaadbf3fd11c01713bffc56f3a26d47eb4"> 5015</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDMAE_SHIFT                      22</span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5f6f5d1f4355ce09e7914a54f9c2bc3a"> 5016</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFRC_EN_MASK                     0x800000u</span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa25cbb23c6fd16b19946953996fe4a7b"> 5017</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFRC_EN_SHIFT                    23</span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a828cd91907083f11c71509e0400c44"> 5018</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFRC_EN_MASK                     0x1000000u</span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga656812b880839961196418dcd13deef4"> 5019</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFRC_EN_SHIFT                    24</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabde3fa40103cd36cb609e0af0c144ce5"> 5021</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TEFS_MASK                        0x1u</span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae288e1ef03893e7414a0db0a7abacff5"> 5022</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TEFS_SHIFT                       0</span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga016671165049d0de1ec5a7ccdc78ad26"> 5023</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSL_MASK                        0x2u</span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3425f1f87ba689993a0d458512f09483"> 5024</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSL_SHIFT                       1</span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga259c270f7e627c2f40c16882eaa8ff50"> 5025</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSI_MASK                        0x4u</span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf21e1094b26150cc8cf0f1869cae1289"> 5026</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSI_SHIFT                       2</span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga155b4f9550e8c1b44d49e92b5e608b04"> 5027</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSCKP_MASK                       0x8u</span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa692553f2d7649eac8e8b8e83011a003"> 5028</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSCKP_SHIFT                      3</span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga47b267a225835da4495ad36d9bb01650"> 5029</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSHFD_MASK                       0x10u</span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa5af82d0529b7c54924bdc64f55c2d5f"> 5030</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSHFD_SHIFT                      4</span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48c37ee8eabafe0581651e6a3e22608f"> 5031</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c52b4db71e45e97a5a654da0c2cb67e"> 5032</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7df7031b83e2191bf20b3fd659c89428"> 5033</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFDIR_MASK                       0x40u</span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga218e94e22294d61a87c4144f06a33904"> 5034</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFDIR_SHIFT                      6</span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf9c2a783906b73b2b059268815ace264"> 5035</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN0_MASK                       0x80u</span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ce975712e2340196bf10a030c29e231"> 5036</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN0_SHIFT                      7</span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga24cceea15ff0c08fe43a6971a737767b"> 5037</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN1_MASK                       0x100u</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4b8e5a130927bf7b0342c290deb1373f"> 5038</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN1_SHIFT                      8</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga99d63f043bc8d2dd8b16d8fc1645b938"> 5039</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXBIT0_MASK                      0x200u</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9e49403796a501cc33d219050ab04918"> 5040</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXBIT0_SHIFT                     9</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8ec47770a8723fd983b5ead9c08a5647"> 5042</a></span>&#160;<span class="preprocessor">#define I2S_RCR_REFS_MASK                        0x1u</span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabece2d3d6965df50a7a1b2046badcbc5"> 5043</a></span>&#160;<span class="preprocessor">#define I2S_RCR_REFS_SHIFT                       0</span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf1007fe78f73ba11eb4c882d94fb738a"> 5044</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSL_MASK                        0x2u</span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6a204032e45da7786d71ca5cb067ac82"> 5045</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSL_SHIFT                       1</span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab9ff907ffe74742824893968ad06c51f"> 5046</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSI_MASK                        0x4u</span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1f6eba66499ceee30a708445f7e15c5a"> 5047</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSI_SHIFT                       2</span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabb6d03ff1c32778277081d2f0644dc43"> 5048</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSCKP_MASK                       0x8u</span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa316d1db6d24f32b3251c6a833ea36d6"> 5049</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSCKP_SHIFT                      3</span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga686d06a1df8cb7f46e4b8f7843d88540"> 5050</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSHFD_MASK                       0x10u</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6a265d2977150455d96afa10df4a585e"> 5051</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSHFD_SHIFT                      4</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga027a6018698a2dc531c8ddf19a2387e7"> 5052</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXDIR_MASK                       0x20u</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4d35c5ba939393ea7a1901f62fe50b67"> 5053</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXDIR_SHIFT                      5</span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac5af99ec4a1531e98aa0ed6b81cd3bc5"> 5054</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFDIR_MASK                       0x40u</span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4725da53a44c74fd38f01d642a471978"> 5055</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFDIR_SHIFT                      6</span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4e6b7bb130bd8e0e9b76c050e7982fe7"> 5056</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN0_MASK                       0x80u</span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab54d5cb63b6983fcc5dcd48649f246c6"> 5057</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN0_SHIFT                      7</span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa6bd6e1504be6d39c587bb49667ac0af"> 5058</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN1_MASK                       0x100u</span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4786fdd25518ef426922e8748b8c8e00"> 5059</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN1_SHIFT                      8</span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf863cf8c9828e96da55c2b99117b0698"> 5060</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXBIT0_MASK                      0x200u</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0f46e35e791baaa696cb0ff064de5b05"> 5061</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXBIT0_SHIFT                     9</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab2c8bb4956fcc1af72e14824e81615f0"> 5062</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXEXT_MASK                       0x400u</span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0bbfe2a0c7ef8c87c4e7d4724694f94e"> 5063</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXEXT_SHIFT                      10</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7225350c20b670adfb6dc0aa6414dc68"> 5065</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PM_MASK                         0xFFu</span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf94f665bef7f948118722c381f5bdd04"> 5066</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PM_SHIFT                        0</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8e35bec6becb2e65ff5635122541f785"> 5067</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCCR_PM_SHIFT))&amp;I2S_TCCR_PM_MASK)</span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae6eaa656ca1727124d31b3ded3ef4b49"> 5068</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DC_MASK                         0x1F00u</span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7cd4d920157dae1f094ee612d0be338d"> 5069</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DC_SHIFT                        8</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf5b204ec1814a374e6fc3f8665b83dc0"> 5070</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCCR_DC_SHIFT))&amp;I2S_TCCR_DC_MASK)</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6a9c31b78411aed4f3741304d58b54f2"> 5071</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_WL_MASK                         0x1E000u</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga86c2a68966e144ed1678aa5fca71fe14"> 5072</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_WL_SHIFT                        13</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac34f6ce7479e5b2d192e10e024cdebf2"> 5073</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_WL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCCR_WL_SHIFT))&amp;I2S_TCCR_WL_MASK)</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga46921bd1d04eecda321a3a4351873c6d"> 5074</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PSR_MASK                        0x20000u</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3baf1e4363a90d3a67215d9b97e345bf"> 5075</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PSR_SHIFT                       17</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae4465b3a62ec4867381835cbcfe2ef9d"> 5076</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DIV2_MASK                       0x40000u</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3610b2d932b677f0f16603e04d0ea2d1"> 5077</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DIV2_SHIFT                      18</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment">/* RCCR Bit Fields */</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad95811918cc638479521d5b955e53cf0"> 5079</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PM_MASK                         0xFFu</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaca293dbc9aa012c12c7e17e9f2e7ff8c"> 5080</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PM_SHIFT                        0</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga895df65122ec055796197609210eaee1"> 5081</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCCR_PM_SHIFT))&amp;I2S_RCCR_PM_MASK)</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga68bc20b5db6b0887dad82a4e75289f2c"> 5082</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DC_MASK                         0x1F00u</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3f8fadf932d5085c79f7f6cc62ce68da"> 5083</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DC_SHIFT                        8</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafbff30436e7972c3171efd48ae1f8fe8"> 5084</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCCR_DC_SHIFT))&amp;I2S_RCCR_DC_MASK)</span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7af986b10e47588d226099813f184f82"> 5085</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_WL_MASK                         0x1E000u</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9b1181ebce5a98aad3f11131676eedbc"> 5086</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_WL_SHIFT                        13</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae402fba5559c1344f5f011d9ebd579c9"> 5087</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_WL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCCR_WL_SHIFT))&amp;I2S_RCCR_WL_MASK)</span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38a581e1743cff4f03681b86800bd7c5"> 5088</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PSR_MASK                        0x20000u</span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacf63e4d10463d91e5e775af3abaf6ddc"> 5089</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PSR_SHIFT                       17</span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae5243846c103898144a9af45702c3495"> 5090</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DIV2_MASK                       0x40000u</span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6034659ff004a195781001c45ce71836"> 5091</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DIV2_SHIFT                      18</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment">/* FCSR Bit Fields */</span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedade8038c0e831005bd0313c6c8031c"> 5093</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM0_MASK                      0xFu</span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8413bb67d10a3236adcc1e822672c8d4"> 5094</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM0_SHIFT                     0</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga403764e61e784c6fc73de128a17027dd"> 5095</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFWM0_SHIFT))&amp;I2S_FCSR_TFWM0_MASK)</span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga34ed5467f43174b429cd288799639e59"> 5096</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM0_MASK                      0xF0u</span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga031de16d3e01638af6a0c7d3c797b972"> 5097</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM0_SHIFT                     4</span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae4d658667ea52a42f1ba9a462c1362c"> 5098</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFWM0_SHIFT))&amp;I2S_FCSR_RFWM0_MASK)</span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab56f1490303d7999cfbad0c62e031ec6"> 5099</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT0_MASK                     0xF00u</span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6d4747136ef98558bcd4d12e40982b02"> 5100</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT0_SHIFT                    8</span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3446d1a6625f3be4605b3df1e7ea11c8"> 5101</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFCNT0_SHIFT))&amp;I2S_FCSR_TFCNT0_MASK)</span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaeef8059aa847e9a068dcaa2f2ee2c05f"> 5102</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT0_MASK                     0xF000u</span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae7fe6541dbfc69a78642e31d00a00c8a"> 5103</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT0_SHIFT                    12</span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd2d5dac17e994b09bf15dcffc6162ed"> 5104</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFCNT0_SHIFT))&amp;I2S_FCSR_RFCNT0_MASK)</span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf084ca22db315871ff9d069708d54fd0"> 5105</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM1_MASK                      0xF0000u</span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaf529b5ca3435f838bf49dc1ab9fe475"> 5106</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM1_SHIFT                     16</span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga279ee338a6789bf83cdd45f041fa9f52"> 5107</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFWM1_SHIFT))&amp;I2S_FCSR_TFWM1_MASK)</span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga92ba6b94d84fae29a365f6904985995d"> 5108</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM1_MASK                      0xF00000u</span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5b0b1f1f93eb11d27773034e16c05451"> 5109</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM1_SHIFT                     20</span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad3834b390e1344d4d20567d545f4b756"> 5110</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFWM1_SHIFT))&amp;I2S_FCSR_RFWM1_MASK)</span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga86ec68e5801be588a4e35afa0fc36251"> 5111</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT1_MASK                     0xF000000u</span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaa3406fb8f0001773e4d78ec99e79adc"> 5112</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT1_SHIFT                    24</span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga658c5af2a26c8d3ceb6c4f5206326e54"> 5113</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFCNT1_SHIFT))&amp;I2S_FCSR_TFCNT1_MASK)</span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabc1927b395035813d04039f9991d2334"> 5114</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT1_MASK                     0xF0000000u</span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaded07ec0ce791d90c422ffabacc31fb9"> 5115</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT1_SHIFT                    28</span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga853f73ceff60317c2373bb3ba5948e63"> 5116</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFCNT1_SHIFT))&amp;I2S_FCSR_RFCNT1_MASK)</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="comment">/* ACNT Bit Fields */</span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga626946361d40ab81baf8724e36afc5bb"> 5118</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_AC97EN_MASK                     0x1u</span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad16785bdf51ade361e6ad86d12e4016a"> 5119</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_AC97EN_SHIFT                    0</span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8093fe97b0f65043f6777504077fb6de"> 5120</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FV_MASK                         0x2u</span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9f0e302ab0a1863334ca90299c41bf06"> 5121</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FV_SHIFT                        1</span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga83cac497188c72aeb968ad21b182dbad"> 5122</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_TIF_MASK                        0x4u</span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga194161f9821acf7bc176f6978a8a00a5"> 5123</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_TIF_SHIFT                       2</span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga15cbec147ff534d324aaed7a94382d71"> 5124</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_RD_MASK                         0x8u</span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaaa70f3630139208cb0407461cb61427"> 5125</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_RD_SHIFT                        3</span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadac699c6f940b8829c8ee4135d85333d"> 5126</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_WR_MASK                         0x10u</span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga471fa34ea3d3805044731dceed822438"> 5127</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_WR_SHIFT                        4</span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga686b82ff50f91ad8d8a9aa994f7efd3f"> 5128</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FRDIV_MASK                      0x7E0u</span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6f6a8f7c7b208afbe1c3553d707e4b4c"> 5129</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FRDIV_SHIFT                     5</span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7207074a07fda06b750d8667152498ab"> 5130</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FRDIV(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACNT_FRDIV_SHIFT))&amp;I2S_ACNT_FRDIV_MASK)</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment">/* ACADD Bit Fields */</span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga86f515ec6a480c2aa3ee9150db64a7fc"> 5132</a></span>&#160;<span class="preprocessor">#define I2S_ACADD_ACADD_MASK                     0x7FFFFu</span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacc5eab5fc611b72be143a0140fc1f91e"> 5133</a></span>&#160;<span class="preprocessor">#define I2S_ACADD_ACADD_SHIFT                    0</span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaac5a4880e9413f59aa5d127f70b92fda"> 5134</a></span>&#160;<span class="preprocessor">#define I2S_ACADD_ACADD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACADD_ACADD_SHIFT))&amp;I2S_ACADD_ACADD_MASK)</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment">/* ACDAT Bit Fields */</span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae7721b39bdc3284afd38f4bbfaebb7a8"> 5136</a></span>&#160;<span class="preprocessor">#define I2S_ACDAT_ACDAT_MASK                     0xFFFFFu</span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga21c14964811368a1fad04bc225140cf9"> 5137</a></span>&#160;<span class="preprocessor">#define I2S_ACDAT_ACDAT_SHIFT                    0</span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacee7b32a5bfcd54259cab8c6d85a60f9"> 5138</a></span>&#160;<span class="preprocessor">#define I2S_ACDAT_ACDAT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACDAT_ACDAT_SHIFT))&amp;I2S_ACDAT_ACDAT_MASK)</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">/* ATAG Bit Fields */</span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaef4fbbc71e936b494f848778db00974f"> 5140</a></span>&#160;<span class="preprocessor">#define I2S_ATAG_ATAG_MASK                       0xFFFFu</span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaad3cfb945e986391638fe140cc5912c2"> 5141</a></span>&#160;<span class="preprocessor">#define I2S_ATAG_ATAG_SHIFT                      0</span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6e794ae0e55e4192ec1441807b1f2845"> 5142</a></span>&#160;<span class="preprocessor">#define I2S_ATAG_ATAG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ATAG_ATAG_SHIFT))&amp;I2S_ATAG_ATAG_MASK)</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="comment">/* TMSK Bit Fields */</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1d918fdc6a9ac2600cba87835fed4c8c"> 5144</a></span>&#160;<span class="preprocessor">#define I2S_TMSK_TMSK_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab9c86bbc23ff6147857b8e34eaf5ba10"> 5145</a></span>&#160;<span class="preprocessor">#define I2S_TMSK_TMSK_SHIFT                      0</span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab5de65b31c8f4fda9a69eb15f81bab1e"> 5146</a></span>&#160;<span class="preprocessor">#define I2S_TMSK_TMSK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMSK_TMSK_SHIFT))&amp;I2S_TMSK_TMSK_MASK)</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment">/* RMSK Bit Fields */</span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga45e2bc17b0f5e6f14de39469b3a7fc1a"> 5148</a></span>&#160;<span class="preprocessor">#define I2S_RMSK_RMSK_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe0f87493c2ec37e3f743400a9876914"> 5149</a></span>&#160;<span class="preprocessor">#define I2S_RMSK_RMSK_SHIFT                      0</span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9d4480a0b027d726b056246b55914a1f"> 5150</a></span>&#160;<span class="preprocessor">#define I2S_RMSK_RMSK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMSK_RMSK_SHIFT))&amp;I2S_RMSK_RMSK_MASK)</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment">/* ACCST Bit Fields */</span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga37802cd27c75059d46406416436d6090"> 5152</a></span>&#160;<span class="preprocessor">#define I2S_ACCST_ACCST_MASK                     0x3FFu</span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga350ce12fd537a46550deae3b0240664e"> 5153</a></span>&#160;<span class="preprocessor">#define I2S_ACCST_ACCST_SHIFT                    0</span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabd39fbd3789e07c4051b4339c0700aee"> 5154</a></span>&#160;<span class="preprocessor">#define I2S_ACCST_ACCST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACCST_ACCST_SHIFT))&amp;I2S_ACCST_ACCST_MASK)</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment">/* ACCEN Bit Fields */</span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac9a8e57a1b6ec07fd1c263257b21ff78"> 5156</a></span>&#160;<span class="preprocessor">#define I2S_ACCEN_ACCEN_MASK                     0x3FFu</span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga116e7f3a17025e4c6ebc2ad119e6558e"> 5157</a></span>&#160;<span class="preprocessor">#define I2S_ACCEN_ACCEN_SHIFT                    0</span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3d97d511555a8b45a64402106e12c223"> 5158</a></span>&#160;<span class="preprocessor">#define I2S_ACCEN_ACCEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACCEN_ACCEN_SHIFT))&amp;I2S_ACCEN_ACCEN_MASK)</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment">/* ACCDIS Bit Fields */</span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad75c03463beda6ae00d187d0c501e721"> 5160</a></span>&#160;<span class="preprocessor">#define I2S_ACCDIS_ACCDIS_MASK                   0x3FFu</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga36ef92ba948b89b87d51ba71455b9a43"> 5161</a></span>&#160;<span class="preprocessor">#define I2S_ACCDIS_ACCDIS_SHIFT                  0</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0b3bbefa482e17a53cb7d1dbeee1d687"> 5162</a></span>&#160;<span class="preprocessor">#define I2S_ACCDIS_ACCDIS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACCDIS_ACCDIS_SHIFT))&amp;I2S_ACCDIS_ACCDIS_MASK)</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160; <span class="comment">/* end of group I2S_Register_Masks */</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;</div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga7441a9fd88c69575185aa87244e12f85"> 5171</a></span>&#160;<span class="preprocessor">#define I2S0_BASE                                (0x4002F000u)</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;</div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877"> 5173</a></span>&#160;<span class="preprocessor">#define I2S0                                     ((I2S_Type *)I2S0_BASE)</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160; <span class="comment">/* end of group I2S_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;</div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;</div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE1;                                </div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE2;                                </div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE3;                                </div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE4;                                </div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ME;                                 </div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F1;                                 </div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F2;                                 </div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a17e386b2aaad62e6cc8761e9abf55c72"> 5198</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a17e386b2aaad62e6cc8761e9abf55c72">F3</a>;                                 </div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a2616ec2b621de878c37ff3c29b973607"> 5199</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a2616ec2b621de878c37ff3c29b973607">CS</a>;                                 </div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;} <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a>;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;</div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 5212</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 5213</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 5214</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 5215</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 5216</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab35a751adac37592806af18a4f6e3837"> 5217</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 5218</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 5219</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae6a462624a848afff074ae6e6da83cb0"> 5220</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 5221</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 5222</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3dfb03917664cd276f352b77e95624b9"> 5223</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 5225</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 5226</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 5227</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 5228</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 5229</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 5230</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 5231</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa7a0191eaf60166333a8bee953239c85"> 5232</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 5233</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 5234</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 5235</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaecb28f5285444e1576a192260d5c3048"> 5236</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 5238</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf02591badd7f37915120d0fd627cdf27"> 5239</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad6e40b93385848a0a6dc1177f884107a"> 5240</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad03733955d18194da002aeceedc2edf5"> 5241</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 5242</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 5243</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d8e812233df26a72459712117996efa"> 5244</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 5245</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 5246</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 5247</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 5248</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 5249</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 5251</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaddb0a17347a85705dc2c2975129a7942"> 5252</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga433532e85a0db075b0e525c1483a27ad"> 5253</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 5254</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 5255</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 5256</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 5257</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 5258</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga376a97009729f8dde435a783deb148d8"> 5259</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 5260</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 5261</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd015539f974ee2820707b9abf3787ba"> 5262</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f1588218d510ac13093055708ceae49"> 5264</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7f653f4ce89c4512437c0114f4659502"> 5265</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga99b29643134140d21a3d4259b7f64c86"> 5266</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac623d0db3076972370ee795830b555c1"> 5267</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 5268</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 5269</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f6ea286130568de4df073a50fbdc282"> 5270</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 5271</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 5272</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad162d87bd892f7bfcd34c74941168e64"> 5273</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadeab309cd88e84e94433398ea4656511"> 5274</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 5275</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 5276</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 5277</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga455f995ef197eea9796910ff1b7327a0"> 5278</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 5279</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 5281</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 5282</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 5283</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 5284</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc46629018d0f2eb7a39896eb5225933"> 5285</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 5286</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7c81d1a3309d56f967355042ac08c299"> 5287</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gada64305bc36dde8d293f511de2183d0c"> 5288</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 5289</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 5290</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ba67283979e853e1601bd15a534523e"> 5291</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 5292</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 5293</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 5294</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga085396c6707e1233072318b9f791a179"> 5295</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 5296</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga76228bf3593a9417e43e509166c07fad"> 5298</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga88963ab5583725d163689b615ce5a638"> 5299</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 5300</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 5301</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 5302</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 5303</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga618834480f34a7997f2f4fab80d87400"> 5304</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 5305</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 5306</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae04234ed612320f80fe119820ae78e39"> 5307</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 5308</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 5309</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 5310</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga775751b74c858d4adf406ff063630bbf"> 5311</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 5312</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 5313</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 5315</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 5316</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 5317</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6de4a2380bde727b70758cd1c818c859"> 5318</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 5319</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 5320</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 5321</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga91a71ba06b95076252cd2594112da05d"> 5322</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd85c849a3b177444a91aa37457252a8"> 5323</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 5324</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 5325</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 5326</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd1f915448c7918a8aabc74239d7e773"> 5327</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 5328</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 5329</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 5330</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">/* CS Bit Fields */</span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f4b9c886f8c6ae0ebfe6e9f5e42c5d9"> 5332</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTR_MASK                        0x1u</span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacf36e6ab335e1c2eba198576b5e83c85"> 5333</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTR_SHIFT                       0</span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga06c0fb6961f5851f5c3ad7a1be7eab05"> 5334</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTEP_MASK                       0x2u</span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5a01d2c1ffbcc63a4e59de492de806f0"> 5335</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTEP_SHIFT                      1</span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaaf436b9fe7526ef4acebf41787c7e05d"> 5336</a></span>&#160;<span class="preprocessor">#define LLWU_CS_ACKISO_MASK                      0x80u</span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1b0666eec878d329580b2d83cbaee827"> 5337</a></span>&#160;<span class="preprocessor">#define LLWU_CS_ACKISO_SHIFT                     7</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;</div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga5596067d46debe317ac368bfc5db21f8"> 5346</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;</div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#gaed2d6ced03dff7739533096e53983dbe"> 5348</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;</div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;</div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;                               </div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR;                               </div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR;                               </div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a01a220db71a4427ee2fb57a4b878c85f"> 5369</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a01a220db71a4427ee2fb57a4b878c85f">CNR</a>;                               </div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>;</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 5382</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 5383</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 5384</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 5385</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 5386</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 5387</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 5388</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 5389</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 5390</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 5391</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 5392</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 5393</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 5394</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 5395</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 5396</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 5398</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 5399</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 5400</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 5401</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 5402</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 5403</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 5404</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 5405</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 5407</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 5408</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 5409</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 5411</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 5412</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 5413</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;</div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 5422</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;</div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 5424</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;</div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">   -- MC Peripheral Access Layer</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;</div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="struct_m_c___type.html"> 5441</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="struct_m_c___type.html#a64957350cc96cbdef345e32a6ab78bbe"> 5442</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_m_c___type.html#a64957350cc96cbdef345e32a6ab78bbe">SRSH</a>;                               </div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="struct_m_c___type.html#a1ef007b3499988e16aa9990dfe6b5f51"> 5443</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_m_c___type.html#a1ef007b3499988e16aa9990dfe6b5f51">SRSL</a>;                               </div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="struct_m_c___type.html#ab80b0e0bb4c1aa3e20de93cee5828603"> 5444</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c___type.html#ab80b0e0bb4c1aa3e20de93cee5828603">PMPROT</a>;                             </div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="struct_m_c___type.html#a96fa5644eba54c5bf0a4c5c16ad4f6f7"> 5445</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c___type.html#a96fa5644eba54c5bf0a4c5c16ad4f6f7">PMCTRL</a>;                             </div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;} <a class="code" href="struct_m_c___type.html">MC_Type</a>;</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;</div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="comment">   -- MC Register Masks</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">/* SRSH Bit Fields */</span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gab302a7877df83ec326673fa0ad86c610"> 5458</a></span>&#160;<span class="preprocessor">#define MC_SRSH_JTAG_MASK                        0x1u</span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga728d5942e5c66ff4ef86410f76f7bc71"> 5459</a></span>&#160;<span class="preprocessor">#define MC_SRSH_JTAG_SHIFT                       0</span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga4ce0e16c7970230093885f7bda395886"> 5460</a></span>&#160;<span class="preprocessor">#define MC_SRSH_LOCKUP_MASK                      0x2u</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga457b7a308d7c168c0c849944ca8bf5c1"> 5461</a></span>&#160;<span class="preprocessor">#define MC_SRSH_LOCKUP_SHIFT                     1</span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga9e60169ace2f61deb3c4d133aab8ec4b"> 5462</a></span>&#160;<span class="preprocessor">#define MC_SRSH_SW_MASK                          0x4u</span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga99301ffac03d7da851f4a279b2e22da3"> 5463</a></span>&#160;<span class="preprocessor">#define MC_SRSH_SW_SHIFT                         2</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment">/* SRSL Bit Fields */</span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga323a86bca79f5495bfa8a4b230f37a35"> 5465</a></span>&#160;<span class="preprocessor">#define MC_SRSL_WAKEUP_MASK                      0x1u</span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga944f90f0cbd5d3480524ca17bfa0b9e2"> 5466</a></span>&#160;<span class="preprocessor">#define MC_SRSL_WAKEUP_SHIFT                     0</span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga2915a9bef39090d3ccc81b948afea977"> 5467</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LVD_MASK                         0x2u</span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga62c24e0534c073a31351d65272f78eaa"> 5468</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LVD_SHIFT                        1</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gabb3416a665d35c407d20a9c835f8f0bf"> 5469</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LOC_MASK                         0x4u</span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga0519f1e6dd4ac23c7ed8fcf3695051d2"> 5470</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LOC_SHIFT                        2</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gadd96d87536ac689bd56d157e5d45c76e"> 5471</a></span>&#160;<span class="preprocessor">#define MC_SRSL_COP_MASK                         0x20u</span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaa3635723882078e2c22f01234628e6e3"> 5472</a></span>&#160;<span class="preprocessor">#define MC_SRSL_COP_SHIFT                        5</span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga0ccc34dcb4e3631fdfb94a1144704235"> 5473</a></span>&#160;<span class="preprocessor">#define MC_SRSL_PIN_MASK                         0x40u</span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga52d8106fc971c14fa8628c3c592f7707"> 5474</a></span>&#160;<span class="preprocessor">#define MC_SRSL_PIN_SHIFT                        6</span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga312bf4b36b5283bf17037a92ad2d8eca"> 5475</a></span>&#160;<span class="preprocessor">#define MC_SRSL_POR_MASK                         0x80u</span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga6cb35cd7df388c52ff63ff99e274f612"> 5476</a></span>&#160;<span class="preprocessor">#define MC_SRSL_POR_SHIFT                        7</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga883acef215765c6e5b7c77f596be05f4"> 5478</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS1_MASK                    0x1u</span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga4de8174a50aee767588c0550f39d74a0"> 5479</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS1_SHIFT                   0</span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga401dddedf77ed34c8829d542bec38033"> 5480</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS2_MASK                    0x2u</span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaa52097c2663ad04f54455e87668f25ec"> 5481</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS2_SHIFT                   1</span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga9df967c9d484bfb27ed78aab09341ddd"> 5482</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS3_MASK                    0x4u</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaf9f58665458bc923a6779ea37bd71908"> 5483</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS3_SHIFT                   2</span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga23ca238ebf23d93ec3b2db623ec98685"> 5484</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_ALLS_MASK                      0x10u</span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga63be65fe9d126f5b7a4588d50046f15d"> 5485</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_ALLS_SHIFT                     4</span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gacbb3285ad01804a6750da9ae4e54cc5a"> 5486</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLP_MASK                      0x20u</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gad47b6985017afedb6de121fa7ff202f3"> 5487</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLP_SHIFT                     5</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaeed24ea6d5e9f9a1517c1e8f7da7fab9"> 5489</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPLLSM_MASK                    0x7u</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaa57200fba1c08d70059c2c2f2549f416"> 5490</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPLLSM_SHIFT                   0</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga9d7479b742e28ffe6246d9eb1792e3a0"> 5491</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPLLSM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;MC_PMCTRL_LPLLSM_SHIFT))&amp;MC_PMCTRL_LPLLSM_MASK)</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga26d9f59eaf18fbaedc6a295ac1e54ca0"> 5492</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_RUNM_MASK                      0x60u</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gac4f11a25b9713f3a10ab70a6b33ace00"> 5493</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_RUNM_SHIFT                     5</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gac93f3c15e0ce87431d6800a7af534d00"> 5494</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_RUNM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MC_PMCTRL_RUNM_SHIFT))&amp;MC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga71e4537684ad48dae78be13d6ca8db96"> 5495</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPWUI_MASK                     0x80u</span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga9d2cb129e97b54aabab4886d488ec0ce"> 5496</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPWUI_SHIFT                    7</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160; <span class="comment">/* end of group MC_Register_Masks */</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;</div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;</div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="comment">/* MC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___m_c___peripheral___access___layer.html#ga09e33d5002e0b673237365ee9da38b77"> 5505</a></span>&#160;<span class="preprocessor">#define MC_BASE                                  (0x4007E000u)</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;</div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___m_c___peripheral___access___layer.html#ga71d9e511e7e302cd831e83581219e70d"> 5507</a></span>&#160;<span class="preprocessor">#define MC                                       ((MC_Type *)MC_BASE)</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160; <span class="comment">/* end of group MC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;</div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;</div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C6;                                 </div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ac8db14da050fcf50b52dc461c601cf95"> 5531</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_m_c_g___type.html#ac8db14da050fcf50b52dc461c601cf95">S</a>;                                  </div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a5cf0e28a8f243137567496aaf5c9b64a"> 5533</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a5cf0e28a8f243137567496aaf5c9b64a">ATC</a>;                                </div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVH;                              </div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVL;                              </div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;} <a class="code" href="struct_m_c_g___type.html">MCG_Type</a>;</div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;</div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 5549</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 5550</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 5551</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 5552</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe"> 5553</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gada376a938782b95d20788418a2564476"> 5554</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 5555</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 5556</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga39519f6e6a3b433988eca107d0e7d460"> 5557</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 5558</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 5559</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 5560</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 5562</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 5563</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 5564</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 5565</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c7a64bac24e9840a1b38fd20f45ee32"> 5566</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_MASK                        0x4u</span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf8a3c1b95c6c95b6b86dd47ee3e8df8d"> 5567</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_SHIFT                       2</span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaebd354dd4b68914ead6f2604e4aaf6f0"> 5568</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_MASK                          0x8u</span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga803a8ad30224642fcf09f8d738a21e52"> 5569</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_SHIFT                         3</span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga265bc5e03a60b515a2f554807c106c53"> 5570</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_MASK                        0x30u</span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0198b0ee825233bd73c2681c2072e5d6"> 5571</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_SHIFT                       4</span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaaca8c6b60b8c40403204e606565281d2"> 5572</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE_SHIFT))&amp;MCG_C2_RANGE_MASK)</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga44433c6372539508fbf3090b591f3d89"> 5574</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8b5c3c55be188745fefec24b945110b7"> 5575</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a74a75c9244dad3298474a2bf04de8"> 5576</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 5578</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1114052674119b01137ef4b4885ab757"> 5579</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga91610035649d14c5027419db0bfa3231"> 5580</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 5581</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 5582</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 5583</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 5584</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35"> 5585</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 5586</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 5587</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3466fcea6211e16f30e8fc411f8df5bf"> 5589</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV_MASK                        0x1Fu</span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga365043bcc722b49ba0304f9f0ddc2ba6"> 5590</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV_SHIFT                       0</span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga882fc0aa7a9a7ba2bcc938da968ab961"> 5591</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV_SHIFT))&amp;MCG_C5_PRDIV_MASK)</span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6e9012fb4771631696eb261b34130e31"> 5592</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN_MASK                      0x20u</span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa66818d3e9c0aa682bf5f7612459ca23"> 5593</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN_SHIFT                     5</span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa5b6c4dbca228be833310a8c24e39796"> 5594</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN_MASK                     0x40u</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e6e280569083cbd612cde3d62993cec"> 5595</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN_SHIFT                    6</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga42d96815ebc04cbb3457e351aa092846"> 5597</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV_MASK                         0x1Fu</span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga37d60fb1c50e4115132f9154b33c8b75"> 5598</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV_SHIFT                        0</span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5601575de86a94a418cae647419cbdb5"> 5599</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV_SHIFT))&amp;MCG_C6_VDIV_MASK)</span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac9fc7022fd19872fc5e88cc9867a9db2"> 5600</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME_MASK                          0x20u</span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacbf75149afca850e8a0b6533251a7380"> 5601</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME_SHIFT                         5</span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 5602</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga690a1869788f450cfa53d73f983a1c05"> 5603</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga570e4d94e6cf7ddb93c1f2fc64aa1ddd"> 5604</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE_MASK                        0x80u</span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga13a0cab6f8d95b32cfb4648a3815b641"> 5605</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE_SHIFT                       7</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1c693472984fb69650b117ffe5b76da5"> 5607</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 5608</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2fde2bab0a70ffc271fe7870591bf986"> 5609</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT_MASK                       0x2u</span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad4f77495f587ae7218d74ebc14939067"> 5610</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT_SHIFT                      1</span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 5611</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 5612</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 5613</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 5614</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 5615</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6f176d95968a5b7b1af67ae81734c854"> 5616</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 5617</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gade7c35ac532dc22cde18c4a9a88654c6"> 5618</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK_MASK                          0x40u</span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacc29a27c61aa52dab016068cb88ee85c"> 5619</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK_SHIFT                         6</span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga247a34b938aaa44d22f5cd4f56d95987"> 5620</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_MASK                          0x80u</span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae1d3f34b04899a885dcbd465e5154191"> 5621</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_SHIFT                         7</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="comment">/* ATC Bit Fields */</span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga52c0e87e69e31a3d3b52801954e8766d"> 5623</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMF_MASK                        0x20u</span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga30c10fccd03e4aab62e365e087745846"> 5624</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMF_SHIFT                       5</span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gace2a38b6b1da646afc583d79f529f0bb"> 5625</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMS_MASK                        0x40u</span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacd3f7f605b02c21501e845c06b67ae97"> 5626</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMS_SHIFT                       6</span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8a244ecc9697dc22588c1350e71ed854"> 5627</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATME_MASK                        0x80u</span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacf9350731977d03f7330db5e30901f72"> 5628</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATME_SHIFT                       7</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 5630</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 5631</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab382a7e152cca964b5cd64708384c608"> 5632</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga48750526150212b524f731e303a7e3cf"> 5634</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 5635</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 5636</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;</div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 5645</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;</div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 5647</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;</div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLASC;                             </div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLAMC;                             </div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a60682d93638747b0480dcd9373362d40"> 5668</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a60682d93638747b0480dcd9373362d40">SRAMAP</a>;                            </div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;                               </div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBCC;                             </div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBRL;                             </div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ETBCNT;                            </div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>;</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 5685</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 5686</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 5687</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 5689</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 5690</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 5691</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="comment">/* SRAMAP Bit Fields */</span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaea81ea6e952fefeccd24ea32ca2e1d19"> 5693</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUAP_MASK                  0x3000000u</span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8eb0f229beebbb842a2f53eba9721800"> 5694</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUAP_SHIFT                 24</span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga35ed8bc3f184b9dc1380dd765264103b"> 5695</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUAP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_SRAMAP_SRAMUAP_SHIFT))&amp;MCM_SRAMAP_SRAMUAP_MASK)</span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga51cc51d53d040b5210db11eb298ab8c2"> 5696</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUWP_MASK                  0x4000000u</span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c8ee7627c2a66ec379d94b9164deb41"> 5697</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUWP_SHIFT                 26</span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4a81bd3e9ed7116fb4c5b1278d57ee9f"> 5698</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLAP_MASK                  0x30000000u</span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga117a856a25e32983f5a0e2e7b561bbd9"> 5699</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLAP_SHIFT                 28</span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf0bb46ddcfc7d89f3b80c0030cf47de9"> 5700</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLAP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_SRAMAP_SRAMLAP_SHIFT))&amp;MCM_SRAMAP_SRAMLAP_MASK)</span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0beeb7cc649b24a1dd695dac44cd9c96"> 5701</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLWP_MASK                  0x40000000u</span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf520c22b65ed17ceb0d1d2b157be3a17"> 5702</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLWP_SHIFT                 30</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="comment">/* ISR Bit Fields */</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga506c541ac574b69cfd550f672a629ba3"> 5704</a></span>&#160;<span class="preprocessor">#define MCM_ISR_IRQ_MASK                         0x2u</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga666d11d7cfd1210371f4bd3e71511bd6"> 5705</a></span>&#160;<span class="preprocessor">#define MCM_ISR_IRQ_SHIFT                        1</span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1c841c383ca635d9795909e1210c95e5"> 5706</a></span>&#160;<span class="preprocessor">#define MCM_ISR_NMI_MASK                         0x4u</span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac9755daab7e754704e66c87f34ce55a4"> 5707</a></span>&#160;<span class="preprocessor">#define MCM_ISR_NMI_SHIFT                        2</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="comment">/* ETBCC Bit Fields */</span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaffa6b23f821bd7647db6b0abcaf504a"> 5709</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_MASK                     0x1u</span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8262666b7fec7b20ea3e871bdb325dc1"> 5710</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_SHIFT                    0</span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga155cfa2bfc46e64c665a8aeed061da6f"> 5711</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_MASK                      0x6u</span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e85c0a405fa8e736ea6b11e2a2ce2cf"> 5712</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_SHIFT                     1</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7855e4b02297a6ed3202b7ee2bb536f5"> 5713</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCC_RSPT_SHIFT))&amp;MCM_ETBCC_RSPT_MASK)</span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga16853921aa4b5ded12e5bf4d2c8509fb"> 5714</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_MASK                      0x8u</span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9ea97398989700f275f186a44b5d86b7"> 5715</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_SHIFT                     3</span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4e65e76bc2ffbd1a4577fb31da7e5fbb"> 5716</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_MASK                     0x10u</span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga40fefdc2fb703f686abf76fda0ec6859"> 5717</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_SHIFT                    4</span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga390a11a02383ea3369843438b3a5ff80"> 5718</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_MASK                     0x20u</span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92bf57df9f719917686203be01c3d141"> 5719</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_SHIFT                    5</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="comment">/* ETBRL Bit Fields */</span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab63bbd758727921d1744034311a25c81"> 5721</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_MASK                    0x7FFu</span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga04c87446d72a2644f3ee4d493f5febba"> 5722</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_SHIFT                   0</span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3aa435178b25a3eb59fa4c76c4276fa4"> 5723</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBRL_RELOAD_SHIFT))&amp;MCM_ETBRL_RELOAD_MASK)</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="comment">/* ETBCNT Bit Fields */</span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0ad096c8133f83aad1812ed0263a47a7"> 5725</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_MASK                  0x7FFu</span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6f3bfee5c1a266db914bfcce1b33e40f"> 5726</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_SHIFT                 0</span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga14675877220745e714191f35ea848ee5"> 5727</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCNT_COUNTER_SHIFT))&amp;MCM_ETBCNT_COUNTER_MASK)</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 5736</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;</div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 5738</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CESR;                              </div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;       uint8_t RESERVED_0[12];</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t EAR;                               </div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t EDR;                               </div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;  } SP[5];</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;       uint8_t RESERVED_1[968];</div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD[12][4];                       </div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;       uint8_t RESERVED_2[832];</div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[12];                        </div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;} <a class="code" href="struct_m_p_u___type.html">MPU_Type</a>;</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment">   -- MPU Register Masks</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;</div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97170048bb44b005879eac9ef8db2c14"> 5778</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga78bad194c9de3bebb9eba101cf58c613"> 5779</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0</span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab2bc6f6060eddc0403a79f7f5e31f270"> 5780</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30493ea4dcacc6d2bf116459dd57362e"> 5781</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8</span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5e4ddcc102a418d506925d0da3bc09e6"> 5782</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadfa15098e24cc47d3c919a4a50702050"> 5783</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3c9da72b898ef6552faa993528e58157"> 5784</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12</span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae987eb818110ba76cae0547cc549fa92"> 5785</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac91de83bf386f4896d634b4283e3ac12"> 5786</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e19f94c8fa7c703ae194f8df2920795"> 5787</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16</span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga22915a55b129ed8fc33ede59c0b25601"> 5788</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92110b62cfcd6178c2b26e7aaef222b1"> 5789</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_MASK                      0xF8000000u</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69779e128c116e87116f7aa67b9a8dcc"> 5790</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_SHIFT                     27</span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9b0a75ff640bd8a5d2ca3604ccee5535"> 5791</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR_SHIFT))&amp;MPU_CESR_SPERR_MASK)</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fec46c3866c88337f8ee0639c8d81b5"> 5793</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2bbd867e08b8ad2b609ab33a558e501c"> 5794</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0</span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga574a5bbf274f8184032844f9a9257597"> 5795</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga469d59f7f1a51f8d7041b2404a246fb6"> 5797</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga927ea9ae9756926304a7199714ee646a"> 5798</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0</span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92ec1bda4da654cec287d9c1bfadd4e7"> 5799</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac76941d0d78453dcab7b06fc204a1abb"> 5800</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1</span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3d8e0af02c0fc96347a27875ab672f5b"> 5801</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga57901086814557690f671d195d886423"> 5802</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad27c9ef1ae37201a6c16976311c5e1b3"> 5803</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4</span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4d47da64a0139aeb64144967f3b60cfe"> 5804</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga68e110ced075e97030f5c5a2f0cda968"> 5805</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac82a810678a3390409319ea636e93d84"> 5806</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16</span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac85ecc9802951a4346e15eb35e3f4f49"> 5807</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="comment">/* WORD Bit Fields */</span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga81c4b50e1693f2f64236771f4588ce0e"> 5809</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_MASK                       0x7u</span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga636500a039c88639b9b03b0624e934ce"> 5810</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_SHIFT                      0</span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga470dfe214bd7a49bc45b0a3bed28dd80"> 5811</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0UM_SHIFT))&amp;MPU_WORD_M0UM_MASK)</span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga44e24e528550aa8ae4520965651fc1d9"> 5812</a></span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_MASK                        0x1u</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9b01ac6c738050f879b0d513ac37afbd"> 5813</a></span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_SHIFT                       0</span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafda0a1d29fd430d9445e755ca6966426"> 5814</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_MASK                       0x18u</span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga71cd35cba4582e00c7461d7c65b8756b"> 5815</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_SHIFT                      3</span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gacbf1a03a72f3f4a5280f114f39922ae9"> 5816</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0SM_SHIFT))&amp;MPU_WORD_M0SM_MASK)</span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad5d1a04b42678bcb2600ef9ee33a97b2"> 5817</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66676fa259feddcd6fb70b638dd7442e"> 5818</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_SHIFT                   5</span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa1d540199eab33ae6bb64f891dab8db4"> 5819</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_ENDADDR_SHIFT))&amp;MPU_WORD_ENDADDR_MASK)</span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga99ac4386c2eefb943305a1faec44419c"> 5820</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2a0a92430b9fff9f248ae1ffbe086513"> 5821</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_SHIFT                   5</span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5e4ffc54c4abc1bbc57380106cf69018"> 5822</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_SRTADDR_SHIFT))&amp;MPU_WORD_SRTADDR_MASK)</span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaeac86ca30363b0e3680afeb453979567"> 5823</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_MASK                       0x1C0u</span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaddd6babdd00ce10ca794e6fb8b49c1a8"> 5824</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_SHIFT                      6</span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa810c09e45845f30787202611e33b06d"> 5825</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1UM_SHIFT))&amp;MPU_WORD_M1UM_MASK)</span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga693c293e0d79e4e10f3e2c955a07afaf"> 5826</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_MASK                       0x600u</span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41b28fc0062d523a3f560d2362a1505b"> 5827</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_SHIFT                      9</span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaafe2d86cd721413d90c73d8cc2b13c16"> 5828</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1SM_SHIFT))&amp;MPU_WORD_M1SM_MASK)</span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8ac2b629f0deac03fa994c2159e8714c"> 5829</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_MASK                       0x7000u</span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab0b3fbb6bf7c3bf27b3e26ed22015a9a"> 5830</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_SHIFT                      12</span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga34033b073766daac47fd2e1ba5af32c5"> 5831</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2UM_SHIFT))&amp;MPU_WORD_M2UM_MASK)</span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1fd18149f5a26686b45d9bbc90de70e0"> 5832</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_MASK                       0x18000u</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0e28cfb776dbafafa4c04e094872ecc9"> 5833</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_SHIFT                      15</span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5d8c065051a43f8f18af7133f77bcccc"> 5834</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2SM_SHIFT))&amp;MPU_WORD_M2SM_MASK)</span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaaae46e6e46ff4089de2e00ef4f10396f"> 5835</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_MASK                       0x1C0000u</span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2256d09a97da4bc4e20aceefdd6870f1"> 5836</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_SHIFT                      18</span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa96db29c2e34abb55632bbfdfe2bc998"> 5837</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3UM_SHIFT))&amp;MPU_WORD_M3UM_MASK)</span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66fa2f8378ee3158e24b8733413da43d"> 5838</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_MASK                       0x600000u</span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41a8f42d1e7fab735444f5576ccbf61e"> 5839</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_SHIFT                      21</span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaad500dfae0f17171e1038d6b91be66c9"> 5840</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3SM_SHIFT))&amp;MPU_WORD_M3SM_MASK)</span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac3a983687d94df3019c562fa26c8d07e"> 5841</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_MASK                       0x1000000u</span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa32f6731588dff2a7e5ee20e10a86937"> 5842</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_SHIFT                      24</span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga529413212f8c7cf7bd2d1ab6a050d1c8"> 5843</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_MASK                       0x2000000u</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga72594f986e13433ed74e6eabfacf5253"> 5844</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_SHIFT                      25</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga918f8ced0f8de1a54cc59c57328a18f3"> 5845</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_MASK                       0x4000000u</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa25703033160cedcbc90416722c87fc9"> 5846</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_SHIFT                      26</span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga04e6c19c601a7bd3dd87a889f309a9f4"> 5847</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_MASK                       0x8000000u</span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa33945bb1d9469089a504d285a8dc021"> 5848</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_SHIFT                      27</span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga954333596403a1acfee73052cb5ea1f9"> 5849</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_MASK                       0x10000000u</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1cd57764e1dc69513f0bb0bb63c7ca44"> 5850</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_SHIFT                      28</span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaea71b8ad714cf0bc8e007cca8a9a6fd4"> 5851</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_MASK                       0x20000000u</span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga302e27597edfb853b8d08552c27d4a17"> 5852</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_SHIFT                      29</span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab63d3094e6173e76e2df25ce9faca8a0"> 5853</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_MASK                       0x40000000u</span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga38c58ef487241b3084e6df9b7d6e316e"> 5854</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_SHIFT                      30</span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad6a0ce43c3940a0870853a8601402248"> 5855</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_MASK                       0x80000000u</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab8b7a9573658248eaba1a55f660f8ca1"> 5856</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_SHIFT                      31</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4855af22b69592db90ae0eef06608fc"> 5858</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ba290e2151d652e653e23a97738b1e5"> 5859</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0</span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2f421e9034b369fd97dae1de41e03a5c"> 5860</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gada28730c0d3bd624b681e09a736c120e"> 5861</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadad72890c36bcb3eea5e72c8f95af64a"> 5862</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3</span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac319d89383bf9f0de908508542fea331"> 5863</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9c612a4add9fc4bd1e8866fe06d5a0f0"> 5864</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab78a3ecaa69ce9b7a985e4efa7b4620d"> 5865</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6</span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0d79bb99181801ac26d748c60f15b7eb"> 5866</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae1b8caa92c79f5d2c8063322a5648949"> 5867</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa7b953ee18610f335e223411d85d8cfa"> 5868</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4637a5f46bf91983c81b2242ff27c19d"> 5869</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8d7b4cc87aa01ac1fc57eee990df39c7"> 5870</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1d5c046770993c99be4542472930ca76"> 5871</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae2624802b0f6612197ae07aad8864b66"> 5872</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6add3ff0b896e284766090212deee537"> 5873</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ad37821b5be6daf16f1a497562a34e8"> 5874</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15</span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga143287bba1d7668b4c1fa76a2493afd3"> 5875</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf2452a83e10e064460faa1161376e227"> 5876</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64ad669637020d4ed932759c5018a1a"> 5877</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18</span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga76fc460cd33e038041b5a57af773d35c"> 5878</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae5e6d54ab5d669ec57740a22ea1a9840"> 5879</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2100b16ac6437948090913ee54184df6"> 5880</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa774f8f68a43dac17f60bc8572fb5b4f"> 5881</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga83e0fd88964bf881fff84ec5148be122"> 5882</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab956bade9f6a200c49007ae0385b5838"> 5883</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24</span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga19bff0a0a5537826851816728dbe1845"> 5884</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2396d0d3aa02d1ce7d63b375306171db"> 5885</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25</span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9a15b77ff19841d163202e5f08e59941"> 5886</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32b48238ec363343bb84eb701503ac64"> 5887</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26</span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96965e716b1fba479c7903a5ae64e305"> 5888</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga80db0bdec596e5f2ae168cf02b3e68d0"> 5889</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga675c429d4b18a11c7dd4d6f81e8fec4b"> 5890</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67ade60c5f10bf98e10770b8af8d2a87"> 5891</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28</span></div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga520ccd7afefe94f2c563302f3996dbe3"> 5892</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0166b93dc6445dac1d73289ecdb8eda1"> 5893</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29</span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae26a39c4f03a041788d55172d23c277a"> 5894</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa8390e90127f6bfa83f10b5987ac2ec7"> 5895</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30</span></div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga91e2f6e31b038f7103f4824968045be5"> 5896</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca22b48cd61a2b77f11fd0d41b0e475"> 5897</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;</div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;</div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 5906</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;</div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 5908</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160; <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;</div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY3;                           </div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY2;                           </div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY1;                           </div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY0;                           </div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY7;                           </div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY6;                           </div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY5;                           </div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY4;                           </div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT3;                             </div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT2;                             </div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT1;                             </div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT0;                             </div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FSEC;                               </div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FOPT;                               </div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FEPROT;                             </div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FDPROT;                             </div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;} <a class="code" href="struct_n_v___type.html">NV_Type</a>;</div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 5954</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 5955</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fa5913563629cd7c8b509cc87421687"> 5956</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 5958</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga408b1083508e784cba76d5be9b147a84"> 5959</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 5960</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 5962</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga71418f17e11f902066ca404fbe473aef"> 5963</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac336f640b5b887647407bd036aabb060"> 5964</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 5966</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 5967</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 5968</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 5970</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 5971</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 5972</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 5974</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga271a532af55987843f56d660efb5d440"> 5975</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 5976</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 5978</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 5979</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 5980</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 5982</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 5983</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaec4a23e778980f71beab56e3353a0abb"> 5984</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 5986</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 5987</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 5988</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 5990</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50f9336b86839704ca20297b040c3ca5"> 5991</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 5992</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 5994</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 5995</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 5996</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 5998</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaaae2badd9a03af803a09537c6c89382a"> 5999</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga69a376822e2425a5933dc10569a42d3d"> 6000</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab159c721c6cde1f629b630c573da8ea9"> 6002</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 6003</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 6004</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 6005</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 6006</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga75d524350a710ba87a95c927466a42d2"> 6007</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 6008</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 6009</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 6010</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 6011</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 6012</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 6013</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe7cb388b4a9f41cc264e7df5ecdf883"> 6015</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      0x1u</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fc27fe10cf14eb30613e131fe7e758e"> 6016</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0</span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 6017</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  0x2u</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 6018</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae309f9fbc7ce46321fbe34e89077fd7a"> 6020</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     0xFFu</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad725c7b093dfd814cfae3e3fe8522ed2"> 6021</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaa20e7b6ed6390623af67d4ef85a3faf7"> 6022</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga004ff32c4f18a922a47aaf9adea14d41"> 6024</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     0xFFu</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf2019bf7c0b8e9dc5efcc385cc50f35b"> 6025</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga47f6e3be836c5d3a4a358a2dfcca5cfe"> 6026</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;</div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#gae792eed1588907a7e4079a4f7b7c14e1"> 6035</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;</div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#gaaf9248e0515bbc69ded5d8a6642e39ee"> 6037</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig                         ((NV_Type *)FTFL_FlashConfig_BASE)</span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;</div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR;                                 </div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;} <a class="code" href="struct_o_s_c___type.html">OSC_Type</a>;</div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;</div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 6068</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 6069</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga1a5a0db08efaf66c34caf98136cbec11"> 6070</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga6f17376a1571a200e55cac51d1358503"> 6071</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 6072</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 6073</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 6074</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 6075</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga3024913f44011d333c6f48ddb00fbf9d"> 6076</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac1b9c5d7f156f1792255204dae816aba"> 6077</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab96140627de270278cbdfc81fbef63fc"> 6078</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga56f4aa6f215268327accda5434671187"> 6079</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga7455a62769c499f9083f5e84ca19429f"> 6088</a></span>&#160;<span class="preprocessor">#define OSC_BASE                                 (0x40065000u)</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;</div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#gac9fd21467d416baa7f6aa4c175f8c6b5"> 6090</a></span>&#160;<span class="preprocessor">#define OSC                                      ((OSC_Type *)OSC_BASE)</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;</div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;</div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNT;                               </div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDLY;                              </div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1;                                </div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t S;                                 </div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2];                            </div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;         uint8_t RESERVED_0[24];</div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;  } CH[2];</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;       uint8_t RESERVED_0[240];</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INTC;                              </div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>;                               </div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;  } <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>[2];</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POEN;                              </div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PODLY;                             </div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>;</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;</div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment">   -- PDB Register Masks</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 6138</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 6139</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 6140</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 6141</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1</span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 6142</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 6143</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2</span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52e674d4841cbe8d87374deadb69b45f"> 6144</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 6145</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 6146</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5</span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 6147</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 6148</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6</span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 6149</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 6150</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7</span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 6151</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 6152</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8</span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad82c5e1b8128b560787b5bdb67a70e5f"> 6153</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 6154</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 6155</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12</span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b7cd747de95052518759e92b7e0f867"> 6156</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 6157</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 6158</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15</span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 6159</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 6160</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16</span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 6161</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 6162</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17</span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 6163</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 6164</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6b704d8e041f977dfe02f0288a8e01bd"> 6165</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 6167</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 6168</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6e9107df37db341b8d9f7041561354a1"> 6169</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 6171</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 6172</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0</span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7450994c413fd116da0c44f36fd27f2b"> 6173</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 6175</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 6176</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga495ff2eb5cc22dc5cc0585f77eb9c043"> 6177</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 6179</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 6180</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab2ca4b13b2a865c68c2e1505f4b4f13b"> 6181</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 6182</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 6183</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8</span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5c193c9c001f33a49f1ae3c2a11133c"> 6184</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 6185</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 6186</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5e17c540740d6900e1a1184dd0c21e69"> 6187</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 6189</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 6190</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5f66f6b1c641d52cb706ac11428e11d"> 6191</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 6192</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 6193</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16</span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa9865ff9f9ab4bd805a99b75ee73c7e5"> 6194</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 6196</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 6197</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga39781873dd40fb95e69b65d323ab49bf"> 6198</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="comment">/* INTC Bit Fields */</span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga72fcf50548a0ad908e68c9dd67e61c2a"> 6200</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        0x1u</span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga48ed5e2759aea8d4b6a4a47f1993cacc"> 6201</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0</span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga012fb0606d68eca77a9b15c2b8b8c995"> 6202</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_MASK                        0x2u</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga94b6fffc0fb61e58e2436696dc674340"> 6203</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga04262fdbd8c3565c23a025cb119f1549"> 6205</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         0xFFFFu</span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b99cf0c9ae2fa2cf6e4200a7e3bf13b"> 6206</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_SHIFT                        0</span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8b612d1c7684422f1c6b14cd069814ab"> 6207</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK)</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 6209</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 6210</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0</span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf0b83a8c4124b3bdf53e5173d121db0f"> 6211</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="comment">/* PODLY Bit Fields */</span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga1b7c6a0b290ea82908b74e7b8c2f4009"> 6213</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      0xFFFFu</span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa576ed647be6411616c3f6e6d03ab47c"> 6214</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0</span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga47e4784ba83a37ab49598af71889500c"> 6215</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK)</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga548246bef07975bd6f1fe0fe5a2c6ef5"> 6216</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga0890f882369124f86428eea14c2eac88"> 6217</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae6b4c6aa88511e952d5cd0938d11d854"> 6218</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;</div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;</div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaca699dde276786b0443ef728ae1f01c0"> 6227</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;</div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 6229</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;</div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;</div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;       uint8_t RESERVED_0[252];</div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LDVAL;                             </div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CVAL;                              </div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCTRL;                             </div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFLG;                              </div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;  } <a class="code" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>[4];</div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;} <a class="code" href="struct_p_i_t___type.html">PIT_Type</a>;</div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;</div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;</div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8149a0bb21843632dd4528b540480ba7"> 6267</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 6268</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 6269</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 6270</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7929b3b8a0c170a50f57d97face5365"> 6272</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga463855d2b42de901bad9bea868f4f48b"> 6273</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 6274</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2810b877338372cb9b9d944b206c08d3"> 6276</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 6277</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 6278</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 6280</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 6281</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 6282</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 6283</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 6285</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 6286</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;</div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;</div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 6295</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;</div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 6297</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;</div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC1;                             </div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC2;                             </div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t REGSC;                              </div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>;</div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;</div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;</div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 6330</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 6331</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 6332</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 6333</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 6334</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 6335</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 6336</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 6337</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 6338</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 6339</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 6340</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaab1198a446bb9b8412589eeb12311666"> 6342</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 6343</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 6344</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 6345</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 6346</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 6347</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 6348</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 6349</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 6350</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 6352</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 6353</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 6354</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 6355</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5af78dc068c0c69c43f749012b4c4150"> 6356</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_VLPRS_MASK                     0x8u</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9783786c3fc02e2420ea454dfcc63f78"> 6357</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_VLPRS_SHIFT                    3</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gafc23413f162a7207555b876c373d6fdd"> 6358</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_TRAMPO_MASK                    0x10u</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa58b33a6b2b5c1da029a548c19699139"> 6359</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_TRAMPO_SHIFT                   4</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;</div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;</div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 6368</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;</div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 6370</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;</div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;</div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCLR;                             </div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCHR;                             </div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISFR;                              </div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFER;                              </div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFCR;                              </div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFWR;                              </div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>;</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;</div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 6409</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 6410</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 6411</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 6412</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 6413</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 6414</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 6415</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 6416</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbe19f0087a51a8c26c51838b7a555d2"> 6417</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_MASK                        0x20u</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac4871a3c3a20a51a3a57131d34e427e0"> 6418</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 6419</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 6420</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 6421</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 6422</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 6423</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a"> 6424</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea"> 6425</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 6426</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 6427</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 6428</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 6429</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 6430</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 6432</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 6433</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 6434</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 6435</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 6436</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74"> 6437</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 6439</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 6440</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 6441</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 6442</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 6443</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f"> 6444</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 6446</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 6447</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 6448</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df"> 6450</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56"> 6451</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3261e250c50e71a33b4d443a6ca28c25"> 6452</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9"> 6454</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500"> 6455</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 6457</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08"> 6458</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad79add2c6df026fd06198143aa198c99"> 6459</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;</div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 6468</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;</div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 6470</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;</div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 6472</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;</div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 6474</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;</div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d"> 6476</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;</div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5"> 6478</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;</div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15"> 6480</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;</div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 6482</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;</div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93"> 6484</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;</div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 6486</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;</div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="comment">   -- RFSYS Peripheral Access Layer</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;</div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;} <a class="code" href="struct_r_f_s_y_s___type.html">RFSYS_Type</a>;</div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;</div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga2fe64579aaef18ce266e3d6c316d3241"> 6517</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        0xFFu</span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaab45c60c0a8e5edb59537ee2bcb2bbcf"> 6518</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       0</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaf197b94e2d03011c483dee604724cfda"> 6519</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LL_SHIFT))&amp;RFSYS_REG_LL_MASK)</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9f8ddcb45324c34fd2d19417b8b13d11"> 6520</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        0xFF00u</span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabe96c857aab7668805c1fb3ea46693bf"> 6521</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       8</span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9b8cd1814fd5957849b91bfd1bdf6ac6"> 6522</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LH_SHIFT))&amp;RFSYS_REG_LH_MASK)</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga063f595b6c7267627c96048590611cc1"> 6523</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        0xFF0000u</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabc34a2d1963a697d1a773a8981a063f5"> 6524</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       16</span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaea8beedf47675b6b2c630526a03d90e5"> 6525</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HL_SHIFT))&amp;RFSYS_REG_HL_MASK)</span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae1fb55483b3d79a2e74d0c1ad4e57d51"> 6526</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        0xFF000000u</span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae78b067bd28db1d0ff57015f300312fb"> 6527</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       24</span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9724177c60594bb3a22f13e9ef7de07c"> 6528</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HH_SHIFT))&amp;RFSYS_REG_HH_MASK)</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160; <span class="comment">/* end of group RFSYS_Register_Masks */</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga742dcff49e1d900ccc5fb6d716dac969"> 6537</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE                               (0x40041000u)</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;</div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga83a5a75f5421c69ce93437b8be3c1144"> 6539</a></span>&#160;<span class="preprocessor">#define RFSYS                                    ((RFSYS_Type *)RFSYS_BASE)</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160; <span class="comment">/* end of group RFSYS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;</div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;</div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="comment">   -- RFVBAT Peripheral Access Layer</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;</div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;} <a class="code" href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a>;</div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="comment">   -- RFVBAT Register Masks</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;</div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gac055aaeebf0ff5200e7b3703d6a6ed73"> 6570</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_MASK                       0xFFu</span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga77fdef5edef0e9e20236761366ed3fbb"> 6571</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      0</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga0e8446d5980a8863f4d5f0be690e78a3"> 6572</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LL_SHIFT))&amp;RFVBAT_REG_LL_MASK)</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gaac2f9a56be08c02d917e25d2160bb25d"> 6573</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_MASK                       0xFF00u</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga274af8b911ddd78c1ce6df899ad83cbd"> 6574</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      8</span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga016bf338b7050742a030ffe81d9be9a4"> 6575</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LH_SHIFT))&amp;RFVBAT_REG_LH_MASK)</span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae0f69a55f5feaf1e41b317aaa17780fe"> 6576</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_MASK                       0xFF0000u</span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga069a18ff685d5c1e8e48acc77454bf70"> 6577</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      16</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gade785dbcefc44dd4be0a7a423e05affb"> 6578</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HL_SHIFT))&amp;RFVBAT_REG_HL_MASK)</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad2932f13b6d26fa7ccb982b9cffcd184"> 6579</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_MASK                       0xFF000000u</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae67376345507e381e7f56f8bae49359c"> 6580</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      24</span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad544c6138476e4e13e072614ac354d2c"> 6581</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HH_SHIFT))&amp;RFVBAT_REG_HH_MASK)</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Masks */</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">/* RFVBAT - Peripheral instance base addresses */</span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral___access___layer.html#gad95e9110d4335fec45f55c54ed3f4814"> 6590</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE                              (0x4003E000u)</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;</div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral___access___layer.html#gac2c2895b56604565c1deab90aedbf1a4"> 6592</a></span>&#160;<span class="preprocessor">#define RFVBAT                                   ((RFVBAT_Type *)RFVBAT_BASE)</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160; <span class="comment">/* end of group RFVBAT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;</div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;</div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="comment">   -- RNG Peripheral Access Layer</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;</div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="struct_r_n_g___type.html#ad7acd5295b34ea0496602c78a4423c55"> 6610</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_n_g___type.html#ad7acd5295b34ea0496602c78a4423c55">VER</a>;                               </div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="struct_r_n_g___type.html#adcf812cbe5147d300507d59d4a55935d"> 6611</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_n_g___type.html#adcf812cbe5147d300507d59d4a55935d">CMD</a>;                               </div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="struct_r_n_g___type.html#ad22abc6bcc866053741e09bc5436694c"> 6614</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_n_g___type.html#ad22abc6bcc866053741e09bc5436694c">ESR</a>;                               </div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="struct_r_n_g___type.html#a2da82546dfba3a09bb9a560b7991bb03"> 6615</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_n_g___type.html#a2da82546dfba3a09bb9a560b7991bb03">OUT</a>;                               </div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;} <a class="code" href="struct_r_n_g___type.html">RNG_Type</a>;</div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;</div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="comment">   -- RNG Register Masks</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;</div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="comment">/* VER Bit Fields */</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab98f7a8fc1401c0ec479d23a196395a5"> 6628</a></span>&#160;<span class="preprocessor">#define RNG_VER_MINOR_MASK                       0xFFu</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7afc888d51f1a3c4cc5b7323dc8b4c7d"> 6629</a></span>&#160;<span class="preprocessor">#define RNG_VER_MINOR_SHIFT                      0</span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2e0ea5662d2e56053533ec375a489abf"> 6630</a></span>&#160;<span class="preprocessor">#define RNG_VER_MINOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_VER_MINOR_SHIFT))&amp;RNG_VER_MINOR_MASK)</span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga876f41d5c316f21e8b01cfbccfe53379"> 6631</a></span>&#160;<span class="preprocessor">#define RNG_VER_MAJOR_MASK                       0xFF00u</span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gacd163b03677c5d272a79038b59303119"> 6632</a></span>&#160;<span class="preprocessor">#define RNG_VER_MAJOR_SHIFT                      8</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga470802d724d52c2d182944de6a5c27df"> 6633</a></span>&#160;<span class="preprocessor">#define RNG_VER_MAJOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_VER_MAJOR_SHIFT))&amp;RNG_VER_MAJOR_MASK)</span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga14e73779fa37b0832902da833c1e28e6"> 6634</a></span>&#160;<span class="preprocessor">#define RNG_VER_TYPE_MASK                        0xF0000000u</span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga585c1869da2eff615eb9a516095f5000"> 6635</a></span>&#160;<span class="preprocessor">#define RNG_VER_TYPE_SHIFT                       28</span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7e312c5fd54f3471b74bbff29514f798"> 6636</a></span>&#160;<span class="preprocessor">#define RNG_VER_TYPE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_VER_TYPE_SHIFT))&amp;RNG_VER_TYPE_MASK)</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="comment">/* CMD Bit Fields */</span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3fcaf8e2363629d93eb7e0a832eda045"> 6638</a></span>&#160;<span class="preprocessor">#define RNG_CMD_ST_MASK                          0x1u</span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga368b5f19b048989b7e7f276be84c92d4"> 6639</a></span>&#160;<span class="preprocessor">#define RNG_CMD_ST_SHIFT                         0</span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab56d27304cd48f7235ef5e805c5b291a"> 6640</a></span>&#160;<span class="preprocessor">#define RNG_CMD_GS_MASK                          0x2u</span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga8f8604678fb8c463a6e304df789e1a55"> 6641</a></span>&#160;<span class="preprocessor">#define RNG_CMD_GS_SHIFT                         1</span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gadab4cf288cec0f614df2f9429831f42e"> 6642</a></span>&#160;<span class="preprocessor">#define RNG_CMD_CI_MASK                          0x10u</span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaa8fdca30fda83667ee030137b166bdf9"> 6643</a></span>&#160;<span class="preprocessor">#define RNG_CMD_CI_SHIFT                         4</span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gafda3d1e9f7775e55165b0cd4e3709d04"> 6644</a></span>&#160;<span class="preprocessor">#define RNG_CMD_CE_MASK                          0x20u</span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gabcd33fe6a16d173f5539e825347b61ac"> 6645</a></span>&#160;<span class="preprocessor">#define RNG_CMD_CE_SHIFT                         5</span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab129e0c83f2d6f96abf0a5a7599a1211"> 6646</a></span>&#160;<span class="preprocessor">#define RNG_CMD_SR_MASK                          0x40u</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gacf09b9b4f4afbff47858c2a9765e54d2"> 6647</a></span>&#160;<span class="preprocessor">#define RNG_CMD_SR_SHIFT                         6</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gadc8f46eaca246ef76a29f38221f64502"> 6649</a></span>&#160;<span class="preprocessor">#define RNG_CR_FUFMOD_MASK                       0x3u</span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga5e3d0520e93b549158d96795065b47dd"> 6650</a></span>&#160;<span class="preprocessor">#define RNG_CR_FUFMOD_SHIFT                      0</span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7bb2b04bdda087ec99fb93d542ed5087"> 6651</a></span>&#160;<span class="preprocessor">#define RNG_CR_FUFMOD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_CR_FUFMOD_SHIFT))&amp;RNG_CR_FUFMOD_MASK)</span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga256e987f561793d1cb81fe1f28de65c4"> 6652</a></span>&#160;<span class="preprocessor">#define RNG_CR_AR_MASK                           0x10u</span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga86e504f4bbbe371be50257ec0c838b8c"> 6653</a></span>&#160;<span class="preprocessor">#define RNG_CR_AR_SHIFT                          4</span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga8d03833d609ffbabd613f32b0f067cd5"> 6654</a></span>&#160;<span class="preprocessor">#define RNG_CR_MASKDONE_MASK                     0x20u</span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gad58b10abfd3b745b48869f715d5c4bb0"> 6655</a></span>&#160;<span class="preprocessor">#define RNG_CR_MASKDONE_SHIFT                    5</span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga14ea62f040192c557ac8d4041b0b71f9"> 6656</a></span>&#160;<span class="preprocessor">#define RNG_CR_MASKERR_MASK                      0x40u</span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gacc750cb572cff318a235dc4a6e591b16"> 6657</a></span>&#160;<span class="preprocessor">#define RNG_CR_MASKERR_SHIFT                     6</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga9cb41e80dc93720c1987bee27aba16ee"> 6659</a></span>&#160;<span class="preprocessor">#define RNG_SR_BUSY_MASK                         0x2u</span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab3de828259fc22ec06a50c2425f9707f"> 6660</a></span>&#160;<span class="preprocessor">#define RNG_SR_BUSY_SHIFT                        1</span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga1a51652171cedf780e82c20ff41119f8"> 6661</a></span>&#160;<span class="preprocessor">#define RNG_SR_SLP_MASK                          0x4u</span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga07a631716ed84be9e6c0fb94308ac55f"> 6662</a></span>&#160;<span class="preprocessor">#define RNG_SR_SLP_SHIFT                         2</span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaad267b59075c8be42ba1eb61eada7929"> 6663</a></span>&#160;<span class="preprocessor">#define RNG_SR_RS_MASK                           0x8u</span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga60b3b0907a8ff2f932c53dc9f268f946"> 6664</a></span>&#160;<span class="preprocessor">#define RNG_SR_RS_SHIFT                          3</span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gadaa5fd60ae7c69c6f402277b65f409d8"> 6665</a></span>&#160;<span class="preprocessor">#define RNG_SR_STDN_MASK                         0x10u</span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae2ccaa2dd79de2d46a826c8ca23ab193"> 6666</a></span>&#160;<span class="preprocessor">#define RNG_SR_STDN_SHIFT                        4</span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gad2a218d3a7742cbd4f32055fdf9763d5"> 6667</a></span>&#160;<span class="preprocessor">#define RNG_SR_SDN_MASK                          0x20u</span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3d3a8d0fd2d10c483ef8d2047f5d6c51"> 6668</a></span>&#160;<span class="preprocessor">#define RNG_SR_SDN_SHIFT                         5</span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae742289eccfb65bacef26f0a27c7e2f2"> 6669</a></span>&#160;<span class="preprocessor">#define RNG_SR_NSDN_MASK                         0x40u</span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaff9637f91b4087a7b4006f828f95580e"> 6670</a></span>&#160;<span class="preprocessor">#define RNG_SR_NSDN_SHIFT                        6</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab58d04ea09644a518b26758aaadf3a11"> 6671</a></span>&#160;<span class="preprocessor">#define RNG_SR_FIFO_LVL_MASK                     0xF00u</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga70162d2311538ee1001436b7df083f72"> 6672</a></span>&#160;<span class="preprocessor">#define RNG_SR_FIFO_LVL_SHIFT                    8</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga678734d1c3ece8ca5c00320fe66804a5"> 6673</a></span>&#160;<span class="preprocessor">#define RNG_SR_FIFO_LVL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_FIFO_LVL_SHIFT))&amp;RNG_SR_FIFO_LVL_MASK)</span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaeeaa2c6ab3eb6be665cbc8222932accc"> 6674</a></span>&#160;<span class="preprocessor">#define RNG_SR_FIFO_SIZE_MASK                    0xF000u</span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga079ed32ffc9f247090fdbd0eb924ce5d"> 6675</a></span>&#160;<span class="preprocessor">#define RNG_SR_FIFO_SIZE_SHIFT                   12</span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaa42031c92f62ff82930c4c954273884a"> 6676</a></span>&#160;<span class="preprocessor">#define RNG_SR_FIFO_SIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_FIFO_SIZE_SHIFT))&amp;RNG_SR_FIFO_SIZE_MASK)</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gafaf97707262cdf4b954d73396f8063f7"> 6677</a></span>&#160;<span class="preprocessor">#define RNG_SR_ERR_MASK                          0x10000u</span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaa5bc9bd346ae597559adab5facf87fdc"> 6678</a></span>&#160;<span class="preprocessor">#define RNG_SR_ERR_SHIFT                         16</span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gabeb6c9f8ad278fd8e7ee018233ce2c26"> 6679</a></span>&#160;<span class="preprocessor">#define RNG_SR_ST_PF_MASK                        0xE00000u</span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gadf81ecae0e312e9b97a344bb926b8bb6"> 6680</a></span>&#160;<span class="preprocessor">#define RNG_SR_ST_PF_SHIFT                       21</span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga1654bd02d8169661fa580772ce9aaa7f"> 6681</a></span>&#160;<span class="preprocessor">#define RNG_SR_ST_PF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_ST_PF_SHIFT))&amp;RNG_SR_ST_PF_MASK)</span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga400f93a382b7b510b2c9a64a1a38512d"> 6682</a></span>&#160;<span class="preprocessor">#define RNG_SR_STATPF_MASK                       0xFF000000u</span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga74d4afc26c37b5398e89e8d6a1e00290"> 6683</a></span>&#160;<span class="preprocessor">#define RNG_SR_STATPF_SHIFT                      24</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaf8f495bedf2ee78a037b28249ddd17ab"> 6684</a></span>&#160;<span class="preprocessor">#define RNG_SR_STATPF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_STATPF_SHIFT))&amp;RNG_SR_STATPF_MASK)</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="comment">/* ESR Bit Fields */</span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab14bbe17283a56251875228de063ba8b"> 6686</a></span>&#160;<span class="preprocessor">#define RNG_ESR_LFE_MASK                         0x1u</span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga1053a10d1f76ad9206d8743f1df03075"> 6687</a></span>&#160;<span class="preprocessor">#define RNG_ESR_LFE_SHIFT                        0</span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gac6de3d5c174dfe766ea79b39ab5e451b"> 6688</a></span>&#160;<span class="preprocessor">#define RNG_ESR_OSCE_MASK                        0x2u</span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae39943709fff3e16d90bdab3af28fae2"> 6689</a></span>&#160;<span class="preprocessor">#define RNG_ESR_OSCE_SHIFT                       1</span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae813c8130a2ef07229d1c393ae60d742"> 6690</a></span>&#160;<span class="preprocessor">#define RNG_ESR_STE_MASK                         0x4u</span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga402d48613ba6db47d4b95f3994c104a5"> 6691</a></span>&#160;<span class="preprocessor">#define RNG_ESR_STE_SHIFT                        2</span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga612e530d24255007ffeb254292940900"> 6692</a></span>&#160;<span class="preprocessor">#define RNG_ESR_SATE_MASK                        0x8u</span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga06eeb6a2b69112310c958487968f839d"> 6693</a></span>&#160;<span class="preprocessor">#define RNG_ESR_SATE_SHIFT                       3</span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga75e93105597797b1fb57f993903d0c45"> 6694</a></span>&#160;<span class="preprocessor">#define RNG_ESR_FUFE_MASK                        0x10u</span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaa3491f02347f94faeb52a10417a6b2f1"> 6695</a></span>&#160;<span class="preprocessor">#define RNG_ESR_FUFE_SHIFT                       4</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="comment">/* OUT Bit Fields */</span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga6dbfff995a3824eb12d91d6dc2544c7e"> 6697</a></span>&#160;<span class="preprocessor">#define RNG_OUT_RANDOUT_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga9c697fb865f286490dec14cac3c06c94"> 6698</a></span>&#160;<span class="preprocessor">#define RNG_OUT_RANDOUT_SHIFT                    0</span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga78f05794c70ec56c38f4a9371e50a723"> 6699</a></span>&#160;<span class="preprocessor">#define RNG_OUT_RANDOUT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_OUT_RANDOUT_SHIFT))&amp;RNG_OUT_RANDOUT_MASK)</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160; <span class="comment">/* end of group RNG_Register_Masks */</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;</div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;</div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="comment">/* RNG - Peripheral instance base addresses */</span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#gab92662976cfe62457141e5b4f83d541c"> 6708</a></span>&#160;<span class="preprocessor">#define RNG_BASE                                 (0x400A0000u)</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;</div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#ga5b0885b8b55bbc13691092b704d9309f"> 6710</a></span>&#160;<span class="preprocessor">#define RNG                                      ((RNG_Type *)RNG_BASE)</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160; <span class="comment">/* end of group RNG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;</div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;</div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;</div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR;                               </div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                               </div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAR;                               </div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LR;                                </div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>;                               </div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;       uint8_t RESERVED_0[2016];</div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WAR;                               </div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAR;                               </div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>;</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;</div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;</div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af"> 6751</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 6752</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 6753</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79"> 6755</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 6756</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 6757</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2"> 6759</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 6760</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700"> 6761</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 6763</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 6764</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445"> 6765</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 6766</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 6767</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 6768</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405"> 6769</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 6770</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459"> 6771</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64"> 6772</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 6773</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f"> 6774</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059"> 6776</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 6777</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade2b0c86902f83d7674c10e3a7923f80"> 6778</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga319f4682f30aed777eecac4c09a96223"> 6779</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 6780</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 6781</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a"> 6782</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 6783</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8"> 6784</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d52da825519dde1888921fb1b5e096d"> 6785</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 6786</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff"> 6787</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga885a0abaf0aeae2525406950542df145"> 6788</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafefab96f792c2faf1c4580790af7a1c5"> 6789</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac8a4d2f3837af6cea3924682d6d795c9"> 6790</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4bb07384fbca5f19f9e7b30daa071b92"> 6791</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f"> 6792</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga348565e2fabae104ce15d3b0e23b4fc1"> 6793</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848"> 6794</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacd1a88b76256f8efc3633459f3c21d83"> 6795</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 6797</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 6798</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010"> 6799</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65"> 6800</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868"> 6801</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 6802</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 6803</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 6804</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 6806</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 6807</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7"> 6808</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5"> 6809</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603"> 6810</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67"> 6811</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 6812</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 6813</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 6815</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 6816</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 6817</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856"> 6818</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 6819</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 6820</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="comment">/* WAR Bit Fields */</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4a43de9885f5d7ec5888d140315f1c15"> 6822</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        0x1u</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabf5ee77e5695cd42b86430a86ae7208e"> 6823</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae9b8d07cbb9d8d13e57c8428a6379a6d"> 6824</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_MASK                        0x2u</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5d66e90fa47b893ca2cb08835954db3d"> 6825</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab38b8a6dbc68530394f37411f8ae53f9"> 6826</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_MASK                        0x4u</span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafbed3610e58c464a444dd08dc972fdfa"> 6827</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2</span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac045d2cc3465abd70d67c1870bcbf72c"> 6828</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_MASK                        0x8u</span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3eb83cd01492902ca7ece89636fbbdf6"> 6829</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7f2a7b622370e2141ea5dffe9e3a4d65"> 6830</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_MASK                         0x10u</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac982942ab2487ce87ece3deb9b6b7442"> 6831</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4</span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4f0eed272734e6f9a37612ea5371c4c3"> 6832</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_MASK                         0x20u</span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadf88a4cb539baab3f26d8a648d45396a"> 6833</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5</span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga855426b1dfe52e5e72955f19303a7d13"> 6834</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_MASK                         0x40u</span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga248e25a14d0fa9e2daab759d114331d9"> 6835</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0984de8decd2652e6977bd7f82d6499a"> 6836</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_MASK                        0x80u</span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab768c19ef066b56a9524098fd049c1f4"> 6837</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="comment">/* RAR Bit Fields */</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0f5e27ed705469977779fdde12c123d1"> 6839</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        0x1u</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga818fe20844147f1e5844214424365459"> 6840</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga24600addfa3bdab90a5c154586725247"> 6841</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_MASK                        0x2u</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga822bd340bfb1d1bb31647e665ead6fa2"> 6842</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33ae5982aca9e8f6c95d69127938e30c"> 6843</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_MASK                        0x4u</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga65e8ec7e88a1f0583d53c603bdab1615"> 6844</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2</span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaadb8c80e2d922625e97912b3692b3813"> 6845</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_MASK                        0x8u</span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62bf3cee6fc4d16d4ac71912130a72df"> 6846</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3</span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad35d06502770fe19b836353c9e77c8d1"> 6847</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_MASK                         0x10u</span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab184f1269ead4310ffb856ec7fb43171"> 6848</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4</span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae53f1b7345f96a9c760070c09cb681d9"> 6849</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_MASK                         0x20u</span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga23133dd504a3ee1f1e44adb432cb961a"> 6850</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5</span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3ff3b63507d843cbf0c4738aea636510"> 6851</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_MASK                         0x40u</span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21813ba6c73f55e69563b0fcfbd0d73"> 6852</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga000c148fd3ee9bfbe8f5a96edb4f395d"> 6853</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_MASK                        0x80u</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3ac1fe81dcd5b54cfe9d8d2125345aa"> 6854</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;</div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;</div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022"> 6863</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;</div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304"> 6865</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;</div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;</div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="comment">   -- SDHC Peripheral Access Layer</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;</div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSADDR;                            </div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BLKATTR;                           </div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMDARG;                            </div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XFERTYP;                           </div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CMDRSP[4];                         </div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATPORT;                           </div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PRSSTAT;                           </div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PROCTL;                            </div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCTL;                            </div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTAT;                           </div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTATEN;                         </div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSIGEN;                          </div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t AC12ERR;                           </div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HTCAPBLT;                          </div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WML;                               </div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t FEVT;                              </div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADMAES;                            </div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADSADDR;                           </div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;       uint8_t RESERVED_1[100];</div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VENDOR;                            </div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCBOOT;                           </div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;       uint8_t RESERVED_2[52];</div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HOSTVER;                           </div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;} <a class="code" href="struct_s_d_h_c___type.html">SDHC_Type</a>;</div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;</div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="comment">   -- SDHC Register Masks</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;</div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="comment">/* DSADDR Bit Fields */</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0879039aa6d312f63642daf292ea07e1"> 6919</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_MASK                  0xFFFFFFFCu</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab7280ffe17d17dc4e36a58270c97edb"> 6920</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_SHIFT                 2</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaef12dcdcf7b6872221585294357d8bc4"> 6921</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DSADDR_DSADDR_SHIFT))&amp;SDHC_DSADDR_DSADDR_MASK)</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="comment">/* BLKATTR Bit Fields */</span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga15a1d67cd23b4eaae16cf10809520195"> 6923</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK                0x1FFFu</span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4dbeb59800b35d4f9e1d12f27a3f4d8"> 6924</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_SHIFT               0</span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga189a6c8c7269f3fce6679d2dc310c86b"> 6925</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKSIZE_SHIFT))&amp;SDHC_BLKATTR_BLKSIZE_MASK)</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga797a081db083b97f61d5f657ae83f752"> 6926</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK                 0xFFFF0000u</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1461e7582635ec25e017243f95a9e649"> 6927</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_SHIFT                16</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga02677301c96c876e9db0d959ce6d5585"> 6928</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKCNT_SHIFT))&amp;SDHC_BLKATTR_BLKCNT_MASK)</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="comment">/* CMDARG Bit Fields */</span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga96ab88ba50cc09465c266e3aab2ba3b0"> 6930</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa96f4afe969ac51d89ac52df46867f0a"> 6931</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_SHIFT                 0</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga396ddd22ee6d52bc20fe7838e2832cff"> 6932</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDARG_CMDARG_SHIFT))&amp;SDHC_CMDARG_CMDARG_MASK)</span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="comment">/* XFERTYP Bit Fields */</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4d3f71daacb879dbeb42972d25faa220"> 6934</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_MASK                  0x1u</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5cecfd8f158b456d3a2a9ea7820117b2"> 6935</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_SHIFT                 0</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d7dcef14285859fb5f204d71d2083cc"> 6936</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_MASK                   0x2u</span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga25223c582d559cd31d3de92191c681c7"> 6937</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_SHIFT                  1</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1940add41a5918da9c0b045597e0c497"> 6938</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_MASK                 0x4u</span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2e8fdd12bcab3fa4d4e6823eabaf65a0"> 6939</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_SHIFT                2</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga608ac3efa7417c8763511d336a8cb6c7"> 6940</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_MASK                 0x10u</span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga669da614be8810a42499b583e2ce2617"> 6941</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_SHIFT                4</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafb2312829ed2798040e4b2b0f17a0114"> 6942</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_MASK                 0x20u</span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f13f1a35f73d15da1cb2e89a6919e30"> 6943</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_SHIFT                5</span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0ed8f044a988ab8f1017f9f17c6087a5"> 6944</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK                 0x30000u</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabcc1b92e4008ae1b4b0ad594d09906c1"> 6945</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT                16</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf2c43c5373367a04ff30a95428d1c0f5"> 6946</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_RSPTYP_SHIFT))&amp;SDHC_XFERTYP_RSPTYP_MASK)</span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga685761802ba9bd3a16540f0b4cf1815d"> 6947</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_MASK                  0x80000u</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d90ea7df50316ee6c8902df84662c4c"> 6948</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_SHIFT                 19</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ab41eef488a5bd6074f0ce44d67fe92"> 6949</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_MASK                  0x100000u</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23f6e1c33faf0b718dfaaef43b678084"> 6950</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_SHIFT                 20</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3230581622fc9670367e7deaf2c3a95f"> 6951</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_MASK                  0x200000u</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4de27d59ffd9269e2d4e9b61fa61eb5a"> 6952</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_SHIFT                 21</span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4ea839bc838b6f865a31a7348910355"> 6953</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK                 0xC00000u</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69a977a39e49c356bb10ec98ca77abdd"> 6954</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT                22</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga15fa4ebd2c7d71184d2a734ae1ba37fa"> 6955</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDTYP_SHIFT))&amp;SDHC_XFERTYP_CMDTYP_MASK)</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga38c578078fbe7eae9b211d4e75eb9dd0"> 6956</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK                 0x3F000000u</span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ff92ff3a2de4c2006862e08e92198a2"> 6957</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT                24</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14109a758d3ca3014df09696919ba77a"> 6958</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDINX_SHIFT))&amp;SDHC_XFERTYP_CMDINX_MASK)</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="comment">/* CMDRSP Bit Fields */</span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e18ea51c0f8c567b8c7f0c8daed3a3f"> 6960</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaea81f8c10607500c0232c031cb1c736b"> 6961</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_SHIFT                0</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9e228a5f41a153a74c6c5e567b4ec1ef"> 6962</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP0_SHIFT))&amp;SDHC_CMDRSP_CMDRSP0_MASK)</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf2029a539168eda397f19588b928af0f"> 6963</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5954455de5b963fe88033ee57abc8682"> 6964</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_SHIFT                0</span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf0fd5fa34fba78caff6561aba2c97e03"> 6965</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP1_SHIFT))&amp;SDHC_CMDRSP_CMDRSP1_MASK)</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60782d85358658786d1a76fe99379622"> 6966</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga68102815f97db907271c9feb9b35d48f"> 6967</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_SHIFT                0</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6cd881a6a37704b8eb197856111608b6"> 6968</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP2_SHIFT))&amp;SDHC_CMDRSP_CMDRSP2_MASK)</span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga455887881ffdaa8edd983e6e68ffe4d2"> 6969</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5b08d155eccc29ab8f8ff62bc10a23a1"> 6970</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_SHIFT                0</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga025b72392ed5a288a1cd4482e6d66c8d"> 6971</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP3_SHIFT))&amp;SDHC_CMDRSP_CMDRSP3_MASK)</span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="comment">/* DATPORT Bit Fields */</span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad3095c85c287cb31fd4cd815f8516213"> 6973</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d1d79a58015eaa7fe8f8dc6f3655781"> 6974</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_SHIFT               0</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa6e82dc6e7cf2202094a103b0006ba05"> 6975</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DATPORT_DATCONT_SHIFT))&amp;SDHC_DATPORT_DATCONT_MASK)</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="comment">/* PRSSTAT Bit Fields */</span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaba7df21329c057fa8906bcdffefb948"> 6977</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_MASK                   0x1u</span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga104678507322e6937284cec9aabbe2ff"> 6978</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_SHIFT                  0</span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41cd86790ec73a0f81fe4910f8e6b379"> 6979</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_MASK                  0x2u</span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaebffc8f5a96e2405094e614d8ab72bc2"> 6980</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_SHIFT                 1</span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga609f9258fa078236470445ebfcd2e9ac"> 6981</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_MASK                    0x4u</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad30094ca6309410952688acf6ed5f07"> 6982</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_SHIFT                   2</span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga45ba66986bd9e2c6419e1a4358b6a05e"> 6983</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_MASK                  0x8u</span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4857c2040b9dc29336795fba391dd1ca"> 6984</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_SHIFT                 3</span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60c111aa5a4259d9b556a30aa9cbf891"> 6985</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_MASK                 0x10u</span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab62b9ee7261708d8741ea70ecb103520"> 6986</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_SHIFT                4</span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3fea3ced329a19b4f5ef4b596afa1487"> 6987</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_MASK                 0x20u</span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac28dd17af6a554003b82c5ef2a8a29ff"> 6988</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_SHIFT                5</span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6561c88825587d265f09036e40dc741a"> 6989</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_MASK                 0x40u</span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5fbe36972520968a101550517bd82895"> 6990</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_SHIFT                6</span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga97dde8a6d23e4744d4988349d9d6f581"> 6991</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_MASK                  0x80u</span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a5f8108789275435c30d3997c194b12"> 6992</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_SHIFT                 7</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6ab1f30d29da8d10ad0985318d09c30"> 6993</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_MASK                    0x100u</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga52a878b9915b1b1dd257b24abb21a33f"> 6994</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_SHIFT                   8</span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad374f3cdffc3be8138708bf632b303be"> 6995</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_MASK                    0x200u</span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad64c483eb2e6b6fc96cd466772b1af5"> 6996</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_SHIFT                   9</span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59c9cd5ee08a703b51a4487e721cfdac"> 6997</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_MASK                   0x400u</span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a8af22b9f8230f46db9118a7f4a2f62"> 6998</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_SHIFT                  10</span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9a1a3466ff4e6ec9067956296e917ebf"> 6999</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_MASK                   0x800u</span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga755afbadcc686b9a04f531081c5fb811"> 7000</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_SHIFT                  11</span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48dc8b20e5092e223a378a1cba4803d1"> 7001</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_MASK                   0x10000u</span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3aaccd62a11f1cd2f842cd8d5f50ba79"> 7002</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_SHIFT                  16</span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab76b324ebb0b2d882ac0f8a1f563647d"> 7003</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_MASK                   0x800000u</span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga321c503ac2679cd51a2a30219a33d951"> 7004</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_SHIFT                  23</span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacc5e74fd893e00bf8d48d3ad7165de0a"> 7005</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK                   0xFF000000u</span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5c346e4671cdebd3a2132924f059a1"> 7006</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT                  24</span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d155771c72f8082c8a3174c8c0aa279"> 7007</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PRSSTAT_DLSL_SHIFT))&amp;SDHC_PRSSTAT_DLSL_MASK)</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="comment">/* PROCTL Bit Fields */</span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga482b0e558b7376a5e14f47bffdcb33c1"> 7009</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_MASK                    0x1u</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga754a95dd49bc69dbc62ae443f1c12d16"> 7010</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_SHIFT                   0</span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd8aa52532f5ddcfe86bbd56dd467aaa"> 7011</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_MASK                     0x6u</span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7738f58de3f0c8a3c55fdf494fa9b7a5"> 7012</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT                    1</span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae2aac9ca891c75cdd5355a7cc7b012e8"> 7013</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DTW_SHIFT))&amp;SDHC_PROCTL_DTW_MASK)</span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga597b9ab57f2ad515508d8b2e8b3832c7"> 7014</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_MASK                    0x8u</span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9bd9fc5a38a643e4a04f03026a18e55a"> 7015</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_SHIFT                   3</span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18ccde546ac8eb940360a8ff3671723b"> 7016</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK                   0x30u</span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf41ed2806a975210d570ee34cfe81630"> 7017</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT                  4</span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1c3a2c1c26d5ef0ddb1b54d3ef90fd46"> 7018</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_EMODE_SHIFT))&amp;SDHC_PROCTL_EMODE_MASK)</span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8af505ec10166a4196541f055cad8907"> 7019</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_MASK                    0x40u</span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga84652338a2704314d7ab2381a351215c"> 7020</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_SHIFT                   6</span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4eacd6fff47090ff277ac702744032c7"> 7021</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_MASK                    0x80u</span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9c25c726f9cf08d6cf3dc9dd8b56f02f"> 7022</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_SHIFT                   7</span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga100c5b53357ad23fabd0976fbac43ff4"> 7023</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK                    0x300u</span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga934c05067b80924d6afa525d338e7529"> 7024</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT                   8</span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab38de53d7a54fdbd16e4a485b83282af"> 7025</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DMAS_SHIFT))&amp;SDHC_PROCTL_DMAS_MASK)</span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bb75efee8a2303ff47f441630f7d3f"> 7026</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_MASK                 0x10000u</span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga124dcc1ca07a3d3e8600609fa80d9496"> 7027</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_SHIFT                16</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6278901eea66f3db196739c4dc820644"> 7028</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_MASK                    0x20000u</span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8b783b0ab48e4f66cafa6fc7da38cfbb"> 7029</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_SHIFT                   17</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadefa120c89ff122b91a0fda6b551930a"> 7030</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_MASK                   0x40000u</span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ba901ecf6267198e180a9299b4c430c"> 7031</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_SHIFT                  18</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga837bace762b865593415b31c06dbf5c4"> 7032</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_MASK                    0x80000u</span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf62ddb022a19e9fe0ce3d39eeffadd4a"> 7033</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_SHIFT                   19</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08649036ee7355491608a89004ab0628"> 7034</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_MASK                  0x1000000u</span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga575db16a4ed36389472243d329f5ec7c"> 7035</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_SHIFT                 24</span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd871a9e13415808e1743df5b4758d83"> 7036</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_MASK                  0x2000000u</span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga33b81350df7f8c5cc698135c271bbfbb"> 7037</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_SHIFT                 25</span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga296669c47b763f48caf28c35c1be2240"> 7038</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_MASK                   0x4000000u</span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6f445b202ea272428a7507952b79a889"> 7039</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_SHIFT                  26</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="comment">/* SYSCTL Bit Fields */</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga35cc08217531a736cec185c65abe7f82"> 7041</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_MASK                   0x1u</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9ef6104b46076dd92183a99579d95771"> 7042</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_SHIFT                  0</span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb48b61c548dd73ba8ae645d6e0c889"> 7043</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_MASK                   0x2u</span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bc40b459bbe0c405262109e6765e69"> 7044</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_SHIFT                  1</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23b3d2c76db562da51b824fa435f306c"> 7045</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_MASK                   0x4u</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28db53e7da45cb7a0ed9de6c7bac7a85"> 7046</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_SHIFT                  2</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga19de408b244a32169fec30115c0b8a4a"> 7047</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_MASK                 0x8u</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4dbc0c5f5a10fdd6b7fb6642f10548df"> 7048</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_SHIFT                3</span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8311f017ab13388163976f2e422d072d"> 7049</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK                     0xF0u</span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc17e8d8673044839bfc65d01ea0bc0b"> 7050</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT                    4</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa00d0f672befe002bdc5ab4c68fdf2a5"> 7051</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DVS_SHIFT))&amp;SDHC_SYSCTL_DVS_MASK)</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfdc7b569ff6f7eb889833e218ac251f"> 7052</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK                 0xFF00u</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga773898be0f7bf2952f8d99428f200f69"> 7053</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT                8</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6478bc3b20101ec058f6005092a8835b"> 7054</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_SDCLKFS_SHIFT))&amp;SDHC_SYSCTL_SDCLKFS_MASK)</span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa17354539833a6acfd128354f34d2e57"> 7055</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK                   0xF0000u</span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga333315b6c4564242ddc38a7ba077b5ae"> 7056</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT                  16</span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1e1110144cc16dd7711f8acbd1bfd8b3"> 7057</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DTOCV_SHIFT))&amp;SDHC_SYSCTL_DTOCV_MASK)</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c8c72837143c46d7c36342c494b4ad"> 7058</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_MASK                    0x1000000u</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5f5e5f66dea7902c53a8cb01ec27fbb"> 7059</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_SHIFT                   24</span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10f1184a683dcb78737e3620660d6b62"> 7060</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_MASK                    0x2000000u</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d422fd7f88100a1e5ec873d8d670792"> 7061</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_SHIFT                   25</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga920797e969967edc2e737c8db7ce92aa"> 7062</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_MASK                    0x4000000u</span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1997ff19d3faec07899352f7ca6c0ad8"> 7063</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_SHIFT                   26</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a115ba3d13885e273f8113ee502beb3"> 7064</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_MASK                   0x8000000u</span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2567891a05c79b0dc5fe49160972a448"> 7065</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_SHIFT                  27</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="comment">/* IRQSTAT Bit Fields */</span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10719f3e788158bad229768076234b23"> 7067</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_MASK                     0x1u</span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab120e3f02ed57b1188dfd2f3b89f324b"> 7068</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_SHIFT                    0</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga185e91bcbd3342825308183528069025"> 7069</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_MASK                     0x2u</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8df344ad864bb882b5c98bdd0cb7899e"> 7070</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_SHIFT                    1</span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe62f8072b3ceb7a49288ba5976418d0"> 7071</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_MASK                    0x4u</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e2ea9856a63d888c9416ad4c2778dc"> 7072</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_SHIFT                   2</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabed6097264bafe668b2aa727ed9f10c3"> 7073</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_MASK                   0x8u</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9760308d931d6e654feeaf46f96572ae"> 7074</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_SHIFT                  3</span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga26691d1818925c3763302d3b227e6cd4"> 7075</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_MASK                    0x10u</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4b8780c2cfdce6ddaa2198a39f7eea44"> 7076</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_SHIFT                   4</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1fe45c7843da8575982210d04128ecbb"> 7077</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_MASK                    0x20u</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadcde5821bbaae429a3695d5659ae3bdc"> 7078</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_SHIFT                   5</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac07a12c2bb074099c7c4a5f17c1bf5c1"> 7079</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_MASK                   0x40u</span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8da6855a46f5dc5bb5e94d946d87eae4"> 7080</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_SHIFT                  6</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga79582ca6d6de265f0ebb399eb008af71"> 7081</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_MASK                    0x80u</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab7f485316bf04aaf4f729e69cd6acb01"> 7082</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_SHIFT                   7</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2d0fb2d9616c809a5610a537d015ddb6"> 7083</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_MASK                   0x100u</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf1eb220f726f19220232275f4ba4c42b"> 7084</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_SHIFT                  8</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac60476a4a3d496ff5f2527af5bbeb006"> 7085</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_MASK                   0x10000u</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac22f4d05d6dd0b5bb27ac12636e46180"> 7086</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_SHIFT                  16</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d6ab12c7170114b3836f7dfd0cb085a"> 7087</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_MASK                    0x20000u</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf568e7274912a3580885d9852483470f"> 7088</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_SHIFT                   17</span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3176b0a0930022da225cbb55238688da"> 7089</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_MASK                   0x40000u</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0163cd5133f9fcd057aae342144534d1"> 7090</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_SHIFT                  18</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaee0c763af3fc323b0f3c35f3ad988e37"> 7091</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_MASK                    0x80000u</span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga485d7f9c01d7b3188cdcaaf94c556707"> 7092</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_SHIFT                   19</span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ddb5beb552cdc6193ebf649a9279bf9"> 7093</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_MASK                   0x100000u</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac0dd3b95df6da3006bb082622a655b37"> 7094</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_SHIFT                  20</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48e68fbecd65304dfca83a00e76f03f2"> 7095</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_MASK                    0x200000u</span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga76f0e02634ba99e8b7dd3db03d6e9dc6"> 7096</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_SHIFT                   21</span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaff8f0d4c189f99dc324251e1c1486414"> 7097</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_MASK                   0x400000u</span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaca30553c1983afb6604acc0468a3a7b9"> 7098</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_SHIFT                  22</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa084b3a11c48abfe299e0f4dd5e6522c"> 7099</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_MASK                  0x1000000u</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa438836d215d57b0c6284879f9460161"> 7100</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_SHIFT                 24</span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac96246ff1e63bd8572c8e5dbe9f0af38"> 7101</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_MASK                   0x10000000u</span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga00be94aaf735d641b66038501ab81c35"> 7102</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_SHIFT                  28</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="comment">/* IRQSTATEN Bit Fields */</span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ab5a76edc7d9d1b3458f6e111a47d29"> 7104</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_MASK                0x1u</span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf850c08e3d0acfe9d03da53ac61b52"> 7105</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_SHIFT               0</span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac97f75c248571976edfb322bda13864e"> 7106</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_MASK                0x2u</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae491cb6cce5060d01d37d180b32ac94c"> 7107</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_SHIFT               1</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga46d5c9b348b825831e0fb397ede43a9a"> 7108</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_MASK               0x4u</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6fa2e791021ce11cf32108b91c82ba6e"> 7109</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_SHIFT              2</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e226429fe18b447810a75373b0e4e80"> 7110</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_MASK              0x8u</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7a2afc379b13fa392c324274ccf3c313"> 7111</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_SHIFT             3</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab61d7d78bdcc89f1ae03332eae100736"> 7112</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_MASK               0x10u</span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d3fbb4324645ec6117b77a592000680"> 7113</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_SHIFT              4</span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga158351e2d7c3b799b7e1de2231b2721e"> 7114</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_MASK               0x20u</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga994be2975fe8bfcfa36b677c8857764a"> 7115</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_SHIFT              5</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28f8bc13ff1f5a489e41a54dc39e3152"> 7116</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_MASK               0x40u</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad0123206a003e799cb7aa8523ecd405c"> 7117</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_SHIFT              6</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14f097ed92b561c75e3dacc1bdefbbe2"> 7118</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_MASK               0x80u</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e48bc8d0c2f0c10d6daf191c92557a5"> 7119</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_SHIFT              7</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69074c27b92cbce82403e14f1e5a1560"> 7120</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_MASK              0x100u</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa1112928a54703734f7cdc45ae77b56f"> 7121</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_SHIFT             8</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga672bdead3330e451e5e34d9f3a707504"> 7122</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_MASK              0x10000u</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae43f3a8fe91869f92453ef67ea0f4764"> 7123</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_SHIFT             16</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c7b840945f9d7fbc1912e6b210ab77"> 7124</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_MASK               0x20000u</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga373ff5b200a397f6c4a71a9e831ee6c8"> 7125</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_SHIFT              17</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb32296ea39bd0cd1cd2d5719365c49a"> 7126</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_MASK              0x40000u</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga72fbf9bf13c5e322d4671010c7719927"> 7127</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_SHIFT             18</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa59f05865a6f6434fd4fcf216a4d522a"> 7128</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_MASK               0x80000u</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5db5c25cea330a48bbd4e8439f6eca8d"> 7129</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_SHIFT              19</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6e36dd46b6990b4b754e5510d1aa2186"> 7130</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_MASK              0x100000u</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa65471aa5dc9354ffbc0f74257c7445"> 7131</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_SHIFT             20</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a3e8003463ce6afcf39fef7e4938377"> 7132</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_MASK               0x200000u</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0050daa198388d3a52844f1626e0fd75"> 7133</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_SHIFT              21</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1a3c5402282178d4d694355f5bca0870"> 7134</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_MASK              0x400000u</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7911ed6d7633685d285f4934e301bde6"> 7135</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_SHIFT             22</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab127f67378a192bb2db22591ef7d39f7"> 7136</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_MASK             0x1000000u</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14c140e22b678c345119a68af9bef146"> 7137</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_SHIFT            24</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3f042673e4eb942992f5f5c670e3f3d7"> 7138</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_MASK              0x10000000u</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeaf5be970bbb56b0ccbae03ece8dede6"> 7139</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_SHIFT             28</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="comment">/* IRQSIGEN Bit Fields */</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga393b56f0275bd461a60df5d1dad40370"> 7141</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_MASK                 0x1u</span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7eed6122d048bd5f722d250817adcc96"> 7142</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_SHIFT                0</span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18f4e41f80857c3a86c3ee99dad7fef0"> 7143</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_MASK                 0x2u</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6725fe5d247936a430d035b3860ae9f9"> 7144</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_SHIFT                1</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga56ccc2a22e90f8d92cf3a7ad63791861"> 7145</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_MASK                0x4u</span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4a14bf5315dcb669dc529920384cdf97"> 7146</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_SHIFT               2</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9414ef10609a933fd60a109700f44498"> 7147</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_MASK               0x8u</span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafe7e328f182b268af1b86b90f8430c8"> 7148</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_SHIFT              3</span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga127a20751da5c0a3b1db2619fd29a5bf"> 7149</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_MASK                0x10u</span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5a0a6e7cdb390a6254c3c037d4ea241c"> 7150</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_SHIFT               4</span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa35b18361378457cf175e01abab26611"> 7151</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_MASK                0x20u</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2911f1a96022342a85da7994dff2a5d9"> 7152</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_SHIFT               5</span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaddc99f9affd2d06d74e504cb80c3c176"> 7153</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_MASK               0x40u</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafab5ab5bba2d9d1148ad0434126f1fb2"> 7154</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_SHIFT              6</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafb12fb025305f900bdf9df041dca2b3"> 7155</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_MASK                0x80u</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a4ce3b87ba3791caee5355e441fc00b"> 7156</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_SHIFT               7</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad9ffbe51e814a8ece8a5c12e0ebd0ba3"> 7157</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_MASK               0x100u</span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5dabd6ab59c1c4ab26de59aae2c42235"> 7158</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_SHIFT              8</span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga244279ea7f9e5ef02942b303764ea87f"> 7159</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_MASK               0x10000u</span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab06cfed0d752fd51ab5e2eea99832192"> 7160</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_SHIFT              16</span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d875f5185d1fb805a87aa0c0737ded7"> 7161</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_MASK                0x20000u</span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2bc72b9a24dfa8dbae34157775b493c7"> 7162</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_SHIFT               17</span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga200f2b394bdfd0e097f4ad4c496ff2d6"> 7163</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_MASK               0x40000u</span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1b7ce68e7e1e9354fd70b85ffe1625a1"> 7164</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_SHIFT              18</span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3a09f7cd7b41c260dd89ea77a1511005"> 7165</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_MASK                0x80000u</span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0d92453706b49294eac23eb53e2c742"> 7166</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_SHIFT               19</span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga16c82f46bb0de77ecd32731d597843e4"> 7167</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_MASK               0x100000u</span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d5615f1a4d2d1e8f8897fefbf7c1366"> 7168</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_SHIFT              20</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9993e87c1ebc32e1bf8b58af1460f470"> 7169</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_MASK                0x200000u</span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae8c36f54cd9d4e06778ddea141252fb5"> 7170</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_SHIFT               21</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac596000fbd2ef20a87022ab4abbeb74a"> 7171</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_MASK               0x400000u</span></div><div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac5c0c4b875fe244d9746cb09df94e6aa"> 7172</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_SHIFT              22</span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacd242a1e4fdf5a31371c37720b6c5067"> 7173</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_MASK              0x1000000u</span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4b0bff90f4a58266dbbcc018d9b4b56"> 7174</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_SHIFT             24</span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae22dd330ad7d3c84dc6906ad0303ccc5"> 7175</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_MASK               0x10000000u</span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaceacd386a2b3cdab5975252cf61ad06c"> 7176</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_SHIFT              28</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="comment">/* AC12ERR Bit Fields */</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41337efa0e8891905b61ceef4b4f20d4"> 7178</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_MASK                 0x1u</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5f00efec00a18073d07677099619160d"> 7179</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_SHIFT                0</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8e4439265574a0caa1a8bfa16f98d304"> 7180</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_MASK                0x2u</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9b67902a6fac916d2c9425c8262aebc5"> 7181</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_SHIFT               1</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga20a7d6558b259a61499a0745f6450798"> 7182</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_MASK                0x4u</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4872fca1b2f1ae350fcb6297e995469"> 7183</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_SHIFT               2</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabefbec3e963ccb70de1fdc5b0bb06c14"> 7184</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_MASK                 0x8u</span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7b92a5f04788ce2cc5634ebf7f604a9b"> 7185</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_SHIFT                3</span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83739f9ba43d7cded35950a1e98d2caa"> 7186</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_MASK                 0x10u</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3bd5a3ae0633a0ab02becdb7422fa910"> 7187</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_SHIFT                4</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad096f631b95fe669726629c2c1f3fbee"> 7188</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_MASK              0x80u</span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5735a7d405c4f7841b2f62c9a3cc841"> 7189</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_SHIFT             7</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="comment">/* HTCAPBLT Bit Fields */</span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae49b97c8816777f7f7b5148f2b8ae5c1"> 7191</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK                   0x70000u</span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac68ea213ff8629145f7ad40c9525cffe"> 7192</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT                  16</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10ae4a906c4f6c75b8a4f87b1401114d"> 7193</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HTCAPBLT_MBL_SHIFT))&amp;SDHC_HTCAPBLT_MBL_MASK)</span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb87583a1db8c53c61fdac8604e1ecc5"> 7194</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_MASK                 0x100000u</span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ceeb752d9ccad530b178fef829a9db6"> 7195</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_SHIFT                20</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe87f7e9a2aa3b99012eaae8321aed89"> 7196</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_MASK                   0x200000u</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae24b3d89ddf5bf4bf48ccc6fa948891d"> 7197</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_SHIFT                  21</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5252cbd3675e74a01efa99cf6b754c8a"> 7198</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_MASK                  0x400000u</span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab0236dd93e36239ae39f6b813eeb11a1"> 7199</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_SHIFT                 22</span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga62e346d8925d26124eb284b4ebf984d3"> 7200</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_MASK                   0x800000u</span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga47c009f4b74a67296231bb73fa1c74f8"> 7201</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_SHIFT                  23</span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb26b10e16d07a763c3a6aa87d64c77"> 7202</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_MASK                  0x1000000u</span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga134420d6cffd9c730caecd7cc64f1d41"> 7203</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_SHIFT                 24</span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0ca13e82557e6d15a923fe3a389d36fb"> 7204</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30_MASK                  0x2000000u</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga519f2554cbaafb3391d0d123f2536f80"> 7205</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30_SHIFT                 25</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5677e346e2d7f65fbaf2615a331f3438"> 7206</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18_MASK                  0x4000000u</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa162e0efb46d0271d898b43e7707e8e0"> 7207</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18_SHIFT                 26</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="comment">/* WML Bit Fields */</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6b31e76805f36f9903c70818642decc"> 7209</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_MASK                      0xFFu</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaccbe2485e8ba11877a5d0c45efef3cf5"> 7210</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_SHIFT                     0</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad9a5ef012064c89985cefc46d8b98614"> 7211</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_RDWML_SHIFT))&amp;SDHC_WML_RDWML_MASK)</span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfe9926c62d373c8d28b1bcc7ba0010f"> 7212</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_MASK                      0xFF0000u</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga026a7e92688832bffea0905554f30253"> 7213</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_SHIFT                     16</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab80c8d04a4c7c27fb4f5b24d1622945"> 7214</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRWML_SHIFT))&amp;SDHC_WML_WRWML_MASK)</span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a1713e8f594e5db7e84383d1839016d"> 7215</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN_MASK                  0x1F000000u</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga347cd30bde44d964ab4ad25a8d17c9e6"> 7216</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN_SHIFT                 24</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga39360f2ecf08dac53ffe9b153042f1b2"> 7217</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRBRSTLEN_SHIFT))&amp;SDHC_WML_WRBRSTLEN_MASK)</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="comment">/* FEVT Bit Fields */</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f03ca4771ba7ba7dd17652cc0b3523f"> 7219</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_MASK                    0x1u</span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa25d15ca9ece7802c84eaabfcb610a3"> 7220</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_SHIFT                   0</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08461177de9d00d32471a042648a0d67"> 7221</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_MASK                   0x2u</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga655231f1f3f9422f32cf26cfdb56b7d2"> 7222</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_SHIFT                  1</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabbde9b3a4bf7a5ba098a8793459a93e3"> 7223</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_MASK                    0x4u</span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6765ca9b4ffb1bf49aa914593c6d6476"> 7224</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_SHIFT                   2</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf9bf81ce7359d8baeaa6da8d311a17df"> 7225</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_MASK                   0x8u</span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad04d7f7589f8abb9ec05a978c7ec2ea9"> 7226</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_SHIFT                  3</span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0fbba676b66b6816ebf1a406cde14e2"> 7227</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_MASK                    0x10u</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeb6a120837319438325080701d73318b"> 7228</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_SHIFT                   4</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab66c71256369c4a831fc9638fea7b8d1"> 7229</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_MASK                 0x80u</span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga957c710cf39c6135c058ed28b24a73e0"> 7230</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_SHIFT                7</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5ecd45d4cd669e887f5cef39e6a8f508"> 7231</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_MASK                      0x10000u</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e2cf2283cca7b5b5e6c61c92df6bcd6"> 7232</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_SHIFT                     16</span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga78a1d9a0fbc16e86deafa9caad24f19c"> 7233</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_MASK                       0x20000u</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9776fd49381a062a66adc38bec98d758"> 7234</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_SHIFT                      17</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d8b77f77f69ea2af8a8a6fe5162c0af"> 7235</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_MASK                      0x40000u</span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf981263c00f8808cfcde0ff564529bcc"> 7236</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_SHIFT                     18</span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3c29789497e34050f12d49b5f8424531"> 7237</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_MASK                       0x80000u</span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga86ac6629356f3a89fbd8c06167abfac9"> 7238</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_SHIFT                      19</span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5de59c47a6627c08013e5e5af04943"> 7239</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_MASK                      0x100000u</span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad96cef6ac842de516e11f7e9e519408f"> 7240</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_SHIFT                     20</span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga544e27b3392401737744fa5a291685e3"> 7241</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_MASK                       0x200000u</span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4f8f70316d6254d3c69c4a0d767646e"> 7242</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_SHIFT                      21</span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac409de67d8fb1f25c2d250922180f666"> 7243</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_MASK                      0x400000u</span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2524f7345007e20b9788e9b83874c225"> 7244</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_SHIFT                     22</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf12dd087ee8570d4d9efd31f565bc9"> 7245</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_MASK                     0x1000000u</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga932a5cd108d0f4bf80df9559c2c671e2"> 7246</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_SHIFT                    24</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad91681b40c16fc4d1fcefe155d3437cb"> 7247</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_MASK                      0x10000000u</span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5899ac8c06de1bf1164fb10a8ee67bde"> 7248</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_SHIFT                     28</span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab421860ddd2b50ee334649e5cf9f4475"> 7249</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_MASK                      0x80000000u</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0eb0abd3e2107c4b5d2dc801b3b1a067"> 7250</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_SHIFT                     31</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="comment">/* ADMAES Bit Fields */</span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaf2deb9a73e0aeecdc0ee08497d0165b"> 7252</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK                  0x3u</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3cc649f6ebd779dc84337a9bc5ae5c0d"> 7253</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_SHIFT                 0</span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae961b07d5069efed1d1529e087caab7c"> 7254</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADMAES_ADMAES_SHIFT))&amp;SDHC_ADMAES_ADMAES_MASK)</span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga12cecea9616404f0ae9cae658e7c8849"> 7255</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_MASK                 0x4u</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e811daac256a56735bf2a822440434"> 7256</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_SHIFT                2</span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2c0005f89f635749f423284e92025434"> 7257</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_MASK                 0x8u</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab96190a44e154d4acd156f0026d4c363"> 7258</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_SHIFT                3</span></div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="comment">/* ADSADDR Bit Fields */</span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf351e8cc179a6507219df80133e901dd"> 7260</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_MASK                0xFFFFFFFCu</span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6bad5e40bfb6829aa79079fa8748a7d1"> 7261</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_SHIFT               2</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4e9df4f22bb72c4482aadfdddc916b5e"> 7262</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADSADDR_ADSADDR_SHIFT))&amp;SDHC_ADSADDR_ADSADDR_MASK)</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="comment">/* VENDOR Bit Fields */</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83921c53d734582d4faefacf105dab13"> 7264</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_MASK                0x1u</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga983ed2560d2e6ab70865f447d0519d07"> 7265</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_SHIFT               0</span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa0a0cbb02b6172ad044e259017665d02"> 7266</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_MASK                 0x2u</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc7b41b0f492ed43f488063697000cf3"> 7267</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_SHIFT                1</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59d8694a1bf1d55be388439ed4419ab3"> 7268</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK                0xFF0000u</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3610161a11c6ef0ef2849ef4fca8d12f"> 7269</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT               16</span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga760d0546097587595fec8f13765b6b2e"> 7270</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_VENDOR_INTSTVAL_SHIFT))&amp;SDHC_VENDOR_INTSTVAL_MASK)</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="comment">/* MMCBOOT Bit Fields */</span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga243f17fb68ebb17a8a62a31a34530a1f"> 7272</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK               0xFu</span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga63ba85bfa2ccf68011e8afcf6f2c03b4"> 7273</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT              0</span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga51ddb837c8ee3f7997ab5e64bd5b6bfa"> 7274</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_DTOCVACK_SHIFT))&amp;SDHC_MMCBOOT_DTOCVACK_MASK)</span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga878fce0feabab8806e311871a08386c9"> 7275</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_MASK                0x10u</span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadd901321f62235462c051a551b132354"> 7276</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_SHIFT               4</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0cdf366302c98d1227b0092048c0ac5a"> 7277</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_MASK               0x20u</span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2f4f7807f581a3e18d0f1e9f151f74b3"> 7278</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_SHIFT              5</span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e740cc62404161ed68d4ce1ecf30971"> 7279</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_MASK                 0x40u</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1c83fde2fa55c8091ecd1768300614be"> 7280</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_SHIFT                6</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf80857b20ac681cf157b8012b2cbaaa3"> 7281</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_MASK             0x80u</span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2115330345a0a216c1d1721e84b32ea2"> 7282</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT            7</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga29920c6061ebeaf7ebbba8dadf5bdf21"> 7283</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK             0xFFFF0000u</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga353934078a055823e50cdc2564097c67"> 7284</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT            16</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga00e933a4a9d5f27c2e1ef6700777e0ea"> 7285</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&amp;SDHC_MMCBOOT_BOOTBLKCNT_MASK)</span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="comment">/* HOSTVER Bit Fields */</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga922683bd06f7936f2978aac6f943ca90"> 7287</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK                    0xFFu</span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab6a2f24b88cbb5db5621995be9e56bcd"> 7288</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT                   0</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabc6936d685c8222c70b386e4d59e230a"> 7289</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_SVN_SHIFT))&amp;SDHC_HOSTVER_SVN_MASK)</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8fd5f14b61267f8ef598236b95cb3b7d"> 7290</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK                    0xFF00u</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga706bd372f8258fdf62c2e50ff2c5ee99"> 7291</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT                   8</span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41ed3752ccdbb977313a4b1c8c2574c2"> 7292</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_VVN_SHIFT))&amp;SDHC_HOSTVER_VVN_MASK)</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160; <span class="comment">/* end of group SDHC_Register_Masks */</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;</div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;</div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="comment">/* SDHC - Peripheral instance base addresses */</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gae62cd2bf9b9c484123918db65cc4834b"> 7301</a></span>&#160;<span class="preprocessor">#define SDHC_BASE                                (0x400B1000u)</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;</div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gadfa975565f8f38eb596ca3ed92df30c8"> 7303</a></span>&#160;<span class="preprocessor">#define SDHC                                     ((SDHC_Type *)SDHC_BASE)</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160; <span class="comment">/* end of group SDHC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;</div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;</div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;</div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1;                             </div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;       uint8_t RESERVED_0[4096];</div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT2;                             </div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT4;                             </div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT5;                             </div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab51bd4d58ff32fe080d71eebbb8513f1"> 7327</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ab51bd4d58ff32fe080d71eebbb8513f1">SOPT6</a>;                             </div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT7;                             </div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;       uint8_t RESERVED_2[8];</div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SDID;                              </div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC1;                             </div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC2;                             </div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC3;                             </div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC4;                             </div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC5;                             </div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC6;                             </div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC7;                             </div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV1;                           </div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV2;                           </div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad"> 7340</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad">FCFG1</a>;                             </div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FCFG2;                             </div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDH;                              </div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDMH;                             </div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDML;                             </div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDL;                              </div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>;</div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;</div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;</div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fbcfd0b3e4fb08ee733dee975a5df29"> 7358</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   0xF000u</span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4100f9e8e8ffc766ac1ac6493379b8dc"> 7359</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12</span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4cd929a0204fbf30ba60cc0899ad039d"> 7360</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK)</span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4"> 7361</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0x80000u</span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9e930c4ee375a2aee6fa6c97e061226"> 7362</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                19</span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga46904a99bd3af1fdad7c0fd1222338f0"> 7363</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_MS_MASK                        0x800000u</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9ba067407c39191cbfac7d98e46fda61"> 7364</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_MS_SHIFT                       23</span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f67cf8d4a03796048990563ac60a627"> 7365</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSTBY_MASK                   0x40000000u</span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga26f72c75602df2d86c877038d60dcc73"> 7366</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSTBY_SHIFT                  30</span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac60c367119b3dcc752c4cf857b8a59b5"> 7367</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga99e46c34c02e39338c9b80775bad09db"> 7368</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a507117aa745c2fd8a1e2dff69f5455"> 7370</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_MCGCLKSEL_MASK                 0x1u</span></div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a204aa928de3898cf416ccf36604d5c"> 7371</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_MCGCLKSEL_SHIFT                0</span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27b0cb220aaf94e8d04795bd682ebd78"> 7372</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_MASK                      0x300u</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7077057e2a7f0841d8151d2703d85f16"> 7373</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_SHIFT                     8</span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ac5747a6f12a63218b75398d10d4af1"> 7374</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_FBSL_SHIFT))&amp;SIM_SOPT2_FBSL_MASK)</span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga75f28869dff38e35212b7213ec67b3e8"> 7375</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CMTUARTPAD_MASK                0x800u</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf2803246b4f7ce7e5f0b5f31012548d1"> 7376</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CMTUARTPAD_SHIFT               11</span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga332894211abcda547cbf5d5093bd3f72"> 7377</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               0x1000u</span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ce7d361b38ac28e6976c71569fe672b"> 7378</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12</span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa14141a225f9778babacbf3b90d0bae2"> 7379</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae98b4d574b65472bdb294092d4ce5b4a"> 7380</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1caf7ffe2555eb59ed410110b6aba463"> 7381</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2a455b7e86f26185c92961e139d13a89"> 7382</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab50a6e7eaa3b552b96f8cd0450a95395"> 7383</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_MASK                   0x300000u</span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga808182bbe91aa5fedaede7122e4af1aa"> 7384</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_SHIFT                  20</span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf2c6b0c71d3139118270e0ded3521f53"> 7385</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TIMESRC_SHIFT))&amp;SIM_SOPT2_TIMESRC_MASK)</span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2fdeae5216958746b1a1675b809aac96"> 7386</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_I2SSRC_MASK                    0x3000000u</span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4e02f6001e7223b4ca32a9567d0af81"> 7387</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_I2SSRC_SHIFT                   24</span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacab0f50e37e45c6871d90181026aa4e3"> 7388</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_I2SSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_I2SSRC_SHIFT))&amp;SIM_SOPT2_I2SSRC_MASK)</span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadfe4a9ff5d8ba836d827d0d265dc3055"> 7389</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_MASK                   0x30000000u</span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac0d4558ce58c6d9bf19af4f36c363562"> 7390</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_SHIFT                  28</span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1e15b52db62a3ffff08350dc9c6f590d"> 7391</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_SDHCSRC_SHIFT))&amp;SIM_SOPT2_SDHCSRC_MASK)</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa868cd9e56dc4f0280f6d1866da1ac57"> 7393</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  0x1u</span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc9e6a78afb92b0ff8189d6bc30c39ce"> 7394</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0</span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa42586e5889050292d5e70bf2d1aea2d"> 7395</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  0x2u</span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf503fb0314431593f41ebe5fa4b83851"> 7396</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1</span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafa0c4deac7488857fd22e28602b612fb"> 7397</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_MASK                  0x4u</span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacca0c622cfa1e0c7e7214096c38c6557"> 7398</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_SHIFT                 2</span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga605f729e3f4faddc18e957c077adf61a"> 7399</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  0x10u</span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fb8861affd661f64719260a43a87ec6"> 7400</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4</span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f61f56a63a5d239be393708c17cf82c"> 7401</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  0x100u</span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15275ae91c6efbf697f472b940369401"> 7402</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8</span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8be459723f070708becab666dc6abc47"> 7403</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                0xC0000u</span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee4e8fb1805bded49220a407c1620345"> 7404</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaafa0324827d777673c2170317942e24b"> 7405</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK)</span></div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0dcacc22852e0ee0a7a853a51b422b70"> 7406</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                0x300000u</span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04d4aa6612f4d2df7d9e0e85f15f6dd6"> 7407</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a8da66546e327289373ab1c101f0249"> 7408</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK)</span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac823c598ac790d9eeeeb7ddb86d1657"> 7409</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77c42e9023c3ed2d759431e2c072860f"> 7410</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0cd5cb92a9ea79e8227693c793ee5983"> 7411</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04492b54a5b581b3bdef8568bdbabf91"> 7412</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e9ace9af53ead470265ca2338402dae"> 7413</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b5b8e4dc00734623d8a16db8ff0510c"> 7414</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga11646c1292cb7aab3128e1e563847e32"> 7416</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0220b88df4a0747579d24b77f4db4e67"> 7417</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65e932e39703b2b18dea82ca440fc68f"> 7418</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6160de3cd4b7169ac9095c0d0eee46f7"> 7419</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0xCu</span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27e87f2f792b880bd156907ab20e9910"> 7420</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga90e650c4ec5da3b971b3acdf511c466a"> 7421</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0c561aa8863d4bd4b74cd60a9e34a60f"> 7422</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UARTTXSRC_MASK                 0x30u</span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0afb646ce85e4e10885acd0542bb4b7"> 7423</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UARTTXSRC_SHIFT                4</span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa1ddcbb3921e4dff337605a1b249891a"> 7424</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UARTTXSRC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UARTTXSRC_SHIFT))&amp;SIM_SOPT5_UARTTXSRC_MASK)</span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf34eb14baf5894693130af7addd8aa6f"> 7425</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0xC0u</span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga098fcb3123342f9cd96869c69d2fb7a9"> 7426</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga51d909264c2944ea7fb47356aa705536"> 7427</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="comment">/* SOPT6 Bit Fields */</span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3af8833f5e7ea733eb6b46a8bf1aaec0"> 7429</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTSEL_MASK                 0x1F000000u</span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadc37bd1fea7eccbbef05b7cbaf85910b"> 7430</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTSEL_SHIFT                24</span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga286c399a81894bc2d8fe27a24a20ad10"> 7431</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT6_RSTFLTSEL_SHIFT))&amp;SIM_SOPT6_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga682a8fa2abc6dadb5119dd5c323ce129"> 7432</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTEN_MASK                  0xE0000000u</span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9961365e7e4494ba14721b89e8d98916"> 7433</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTEN_SHIFT                 29</span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga08fd57e93204c3135c0fdef28506c29e"> 7434</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT6_RSTFLTEN_SHIFT))&amp;SIM_SOPT6_RSTFLTEN_MASK)</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeda70babef834cacace2c775d62bb4ae"> 7436</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga914ced2a5cf4e7f37371d52d34d4a930"> 7437</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a"> 7438</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74544c6c9d4fbc593884681ac79c796f"> 7439</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee870f942318f14376ee9e6d5558e2ff"> 7440</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d"> 7441</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5"> 7442</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c262a802f5341d2b3f9e3750fec1244"> 7443</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_MASK                0xF00u</span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41e9a42e300b2132d8877fb9a01a6fa1"> 7444</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_SHIFT               8</span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5ee178887262b7141316f662e3d8a629"> 7445</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC1TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC1TRGSEL_MASK)</span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5a05f77e88118ff1b5c02e4a756f527"> 7446</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_MASK             0x1000u</span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8cf171203a65ae7c3842b32a90562558"> 7447</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT            12</span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga784f68293064986f91f7a6221a67ed14"> 7448</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_MASK              0x8000u</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab364156b2cb9b83329803bdc8c0c589e"> 7449</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT             15</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf0820acb74ce8270da2025fee624b47c"> 7451</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga593faac0d0629fde52f6fe4b83614c23"> 7452</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1"> 7453</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5344e7283b2aead14d9d3bded0114f3b"> 7454</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga377bc761e6ee1caab79baad3e2d0d331"> 7455</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961"> 7456</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e"> 7457</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c"> 7458</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f"> 7459</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="comment">/* SCGC1 Bit Fields */</span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8f954b824205f507499799ba8262b366"> 7461</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_MASK                     0x400u</span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0808f41650f2b3824b779bf4f2273f08"> 7462</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_SHIFT                    10</span></div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d5168e1b4f532ad0d6e3836dd5560f3"> 7463</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_MASK                     0x800u</span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7a43287402d14ab06bb187be3fe36769"> 7464</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_SHIFT                    11</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="comment">/* SCGC2 Bit Fields */</span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f20582508f2269362192a109137d387"> 7466</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_MASK                      0x1u</span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62d37ca0d03946832d5645692545a817"> 7467</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_SHIFT                     0</span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2ff8b125be9c2ba5100d9764d43ad90"> 7468</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_MASK                      0x1000u</span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaae3b27d52cfc735e1bdb66bff969acec"> 7469</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_SHIFT                     12</span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb5afe8f10a57c76d6a8d6dccadf171"> 7470</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_MASK                      0x2000u</span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a5d82ec75bcae51f4904dc94148a675"> 7471</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_SHIFT                     13</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="comment">/* SCGC3 Bit Fields */</span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc321a734440134641e397e0f6d152f8"> 7473</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGB_MASK                      0x1u</span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f268ece0fc1dc6ae284b2ebb42d717c"> 7474</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGB_SHIFT                     0</span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5ca1accf676cd89deb375ba851828cc"> 7475</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_MASK                  0x10u</span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga26dc7ff908234ceb8daca5451e281399"> 7476</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_SHIFT                 4</span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab2d7534554a2c4f57d887acc3d78f872"> 7477</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_MASK                      0x1000u</span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49d1bb03182f3a731fcf50dffaa8a423"> 7478</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_SHIFT                     12</span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac39a09b468d8bb54c31b9b470e53e26b"> 7479</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_MASK                      0x20000u</span></div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab3bd17015713c00477953e717801d5bd"> 7480</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_SHIFT                     17</span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe5009515ab0955d724fa5306171aeeb"> 7481</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_MASK                      0x1000000u</span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa31635b220d66ac1a6f8f59b3d64cc6e"> 7482</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_SHIFT                     24</span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf26716d3c8b3d13168bbb2c879e69db1"> 7483</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_MASK                      0x8000000u</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga45dd1ca87c734edcbe3b47feee134746"> 7484</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_SHIFT                     27</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga374818f52beee72a9bafcb9efd573dbb"> 7486</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       0x2u</span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb62a44b4428fe9b594449f256278785"> 7487</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1</span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9511253ca2efb3add3f216b07a2af5f2"> 7488</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       0x4u</span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86a5e7e5d0367e60bf1cccefec02f6ec"> 7489</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2</span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55fc2bdfb36e61b4771015749307c480"> 7490</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b"> 7491</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad28d1d702a535531373c915824c34793"> 7492</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"> 7493</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fc8faeefc38393c83454ceba120d5df"> 7494</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0"> 7495</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24a3ebc9f4c6154041b1a39b33f3c121"> 7496</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0"> 7497</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea7b7b8d6abc055026d4ca7299206597"> 7498</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae844b2ce3371466add7387b9ea32bc4c"> 7499</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf5646fd261bf76417a69902f7405a98"> 7500</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     0x2000u</span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga065aa606af68b4a53adc773e6661b67d"> 7501</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13</span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga136bfa98e3aafded899c9806d5410d4d"> 7502</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd"> 7503</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7304bdb8fc46deb77c5e444e56fae40"> 7504</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c"> 7505</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab32de0f8a4b83a05b226638154da75c0"> 7506</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      0x100000u</span></div><div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7f6801c437e23853cffdf9807319ff87"> 7507</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20</span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b6be9395a34e676572ed019fba259bd"> 7508</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_LLWU_MASK                      0x10000000u</span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37763000b56156827c51239c40115100"> 7509</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_LLWU_SHIFT                     28</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga52265aeecddf9a1d725645b5e27d7da7"> 7511</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_MASK                   0x1u</span></div><div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1ec7e922a8cb572c9725097c52fca617"> 7512</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_SHIFT                  0</span></div><div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5e364578334b357ddb52d51b45d6916"> 7513</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REGFILE_MASK                   0x2u</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c3821fd40039187ef6b4b01940aa04c"> 7514</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REGFILE_SHIFT                  1</span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga12aa3509d85f1dddc69c48821f4f3225"> 7515</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e9511b0e9cf6b524a0a405b172038da"> 7516</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56"> 7517</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a"> 7518</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8"> 7519</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d"> 7520</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35"> 7521</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f"> 7522</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b"> 7523</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb"> 7524</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1"> 7525</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc"> 7526</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24fa87943affabcffbb223ae36f5ebb9"> 7528</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_MASK                      0x1u</span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga48d7b2da1f69321fe5adc9b59bdb6bc5"> 7529</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_SHIFT                     0</span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10469a89e2c48cd79e29fb73b0d06395"> 7530</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50"> 7531</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62d67e6ac8f6b99c2d456be532b31a52"> 7532</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_MASK                  0x10u</span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade95a67c98499139b322e706b4ce3db1"> 7533</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_SHIFT                 4</span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga40d160456ac3673946a6baeffd9f702c"> 7534</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DSPI0_MASK                     0x1000u</span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba377a9df07ad4b39fbc1b717df86370"> 7535</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DSPI0_SHIFT                    12</span></div><div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d38de382d6c484b94514d467e8d6d9c"> 7536</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      0x2000u</span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabed7d3e53684ae906b100a45266974cb"> 7537</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     13</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37cb1d6bca1296ed772a4ea87628853b"> 7538</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       0x8000u</span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga012f9b7db6b18ea674e1aac21e8a81df"> 7539</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15</span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86c274c19f77641dda714eb0cd3fb82f"> 7540</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       0x40000u</span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac10c9b2426df8ff8be5656590e5ad323"> 7541</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18</span></div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaffd5a351cb6080fec607562adabf3d21"> 7542</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    0x200000u</span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae588068f46ee21f080b0a2af46a324c5"> 7543</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga794d45b465ceb7b9cc3f1453aeab6d1f"> 7544</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       0x400000u</span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b7b645afc3ee38683f7e4d9d300e653"> 7545</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22</span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5baabd241aba695593ce6369aa56ee2"> 7546</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae"> 7547</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga391c6879fab4bb2359b717ab898344f9"> 7548</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      0x1000000u</span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d1645004ea28638d3370def2505aad0"> 7549</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24</span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacd8912282b78e6b939981ce4c313065f"> 7550</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      0x2000000u</span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaabc95256d64e237982e5b6d15ad53e89"> 7551</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25</span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga481c725e02da6a245c9d715307969f09"> 7552</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03"> 7553</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad51b16006c9f793c4b342ea1ff91a846"> 7554</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39"> 7555</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93f819afb387ad8aa57896e43ab0e795"> 7557</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_MASK                   0x1u</span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga624734f9006b5f488a9e1f789e1e3bde"> 7558</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_SHIFT                  0</span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac559e129885604991932101719e3b368"> 7559</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x2u</span></div><div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1113f1622eb2e4099653e93943a89c6e"> 7560</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1</span></div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10319f9b82c284e2b8c0dbe633a8cc47"> 7561</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_MASK                       0x4u</span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e29c9922d73e340397f527f22dccd97"> 7562</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_SHIFT                      2</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180"> 7564</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0xF0000u</span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29"> 7565</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728"> 7566</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0a017e7ea9a2d31e9b23aa2cab06c19d"> 7567</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_MASK                 0xF00000u</span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab5533e40e65e365a9bb32edf707ac9f0"> 7568</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_SHIFT                20</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeccf89240795d88d055b49719b820c14"> 7569</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV3_SHIFT))&amp;SIM_CLKDIV1_OUTDIV3_MASK)</span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae"> 7570</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 0xF000000u</span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d6fd31143c3871c916062966b6fbc3b"> 7571</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24</span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf3906094a4539818d91cfda55ae2141"> 7572</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK)</span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606"> 7573</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25"> 7574</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8"> 7575</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="comment">/* CLKDIV2 Bit Fields */</span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0c8e972a7c3831440784c5293a5d5f0"> 7577</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 0x1u</span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga01ab71acec84c43fdb78e81f7f8e554a"> 7578</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                0</span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaebed7d452e72dd54cb74783b61c64447"> 7579</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  0xEu</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa085ff25a9d47eecd8a51517fc80778b"> 7580</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 1</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b9ec974c8ad543809fa83a73e7883a2"> 7581</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBDIV_SHIFT))&amp;SIM_CLKDIV2_USBDIV_MASK)</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga018c278fa086046c725c5104f42902d8"> 7582</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SFRAC_MASK                 0xFF00u</span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaef2a17d2d9c197b5e86626ceee53702"> 7583</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SFRAC_SHIFT                8</span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabf69121af424fcabdb99e46314ee1e1f"> 7584</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SFRAC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_I2SFRAC_SHIFT))&amp;SIM_CLKDIV2_I2SFRAC_MASK)</span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae4fb0d01e86eb362d28eff924ab3c149"> 7585</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SDIV_MASK                  0xFFF00000u</span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga19ca865230998f8637bd9fed54de113e"> 7586</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SDIV_SHIFT                 20</span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4ed35aa7a71ee834ccb1589ca1eacca9"> 7587</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_I2SDIV_SHIFT))&amp;SIM_CLKDIV2_I2SDIV_MASK)</span></div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d"> 7589</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f"> 7590</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga68137c3e32ef5c0477b548ad10de565f"> 7591</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf02a0b5e053242559c12e5d2834fd3c4"> 7592</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e203fc4aaf06a3dbd257768f53dbf83"> 7593</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8c0cd6c77bd518794e6473dd0a2feca7"> 7594</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5"> 7595</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaec8960bc114f5539e22701491dcf58f7"> 7596</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a"> 7597</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga048c88e59900fb06533d5cb2003414b7"> 7598</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ec773a4e814bc88e7ab72da4e32316b"> 7599</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga309821aeed7280f17110e4cf56582f4d"> 7600</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a9efde69ef5ab882d94b4ff6f659493"> 7602</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x3F0000u</span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4efd23d8fd9d589919b9b211ab523e09"> 7603</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaadeff570babcc1f87581f48ca4d2951f"> 7604</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d534ca03b47525916b93f9b2000d49a"> 7605</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     0x800000u</span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ebc783954b7a0846e166efc03ca3a30"> 7606</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23</span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493"> 7607</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x3F000000u</span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34"> 7608</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1"> 7609</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9e43eb1fe8cf3bc2b415b94b85409da3"> 7610</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_MASK                 0x80000000u</span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab18fc86e3344548dbc17e941e7d7ef54"> 7611</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_SHIFT                31</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga313fa2a8e328043458a9ec1e3125c75f"> 7613</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2984b4c4d6bb4339997aee03c8a263b1"> 7614</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0</span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7d5c35aa9229aeef495aad5e234d799"> 7615</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK)</span></div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38dffcb27b09a015e2f2e7812d42477c"> 7617</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga56b83da182908eb5c406181b72870e54"> 7618</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702"> 7619</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fba538d2482490ddfdb1ef8a44ec66"> 7621</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacedaca5a049852ee395767e70f806c14"> 7622</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29"> 7623</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga412340eabbcd0f0d48ce4886e9beb071"> 7625</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63"> 7626</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800"> 7627</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;</div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;</div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700"> 7636</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;</div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 7638</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;</div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;</div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;</div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2];                           </div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1];                     </div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;  };</div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSER;                              </div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR;                             </div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR_SLAVE;                       </div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;  };</div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t POPR;                              </div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR0;                             </div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR1;                             </div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR2;                             </div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR3;                             </div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;       uint8_t RESERVED_2[48];</div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR0;                             </div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR1;                             </div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR2;                             </div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR3;                             </div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>;</div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;</div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;</div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88c670302548b2d5b5f032b5709bc366"> 7692</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        0x1u</span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f13f49cf8502462271d8a179338d81b"> 7693</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0</span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaebb0539e04af465a39892f5aaabc872d"> 7694</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     0x300u</span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1ffc13b9075cc6b0b34ea3162d6c1b74"> 7695</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8</span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga85a76d4d3ea961f858f6eed9882bfd99"> 7696</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK)</span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaedd370380f06f2e4bf2ca01babda8732"> 7697</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     0x400u</span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae1f4b01eb27f199a893e42f6a3d3edb7"> 7698</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10</span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b57559246a1a4c32c53542e9f0ea2cb"> 7699</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     0x800u</span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0f0a133d00c115835f0b50c334c104cf"> 7700</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11</span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27dfc23fb0551340c07676e7092267d4"> 7701</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     0x1000u</span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaea17770537c6e387ed266e662f5e9d49"> 7702</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12</span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa8bb3e6a285a70d51f3e637c2a29a41e"> 7703</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     0x2000u</span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga66fb6e165076aac7d60e416ed0950067"> 7704</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13</span></div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad6230b186a0f86d3b06973a0abad85d3"> 7705</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        0x4000u</span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad71aeecbfd5ab69825143fb055ae3e2b"> 7706</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14</span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1f301c07deb8544d117e752400e0e537"> 7707</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        0x8000u</span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab24077f2090f26468c4ebe2ecfda7c5f"> 7708</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15</span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga69de8a51e829efc59b2a2402a8210aeb"> 7709</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       0x3F0000u</span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5130ba4524baa3be71b17af17b06b3e2"> 7710</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16</span></div><div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81637c9ef8f34bdb499086de99c99858"> 7711</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK)</span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2f3c41dcffc0058ae83ae7b1dbfffd86"> 7712</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        0x1000000u</span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga78f4dfaad41aae2ee10979f2e248e4d3"> 7713</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24</span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga479a7a3131d4356e53f7f86bd4cd0245"> 7714</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_MASK                       0x2000000u</span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4dc49f49441cc797619c160757bd7d2d"> 7715</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_SHIFT                      25</span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3fa9d02b4302f9963c26383bdeb35da8"> 7716</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        0x4000000u</span></div><div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaff9ea9fcaf46dc8bfd358d941e0d3ac"> 7717</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26</span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6d4131c2e45352910d630723c1172d2c"> 7718</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         0x8000000u</span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7500a54a21171d20a3bbf0355350c9bd"> 7719</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27</span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6f80a07ce3be21ee0de56c3de90f380"> 7720</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       0x30000000u</span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f84d391d6b5838c50b44217617d66a8"> 7721</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28</span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4157226a8f489e3d1d8321beed0afcb6"> 7722</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK)</span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad40a2cace787fe5eaaf74379ffb7cfc2"> 7723</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   0x40000000u</span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c862186e43a26823716267bfadd92f"> 7724</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30</span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa201344af736c83618497329b6529f04"> 7725</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        0x80000000u</span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7118ec0360c840ddef7e666831cb13fb"> 7726</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3b9bdb39b00af35d3f731123bc82d143"> 7728</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4ac4f90bab2c1a761f439f50bcdca71f"> 7729</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e79144ff705279f17e657cd3d596afa"> 7730</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK)</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="comment">/* CTAR Bit Fields */</span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad1ba5817c825831950fc73cc726f0737"> 7732</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         0xFu</span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad988143e0be530acb59dca0fad52ec0b"> 7733</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0</span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259"> 7734</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK)</span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7d4ee19c78f67b68c6320eefe6a53ac0"> 7735</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         0xF0u</span></div><div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac557ee81ac4ec00ee6280d5b761edf1"> 7736</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4</span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46"> 7737</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK)</span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad15c92f5474cc1ba1ca2af14c92cbf26"> 7738</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        0xF00u</span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadbf91ef3bf1d4943ab782ff027d121bd"> 7739</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8</span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a"> 7740</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK)</span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c824276fa48ae7b05fc922d20d237c0"> 7741</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      0xF000u</span></div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf4e35373d2e9149e1c73f9b65887ad37"> 7742</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12</span></div><div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666"> 7743</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK)</span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4f40ea2ab0d14559523ab0699fd682c6"> 7744</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        0x30000u</span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf53f764d59da1c7a68c9185a71dfec66"> 7745</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16</span></div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442"> 7746</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK)</span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3680f8dc0308705f06e234914edfa14b"> 7747</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        0xC0000u</span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4201dd4e39a23f36fc01eb3f74b7c094"> 7748</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18</span></div><div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619"> 7749</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK)</span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e9fd2ca2e90b6c40db0d51c8d8baa84"> 7750</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       0x300000u</span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7883643ad4e73cc46c7a140375a2be7a"> 7751</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20</span></div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8"> 7752</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK)</span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27ec6f89727e91f1d272d06c6f1c44b3"> 7753</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     0xC00000u</span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8bb5e598d3bbadd3efc273c57bc522ab"> 7754</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22</span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3"> 7755</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK)</span></div><div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadefae41f4962681a83ae61a653026dc2"> 7756</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      0x1000000u</span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f3c8977a22e59cab407497ba5e32dc9"> 7757</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24</span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga562416b33f74ea5595e122d862093e51"> 7758</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       0x2000000u</span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1a27d47d54bd5b51d69b21216b3662b4"> 7759</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25</span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga128560de0ef72566ec53bb208e6ad5ef"> 7760</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       0x4000000u</span></div><div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac46d6c45f2f45383d1f6d062a570e81d"> 7761</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26</span></div><div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71b046a902929cf107f46e422092ff33"> 7762</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       0x78000000u</span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaabebaa480c90d32ad8bc580ea2507b8e"> 7763</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27</span></div><div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga217a65114bc44312a9c953c3fd394464"> 7764</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK)</span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3347aad10c0b5dc1a5062275e89353b2"> 7765</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        0x80000000u</span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4600954a3cc5c07f14c1b0e602cec4cd"> 7766</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="comment">/* CTAR_SLAVE Bit Fields */</span></div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e8aa9f143abc35fcb9f86e5de378621"> 7768</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 0x2000000u</span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6470631f0d2f0d7722ab55a1f97c936e"> 7769</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25</span></div><div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c0bdc9ff5183b0e8da776a8d803ff1"> 7770</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 0x4000000u</span></div><div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga183134048ae879b82e3aa07b4a51d79d"> 7771</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26</span></div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5230074b3809e2ef525e87fdca078717"> 7772</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 0xF8000000u</span></div><div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf8ee524100dedae1cc3afb60643b2475"> 7773</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27</span></div><div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga20fc13a457a7df6331fdfdcbbc89c972"> 7774</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK)</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabf0bcd5a32bcc6e58bac1a0f826ab3c6"> 7776</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    0xFu</span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac1f2a81bf6d8b44020db098097c74964"> 7777</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0</span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7524dc6520cf5bcea82f6d62db3a5ee8"> 7778</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK)</span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad70ca8db9ba4e1d62e081ef648d84752"> 7779</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        0xF0u</span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacd499785f654eb1b4d1ced2bf0b2e7ac"> 7780</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4</span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2b05bb18cd3b859747bf5bff6e0eda29"> 7781</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK)</span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5526eeae29bb85218c41d8a06608acbd"> 7782</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     0xF00u</span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga129ad514464ae667c6d78ee9840236d5"> 7783</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8</span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabc6d25e4bdcb3abacedb397ad24b0bc3"> 7784</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK)</span></div><div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaba58e43f829f6e6103933bf570e9feb7"> 7785</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        0xF000u</span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad7fc9ecdd51f12aabb492271648e133b"> 7786</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12</span></div><div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5bd8906225c5b7e8ed97cacd8a0d3bd"> 7787</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK)</span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71c5bf00b7a6fdd6df9f46068d43cc90"> 7788</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         0x20000u</span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab969720c704e5da43908b804881bd512"> 7789</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17</span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaec13b65c44bed521e4800ecd6f7e838a"> 7790</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         0x80000u</span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6ceb5392843b8d85ed2f00305b524870"> 7791</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19</span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa2b1ac1e36caec8d6c547c45e9436b5d"> 7792</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         0x2000000u</span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8cc4f0762da38ecb90793428c8e5a26c"> 7793</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25</span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa7abad389fa7a46434442b742d4a35c3"> 7794</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         0x8000000u</span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0e5f44b6803f40e8db0718fe2812092a"> 7795</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27</span></div><div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf90e19a9b8d8a54d8ae278820d8f1558"> 7796</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         0x10000000u</span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0395371ab4e76da4f99c89bc6963e816"> 7797</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28</span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82001e6d6fa1c1e51ab330a4d6b209c5"> 7798</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        0x40000000u</span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga596b82d7dd4fe7f24ea66c19a9413b96"> 7799</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30</span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3142ac7389c847b78c8f42e6bad5eec1"> 7800</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          0x80000000u</span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4edd10f93f07c7b2edfbac31c1d4ebf5"> 7801</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga10709e9e15464e94d63f2034df58cd32"> 7803</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  0x10000u</span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1abe68cebab13a4018f43162098e4cd6"> 7804</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16</span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b78af7a1292fc0e0b4b39a92a4140b2"> 7805</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    0x20000u</span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga39481cbcda158bbfc6640eb07d0c2276"> 7806</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17</span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32d8083bb571fb12a424b1803c596f47"> 7807</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    0x80000u</span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab18f888cf02c471809ebc9f807711a13"> 7808</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19</span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga01228112dcc4440aa1678eb55b97306e"> 7809</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  0x1000000u</span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9f1684fdb2e7f9e9adb7afd07a3278da"> 7810</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24</span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1bb1c8b3d77e69e8ea3197b2a26392cb"> 7811</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    0x2000000u</span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b7e6d97146fb2244a8b1fb870cf980b"> 7812</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25</span></div><div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga245d7987838cad9b4392b051fbd6fb06"> 7813</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    0x8000000u</span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga42ef57e6e872c54f15ba9742f98ea522"> 7814</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27</span></div><div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga41b148811704b6e9903262dbd1d72433"> 7815</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    0x10000000u</span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga93b9a7fbf5962c0e407879c781779ac4"> 7816</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28</span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51ba97f1d47ebd36d19c5a634ce96873"> 7817</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     0x80000000u</span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51740ce9a6d3a38cf50cb1f19af3d002"> 7818</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="comment">/* PUSHR Bit Fields */</span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac3651a6adad71c41138f88336e7711b4"> 7820</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac9778e35b8039b1268b42e16066a7812"> 7821</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad19c7faf45531d7c7a6703a54ac2f69d"> 7822</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK)</span></div><div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae2a7d0ea8a143281112074fe3745a70c"> 7823</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       0x3F0000u</span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafb0dfe436cd6273ce0b0052aca58499e"> 7824</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16</span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad551a287ffb207f5d78c2ac04d393a9b"> 7825</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK)</span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad9e8859d590a59f5e208f5f4a2c8b873"> 7826</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     0x4000000u</span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7db8f0d7ae83f27f34eafd5e4d993ed1"> 7827</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26</span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga997edfebb20bfe6a385f018eb9a8a8fb"> 7828</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       0x8000000u</span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81e193cbd4602af43cd59a35e56fa958"> 7829</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27</span></div><div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3ac8018fdfe57c16da2782e99232ae45"> 7830</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      0x70000000u</span></div><div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga16a0810e65793ba9f24a5ae8be8cf49a"> 7831</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28</span></div><div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadc43fdbca4e34579e7ede4ac104c7ae5"> 7832</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK)</span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac28b0accd475a1a991ccece8d1333ae0"> 7833</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      0x80000000u</span></div><div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab114a13d8478311e8b77778d4cbd5d96"> 7834</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="comment">/* PUSHR_SLAVE Bit Fields */</span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga70296421b5faddc6c9fbbb984685b5a0"> 7836</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa965b8c34dc45034184a2cad39a0b825"> 7837</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0</span></div><div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5833d343153e57cb3493f85b0342989e"> 7838</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="comment">/* POPR Bit Fields */</span></div><div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3d2d3998529fd7de17cac99d625fe004"> 7840</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga862819a722e0ccbd3f03edce9b82e5c2"> 7841</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0</span></div><div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae6858b63bc7af767270dafed1e9c5060"> 7842</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK)</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment">/* TXFR0 Bit Fields */</span></div><div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9a231481c0385058731013344776a9f1"> 7844</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f072c39e4ee2cddff2444298fc92be0"> 7845</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae09e375e6cc7f496ac90d900888f7d9c"> 7846</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXDATA_SHIFT))&amp;SPI_TXFR0_TXDATA_MASK)</span></div><div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2d7e46a45e284b2a837f0dfa4103c9cc"> 7847</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5b1e75e9410e41d3c81384798040284"> 7848</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7534e83201b7ea6c7beb55f2ed16ecaa"> 7849</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="comment">/* TXFR1 Bit Fields */</span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1264b5c9bd3d50782925741457405b2d"> 7851</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga15dd2d0a8568bc36fed73be8a4cb24a0"> 7852</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7f5fddb0dfde74876bf4b6ff4603dd56"> 7853</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXDATA_SHIFT))&amp;SPI_TXFR1_TXDATA_MASK)</span></div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga03437d9c36165cd76cc1b649bc61fdcd"> 7854</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0240ff4345642a5bca2308c670c5a980"> 7855</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7aee126ae71c905a5041e9313be0bbea"> 7856</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="comment">/* TXFR2 Bit Fields */</span></div><div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5af82cbc997e329e1c914390f4a46ddf"> 7858</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga563b2a2513ee7f9ba76d56405bfaa053"> 7859</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga250949668a77db2805371541e9bb8e16"> 7860</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXDATA_SHIFT))&amp;SPI_TXFR2_TXDATA_MASK)</span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7b74d7b06c2d79ce4f3f5171e63a66f6"> 7861</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8093c55dfe44be309ef0286209361f0e"> 7862</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga75b102ae2a2b880227933ea731c97323"> 7863</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="comment">/* TXFR3 Bit Fields */</span></div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac55f871f2a4bd1462049674e1b69d771"> 7865</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga13d115127f0f26ef2f4afac9d4fcafd9"> 7866</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga49209a3863af39f655a385ddd5b917c4"> 7867</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXDATA_SHIFT))&amp;SPI_TXFR3_TXDATA_MASK)</span></div><div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5db2d61f529d80173f78729f46c098a9"> 7868</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga22a70393315807bfa3480a1892da3531"> 7869</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabd1aff6c08d7a7334407f5a122fb2684"> 7870</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="comment">/* RXFR0 Bit Fields */</span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga61ebb4d00d387b335d5b9d64d024e16f"> 7872</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga030988e177b7d3ab914b5bb4cd734463"> 7873</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaefa909022ef28f93b77915a01f7456c6"> 7874</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR0_RXDATA_SHIFT))&amp;SPI_RXFR0_RXDATA_MASK)</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="comment">/* RXFR1 Bit Fields */</span></div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae5778ef350adb171937498b1b49ffdb0"> 7876</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6747e932cee7cbdab3b46213f8d793b"> 7877</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac6df902214c0e119f65e494ad20d21c6"> 7878</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR1_RXDATA_SHIFT))&amp;SPI_RXFR1_RXDATA_MASK)</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="comment">/* RXFR2 Bit Fields */</span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga659737d6e82c6f3ace0e1d568157426f"> 7880</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac8d903abae42a6b97dcbdc5bf31b1276"> 7881</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88f81c7a0134abe2eb9dac410625fee3"> 7882</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR2_RXDATA_SHIFT))&amp;SPI_RXFR2_RXDATA_MASK)</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="comment">/* RXFR3 Bit Fields */</span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga06579b6d579b820152dd81435d71c09e"> 7884</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae4c2a3c38669f7a03fbcaabd29de0c7"> 7885</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa0268e30e0adb838413ec371a2afecf7"> 7886</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR3_RXDATA_SHIFT))&amp;SPI_RXFR3_RXDATA_MASK)</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;</div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;</div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8"> 7895</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x4002C000u)</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;</div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5"> 7897</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;</div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 7899</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x4002D000u)</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;</div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f"> 7901</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;</div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gac3e357b4c25106ed375fb1affab6bb86"> 7903</a></span>&#160;<span class="preprocessor">#define SPI2_BASE                                (0x400AC000u)</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;</div><div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 7905</a></span>&#160;<span class="preprocessor">#define SPI2                                     ((SPI_Type *)SPI2_BASE)</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;</div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;</div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="comment">   -- TSI Peripheral Access Layer</span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;</div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GENCS;                             </div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCANC;                             </div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PEN;                               </div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="struct_t_s_i___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b"> 7926</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_s_i___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;                            </div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;       uint8_t RESERVED_0[240];</div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR1;                             </div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR3;                             </div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR5;                             </div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR7;                             </div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR9;                             </div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR11;                            </div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR13;                            </div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNTR15;                            </div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="struct_t_s_i___type.html#a1a521c3dfcb44de2f045490e49b459af"> 7936</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t THRESHLD[16];                      </div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;} <a class="code" href="struct_t_s_i___type.html">TSI_Type</a>;</div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;</div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="comment">   -- TSI Register Masks</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;</div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga83a2e8e8965873c67507422e6e9a9b8e"> 7949</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x1u</span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab11b995ab664e22700a2f67aa2b1a070"> 7950</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     0</span></div><div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga490fa9afb2591596712216cc7031cd47"> 7951</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x2u</span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e08b4560fff0d44559e8dd48afcb4b0"> 7952</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      1</span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1036a1740b9fd85ac9a7ee8c7b31fbc5"> 7953</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10u</span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2cdb34b848a822afc459c74893200fbb"> 7954</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     4</span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae3ff8b7a00a0f1e53fd4b454858eb366"> 7955</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ERIE_MASK                      0x20u</span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga834b781dd182ceb57eff9de0ab0ef82a"> 7956</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ERIE_SHIFT                     5</span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac1aa80b1c251525e1811471e72c00254"> 7957</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIE_MASK                     0x40u</span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1ce2a7ae1f44df3b88d3028b2453f9c0"> 7958</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIE_SHIFT                    6</span></div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafa7ce02781bc0e3d369d9a00a77b480f"> 7959</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga503402dbca8eec965cad561df32e7cf5"> 7960</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3e70511a926ede552203b0d191591554"> 7961</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SWTS_MASK                      0x100u</span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf0cc5b9ce61c09cd8f5b64f85b3c11aa"> 7962</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SWTS_SHIFT                     8</span></div><div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf7212a89bc45902f2ed4cee12a1ceb92"> 7963</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x200u</span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga372b92d46c9f071d4fdee3edcc0d5219"> 7964</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    9</span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9d9ee2965d913e5b2eb7a9a71a5c26e8"> 7965</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OVRF_MASK                      0x1000u</span></div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga36164d96be108b8f9e9c9ba32db4363c"> 7966</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OVRF_SHIFT                     12</span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga33e3d274099483b6ebf7897b7d72b866"> 7967</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTERF_MASK                    0x2000u</span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga90ccee35b83ef31a092ad15e533e6396"> 7968</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTERF_SHIFT                   13</span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae0670e2e8c0eb55717171acb5a2bebfe"> 7969</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x4000u</span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa269027bdefea51eddd47bfc47140224"> 7970</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   14</span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga820de7fe1ecba9a42260e304554b389f"> 7971</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x8000u</span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9a2e8c68bfb60312ebdeea4f069d9086"> 7972</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     15</span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3c608c250c31872d206e9c18eea97799"> 7973</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0x70000u</span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaae1f3b081a9c92fefe10bd3ec1f40734"> 7974</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       16</span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0562bb631fc7da30eaf08301b5430d53"> 7975</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div><div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3a420e0ae200374eca1a185b535cc0ba"> 7976</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0xF80000u</span></div><div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab90732bc69449d59a0fc0f3c208caf21"> 7977</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     19</span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gad18125542d6e5cebc57833da32c13668"> 7978</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf89fb1d534403dbb1be0df6093c0d529"> 7979</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV_MASK                  0xF000000u</span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga925b30be99db125b6524ede3ef7af689"> 7980</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV_SHIFT                 24</span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5f9e7baedd6e7f7ec92e1bab82bb3dfe"> 7981</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_LPSCNITV_SHIFT))&amp;TSI_GENCS_LPSCNITV_MASK)</span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga10761aaf1cd7148018bd3ae41583e66c"> 7982</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPCLKS_MASK                    0x10000000u</span></div><div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga620a7a5a90382cea065b1498ff7a41ed"> 7983</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPCLKS_SHIFT                   28</span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="comment">/* SCANC Bit Fields */</span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga005284b8b7706c54a56d4c88f5974dc9"> 7985</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC_MASK                     0x7u</span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2dae9d2c84538073c5ef08d391150c97"> 7986</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC_SHIFT                    0</span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4df32b50d0b2499abcdbb94d3f5d401d"> 7987</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMPSC_SHIFT))&amp;TSI_SCANC_AMPSC_MASK)</span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga020a126e5eafeff150a1b960bc17679f"> 7988</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS_MASK                    0x18u</span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4800a19f7603462d1b6ba211b9cb8b5f"> 7989</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS_SHIFT                   3</span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga05d062b9f97d4ca27064c11d6f3f87de"> 7990</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMCLKS_SHIFT))&amp;TSI_SCANC_AMCLKS_MASK)</span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4fcc6d95912914ff1944a663f486c8aa"> 7991</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKDIV_MASK                  0x20u</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga80e62da2eb9fd2450ca9f9f503999426"> 7992</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKDIV_SHIFT                 5</span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabe47ab9c65156f2c6cb9389b96c36843"> 7993</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD_MASK                      0xFF00u</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaea5084730b6e76063397e67f558ab423"> 7994</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD_SHIFT                     8</span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab0764cbb77dcb8cc732dc8c14cde3a31"> 7995</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_SMOD_SHIFT))&amp;TSI_SCANC_SMOD_MASK)</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gacc2a996e2da0e3fe992ebec8abce0bfc"> 7996</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_DELVOL_MASK                    0x70000u</span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0d433ad9b0f8826200b993e32c1c45cd"> 7997</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_DELVOL_SHIFT                   16</span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4b08b54361c641907950cae16900c527"> 7998</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_DELVOL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_DELVOL_SHIFT))&amp;TSI_SCANC_DELVOL_MASK)</span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab5798996c8488e915c2db48de5f5d0bb"> 7999</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG_MASK                   0xF80000u</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5381f1f7b0d3256890453050ef35486d"> 8000</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG_SHIFT                  19</span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf434aa3bc5313f222d0c9428f6ff8091"> 8001</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_EXTCHRG_SHIFT))&amp;TSI_SCANC_EXTCHRG_MASK)</span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga55a6de6ab83ae86173441040de6a0e90"> 8002</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_CAPTRM_MASK                    0x7000000u</span></div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaac5874a969cb660929d3536ca0f19ebb"> 8003</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_CAPTRM_SHIFT                   24</span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga25095d301efbf3269d4221c9035c49ea"> 8004</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_CAPTRM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_CAPTRM_SHIFT))&amp;TSI_SCANC_CAPTRM_MASK)</span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga080be6d8826668cf4d63346b449931ed"> 8005</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG_MASK                   0xF8000000u</span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga636c8873ea4eb5255f0f76fef1a8a5ba"> 8006</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG_SHIFT                  27</span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab6393f9ad5a89ba4cdfb7428ab56e40b"> 8007</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_REFCHRG_SHIFT))&amp;TSI_SCANC_REFCHRG_MASK)</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="comment">/* PEN Bit Fields */</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2fe95bf659075368ab23b5876de8d79d"> 8009</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN0_MASK                        0x1u</span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga74f58c20a9a8ec69dd0d4e5f4e1eb07d"> 8010</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN0_SHIFT                       0</span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaeefece47c8a990e2b0ee71e68b2e35a7"> 8011</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN1_MASK                        0x2u</span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8e5d3fd7f263031f112fe920ea105aaf"> 8012</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN1_SHIFT                       1</span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga851b1c95858be546cf4c5e1975d51823"> 8013</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN2_MASK                        0x4u</span></div><div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0b7c4038dd06f31b5acfbd2be8ff65cf"> 8014</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN2_SHIFT                       2</span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaaa7f4499e9502211aa3f701ff76cbfd5"> 8015</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN3_MASK                        0x8u</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaae95322b203c2d62343f500b0c2a5996"> 8016</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN3_SHIFT                       3</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga84dcc37edb4ed1b883f85b639092a9cb"> 8017</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN4_MASK                        0x10u</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab5aa48e30efdd8e8f431087e7c115ef0"> 8018</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN4_SHIFT                       4</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6fa4ed2566d9f9a2ea99816a0f362284"> 8019</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN5_MASK                        0x20u</span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac570df6433fa24603f53ef4ec29d1462"> 8020</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN5_SHIFT                       5</span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6ea52be49c67caff3c6aec70425f6da7"> 8021</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN6_MASK                        0x40u</span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3c47b02418ccd8b31132ecfdd45bdd9c"> 8022</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN6_SHIFT                       6</span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga647e31fe5802735f69fa70e752b881b3"> 8023</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN7_MASK                        0x80u</span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8a68b8de1664c9980b3f742c8a1427c2"> 8024</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN7_SHIFT                       7</span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga98c6aab58655c83b856f21f804c7c439"> 8025</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN8_MASK                        0x100u</span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga822574504a16f31bf6172fc5b582f963"> 8026</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN8_SHIFT                       8</span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga614663f54a6b349074b981f83bda0e84"> 8027</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN9_MASK                        0x200u</span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga23492a8b439df4e9414fbae2cf54742f"> 8028</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN9_SHIFT                       9</span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4a5e83e197e558ed636a8531f63a51a0"> 8029</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN10_MASK                       0x400u</span></div><div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae26e707910b5a4ed3a2bfc7397c7fdf8"> 8030</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN10_SHIFT                      10</span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2692c92efabc1272aadd492fedaf8117"> 8031</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN11_MASK                       0x800u</span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7cf23edbaaf2d70825a3af3774076230"> 8032</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN11_SHIFT                      11</span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga686745e0ce974aeda129cb1ad92792b5"> 8033</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN12_MASK                       0x1000u</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e6356a9326382d6696b9249ad74ec3b"> 8034</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN12_SHIFT                      12</span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga47604061f85253c63ae3846adea3f36a"> 8035</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN13_MASK                       0x2000u</span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa2beb25ccfcccb7bb0032fa6f42b80f7"> 8036</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN13_SHIFT                      13</span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa4403e6fd78c53717c22d34c9d082d8c"> 8037</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN14_MASK                       0x4000u</span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga20c8a6fee93df97db5d2191bd6d72b09"> 8038</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN14_SHIFT                      14</span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1cbf93a7b5646316b3013106b096951c"> 8039</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN15_MASK                       0x8000u</span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga06472a71ff605b918f36b6dd770bff9c"> 8040</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN15_SHIFT                      15</span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5c60f0233573e0a5436a8bf87600d347"> 8041</a></span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP_MASK                        0xF0000u</span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8a4314c8664c97a0304050452d85779b"> 8042</a></span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP_SHIFT                       16</span></div><div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0762fb1a56882d5a6aafb368d27dce71"> 8043</a></span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_PEN_LPSP_SHIFT))&amp;TSI_PEN_LPSP_MASK)</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaba3b802d58cd6d4e643835d4490e0b36"> 8045</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF0_MASK                   0x1u</span></div><div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac2486b4a5a5bf2126b476abddb8854bb"> 8046</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF0_SHIFT                  0</span></div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga42bc2735913907ffb279e845512720b6"> 8047</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF1_MASK                   0x2u</span></div><div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7a2ed406413af810327157dfe369fbcb"> 8048</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF1_SHIFT                  1</span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga05d4fda4abe0618848a2c4f6f3e80f4c"> 8049</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF2_MASK                   0x4u</span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5521282a22145ad74736ca10c821de06"> 8050</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF2_SHIFT                  2</span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga001cd05506aa4f1193d2ee85cfcaa8ef"> 8051</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF3_MASK                   0x8u</span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5b0541f56d6bfead86936028efa33437"> 8052</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF3_SHIFT                  3</span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3ea55943ae713c056e035674147b1bdc"> 8053</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF4_MASK                   0x10u</span></div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga194ae4d273a01e9de8a06e72b5e302f1"> 8054</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF4_SHIFT                  4</span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae5abf494eb0423ff3f28bddc7a18aa65"> 8055</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF5_MASK                   0x20u</span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf0363c36ca6ff796ccca69e7627f96b1"> 8056</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF5_SHIFT                  5</span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2ccd32bf86668655d33f1182385b713c"> 8057</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF6_MASK                   0x40u</span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6b0385a7972d606202fc21c75d388066"> 8058</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF6_SHIFT                  6</span></div><div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga19ff27f61a1f1b2dfae45581adf427aa"> 8059</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF7_MASK                   0x80u</span></div><div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga895d513830cf8a2d2de63bbecd7a807c"> 8060</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF7_SHIFT                  7</span></div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6221630132abfdf46ae3083ba9f33f08"> 8061</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF8_MASK                   0x100u</span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga69bdd5b442f29d3b7eff8f6e276e1afc"> 8062</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF8_SHIFT                  8</span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga572f9140326a0f0d2dfd00ceec9b7db6"> 8063</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF9_MASK                   0x200u</span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafa66a225cd19e5a75386c51c2656fdf8"> 8064</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF9_SHIFT                  9</span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadc21ec7d40eb78154e54e25b9ed7c144"> 8065</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF10_MASK                  0x400u</span></div><div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf29032beef82f32f69572419f47b1d5a"> 8066</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF10_SHIFT                 10</span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaefb80a6fd4e17e33a964dd780bdffa5e"> 8067</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF11_MASK                  0x800u</span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga64b01ce88dd183e95b43016dd914b860"> 8068</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF11_SHIFT                 11</span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9231581d364d5b897609dc2337221009"> 8069</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF12_MASK                  0x1000u</span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1225e4664a117d21a7edc9b23cef14df"> 8070</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF12_SHIFT                 12</span></div><div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5858e0d3ecdf79603d2d7b1f7d43eafa"> 8071</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF13_MASK                  0x2000u</span></div><div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafcef9c52ccbfbcf0a01b538c439a09b0"> 8072</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF13_SHIFT                 13</span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8b2fdf0cd34e8508fc099b1372d1bbd5"> 8073</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF14_MASK                  0x4000u</span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab8f9a6673a6c3e0de7bbcf7152022ec8"> 8074</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF14_SHIFT                 14</span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae334f9ca8745a030f507ffb30aa783c3"> 8075</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF15_MASK                  0x8000u</span></div><div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6cb251f580391dd999596e80fdba28d5"> 8076</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF15_SHIFT                 15</span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7819cbced074935fc623fe65f5a693c9"> 8077</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF0_MASK                   0x10000u</span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga70c69908120c0db5a40d36e7f1cfd6de"> 8078</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF0_SHIFT                  16</span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaecf34cd4f97b87276f49c3e1fb223a57"> 8079</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF1_MASK                   0x20000u</span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga452cb8030a2818d63e43426cc96ad142"> 8080</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF1_SHIFT                  17</span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaddc883eb8496814a54de6bab6dec681d"> 8081</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF2_MASK                   0x40000u</span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0289d7a3e938d7acf2af949014c4709d"> 8082</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF2_SHIFT                  18</span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaca1b43cabdc75b52e4ce9b1f906fddd9"> 8083</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF3_MASK                   0x80000u</span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga04c1fbaf1c4ad17b542d007bf4a41bc1"> 8084</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF3_SHIFT                  19</span></div><div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafba35252269238b52a3bc257d2ba1172"> 8085</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF4_MASK                   0x100000u</span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7bb21a8ea85f8736c3b22eb08e9f4178"> 8086</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF4_SHIFT                  20</span></div><div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4a399aab647bdadbe92527cee894ce23"> 8087</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF5_MASK                   0x200000u</span></div><div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaca6d4aed1a4d71b305a8d1c489bcd1a1"> 8088</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF5_SHIFT                  21</span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga83a8fa964a8ecad93101a4a26097e854"> 8089</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF6_MASK                   0x400000u</span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9bc6ccf94b50e9536c724dd2640f1141"> 8090</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF6_SHIFT                  22</span></div><div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab440369d39a2092f30221d2c87e30419"> 8091</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF7_MASK                   0x800000u</span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0ed2024464435343ba22c1009a5e578c"> 8092</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF7_SHIFT                  23</span></div><div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae63fbd85bc2ae0dc3eeb106c45fb96b8"> 8093</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF8_MASK                   0x1000000u</span></div><div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga986ccc10faea0547409b9216cf2c898c"> 8094</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF8_SHIFT                  24</span></div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadbd7ab533117b69c24987220ced35dab"> 8095</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF9_MASK                   0x2000000u</span></div><div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga43a4ab66c41c8209ba749f753c36477c"> 8096</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF9_SHIFT                  25</span></div><div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac40e21a72011acfc34d01ae97d6e221a"> 8097</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF10_MASK                  0x4000000u</span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga64a2970c2d33855873eb869c2fef2b0a"> 8098</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF10_SHIFT                 26</span></div><div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga572c3e8d870397a3164f394bfba2cb83"> 8099</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF11_MASK                  0x8000000u</span></div><div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaec469b34d46570f2447a56b4231c1b44"> 8100</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF11_SHIFT                 27</span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadf94ad40f4a18616e13219e31f8c1a4d"> 8101</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF12_MASK                  0x10000000u</span></div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga774c10084b7105a669e1d2e22b181ba3"> 8102</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF12_SHIFT                 28</span></div><div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9277da4cf8f2b728a92538c0cc7f6bdb"> 8103</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF13_MASK                  0x20000000u</span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf71cb6bfa69f2ba7dd4c218c87e89da1"> 8104</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF13_SHIFT                 29</span></div><div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab6b75c444e249c397c5b90bd0bb9a4f0"> 8105</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF14_MASK                  0x40000000u</span></div><div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa2c4aef04954e6fdc73361686d0f167f"> 8106</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF14_SHIFT                 30</span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9be9f1a08de71c0332f6f5e1cf3cd5db"> 8107</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF15_MASK                  0x80000000u</span></div><div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6422a1ecd53f1174452ea8fd1ca91f11"> 8108</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF15_SHIFT                 31</span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment">/* CNTR1 Bit Fields */</span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7d2647f0e7166cd22930dc7d15726bdc"> 8110</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga51545c15d46b9d961b3cd8a2aed33e46"> 8111</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1_SHIFT                     0</span></div><div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabcaddd284ea15a0667f390b07c89587b"> 8112</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN1_SHIFT))&amp;TSI_CNTR1_CTN1_MASK)</span></div><div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5c1efa805b567ae0b51c7b93c396afd5"> 8113</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafaa522509f837ff019a51e3c70e44261"> 8114</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN_SHIFT                      16</span></div><div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8b91e0c1a03388f850386dd0cc6b4808"> 8115</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN_SHIFT))&amp;TSI_CNTR1_CTN_MASK)</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="comment">/* CNTR3 Bit Fields */</span></div><div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga944c52b8a9c3019342c1c27eb7ab5d1f"> 8117</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga40857a8de39e7f24268f2209546b7d92"> 8118</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1_SHIFT                     0</span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabc4a4e486f1066152309799627caf3a4"> 8119</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN1_SHIFT))&amp;TSI_CNTR3_CTN1_MASK)</span></div><div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga706c452af2d87895eec6b24787418763"> 8120</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7b5cdf80f7cb214a07cc1a08f84dafde"> 8121</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN_SHIFT                      16</span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa6a65e08829949024828ed94cb893946"> 8122</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN_SHIFT))&amp;TSI_CNTR3_CTN_MASK)</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="comment">/* CNTR5 Bit Fields */</span></div><div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7c016e770c1a5682417e7f7df4887663"> 8124</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1aa3ace6f56df71e799b8c737559e2ab"> 8125</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1_SHIFT                     0</span></div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1ed01efde2d1b5c66a34f77603088a77"> 8126</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN1_SHIFT))&amp;TSI_CNTR5_CTN1_MASK)</span></div><div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae1a4f3201c87c0064e434db5a57974a5"> 8127</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2de11a65c7ac3cdaa665a69652b26638"> 8128</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN_SHIFT                      16</span></div><div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6cba8d77265fb838256168fd79f49ec1"> 8129</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN_SHIFT))&amp;TSI_CNTR5_CTN_MASK)</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="comment">/* CNTR7 Bit Fields */</span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9c4634bb590facebde26807fec2d1d3e"> 8131</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga309db3212bb128582d3368796ed78ca7"> 8132</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1_SHIFT                     0</span></div><div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga93cd162c7a4bbe3d72015267f4240c8d"> 8133</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN1_SHIFT))&amp;TSI_CNTR7_CTN1_MASK)</span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7c33a7d7230526987b061c3213315f8f"> 8134</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3601612f76d15ea71289beb7dc2c5336"> 8135</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN_SHIFT                      16</span></div><div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9f48d2bc217f3a490b8e51f25967fc04"> 8136</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN_SHIFT))&amp;TSI_CNTR7_CTN_MASK)</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="comment">/* CNTR9 Bit Fields */</span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac90318dbf7dc8a739eae6636a7079613"> 8138</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga22e9b412d3df505c3f1283d700c5a192"> 8139</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1_SHIFT                     0</span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5d8bca10bdceee630b41eeb1f8e1dd84"> 8140</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN1_SHIFT))&amp;TSI_CNTR9_CTN1_MASK)</span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0df38f853064b362e6ecf50598304b7c"> 8141</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga209e7bab4fc4a6490bd7e64741d0e5c8"> 8142</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN_SHIFT                      16</span></div><div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga90db87aa32212d89a7b72ceaaca0f1e3"> 8143</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN_SHIFT))&amp;TSI_CNTR9_CTN_MASK)</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="comment">/* CNTR11 Bit Fields */</span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga20e6e5cb203746144a70994cf2b686ef"> 8145</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1_MASK                     0xFFFFu</span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gad389afd656e4be5c3a0d57d32a401db5"> 8146</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1_SHIFT                    0</span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9d22209c76f4e32ae78ce2c86d4dfaa3"> 8147</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN1_SHIFT))&amp;TSI_CNTR11_CTN1_MASK)</span></div><div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga12ceb148771123d3f985c95857174665"> 8148</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga72c3ce0896c8ead8cf9cb28dc3bbf082"> 8149</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN_SHIFT                     16</span></div><div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac76d56b39be3cf5e606bafe9284428ad"> 8150</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN_SHIFT))&amp;TSI_CNTR11_CTN_MASK)</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="comment">/* CNTR13 Bit Fields */</span></div><div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9671deb8a78c5ef99068b0244f19f125"> 8152</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1_MASK                     0xFFFFu</span></div><div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gad19e50775ced3a5322d93b67c6019536"> 8153</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1_SHIFT                    0</span></div><div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab805cddde6389feb85974d3f102685d8"> 8154</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN1_SHIFT))&amp;TSI_CNTR13_CTN1_MASK)</span></div><div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac4b6ed4489dd39029223b49be774965a"> 8155</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaffd92baf7411ffdc73289bcf96764e3a"> 8156</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN_SHIFT                     16</span></div><div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabd79745093d334939b93ba077725f361"> 8157</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN_SHIFT))&amp;TSI_CNTR13_CTN_MASK)</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="comment">/* CNTR15 Bit Fields */</span></div><div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa249fbc86511094b5b4ea1cfdff064d1"> 8159</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1_MASK                     0xFFFFu</span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7938e4586802c6fa57e4d0145b36aa70"> 8160</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1_SHIFT                    0</span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga85163ddfb257bf2c630c4a67f52db25f"> 8161</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN1_SHIFT))&amp;TSI_CNTR15_CTN1_MASK)</span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga35c1646ad39bdaa79f196bf3feb17c57"> 8162</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga78cfe2a84b08fb470251a3f7b5ff4596"> 8163</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN_SHIFT                     16</span></div><div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2d082797823751fff88fb8df629052e9"> 8164</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN_SHIFT))&amp;TSI_CNTR15_CTN_MASK)</span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="comment">/* THRESHLD Bit Fields */</span></div><div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1aa051c164238b89ff706b41927f52bb"> 8166</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_HTHH_MASK                   0xFFFFu</span></div><div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga02d5383c0c61eb62787900eddac1045d"> 8167</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_HTHH_SHIFT                  0</span></div><div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga14568a0a2b50ae4891050470d52adade"> 8168</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_HTHH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHLD_HTHH_SHIFT))&amp;TSI_THRESHLD_HTHH_MASK)</span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac81224664fc13d1a662fa3a3b2bdb2e7"> 8169</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_LTHH_MASK                   0xFFFF0000u</span></div><div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga01982093ca9e8bfd605bfe1a663c40c2"> 8170</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_LTHH_SHIFT                  16</span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1bbaa05960a1ad297fb4cef7dead01cd"> 8171</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_LTHH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHLD_LTHH_SHIFT))&amp;TSI_THRESHLD_LTHH_MASK)</span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;</div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;</div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div><div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral___access___layer.html#ga4f4029c5109ad3bccf1575309f9dbc51"> 8180</a></span>&#160;<span class="preprocessor">#define TSI0_BASE                                (0x40045000u)</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;</div><div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral___access___layer.html#ga2c7d71b60c1e9a79fb1f5a0f966b5e82"> 8182</a></span>&#160;<span class="preprocessor">#define TSI0                                     ((TSI_Type *)TSI0_BASE)</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160; <span class="comment">/* end of group TSI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;</div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;</div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;</div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDH;                                </div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDL;                                </div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>;                                 </div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S2;                                 </div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA1;                                </div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA2;                                </div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ED;                                 </div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MODEM;                              </div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IR;                                 </div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PFIFO;                              </div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CFIFO;                              </div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SFIFO;                              </div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TWFIFO;                             </div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t TCFIFO;                             </div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RWFIFO;                             </div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t RCFIFO;                             </div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7816;                              </div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IE7816;                             </div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IS7816;                             </div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a4444845e2300051bb29491dc1e833b16"> 8228</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a4444845e2300051bb29491dc1e833b16">WP7816_T_TYPE0</a>;                     </div><div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a8876e0822e685d91926ed9edda070e5b"> 8229</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t___type.html#a8876e0822e685d91926ed9edda070e5b">WP7816_T_TYPE1</a>;                     </div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;  };</div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WN7816;                             </div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WF7816;                             </div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ET7816;                             </div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TL7816;                             </div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;} <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a>;</div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;</div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;</div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2680dc8176b0c933b4a1b77c5dbb64b7"> 8247</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac38d8a98be282d97c4837597a6c02cda"> 8248</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d337242135cdbd812b7da47758fbdb6"> 8249</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0882debd8f2c52d4ab8461b22b6519d9"> 8250</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga97c5d15ae3144492e364744236aa10f7"> 8251</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga88fb29d1cb045a09e851a31c689ef60e"> 8252</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace1227bd2507a7c5df95398e097cb7af"> 8253</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4471e77a5cfda8db1950aac0b204d964"> 8255</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad59af590652e14fd8d4a0d46ce48205a"> 8256</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga558b42c8b256ac9201985ce5c618f642"> 8257</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5a1c05b549b94de9232fbac665b3f584"> 8259</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1638e7faa5063dab6afd34353fde4c89"> 8260</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0204f696872c2e5f92413bb11d0170d1"> 8261</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1113f7bea6e6612fcc04db049d41cd1e"> 8262</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52e0789bf5650788a4ecbed75cd2b3d3"> 8263</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6066d98a54cf4ba19f40a196a0bd3ee0"> 8264</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga84ef48b565c1e3526a3c392b8ce9cf83"> 8265</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7a94bf100cb9654ac28fe9e58b1db42"> 8266</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe5c7cb60072d535d068446606414c5"> 8267</a></span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga591070f161ecf5cf35b0e6927b5e4c77"> 8268</a></span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaeb3cc3491cd77f71150bfa9cce03518"> 8269</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac773b486d570b26d17a7d522016f683a"> 8270</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac"> 8271</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7888d995fd947613eea08bdee534ffc"> 8272</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga08f1bbd905640d81967f9fb6d4ed8ec8"> 8273</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac6beea8a7bad0b0fc3c3535f629fcf3a"> 8274</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8d243e5b3a3ece12bdeca818bacb15ee"> 8276</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94f62ff8a45a08ae54b40da725fb245b"> 8277</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga279868a42acca3c1eeba8c53bb94b208"> 8278</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa163993d547a96c2ea002ff52e6b0971"> 8279</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga181a8e8fd0f780d45f1bff7c76836fe5"> 8280</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c"> 8281</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ac02e42b689641339aadf50ba868492"> 8282</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga249d6d4f12178dac9cb19afecf1b165c"> 8283</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga646831f578232754b613c506d70eb282"> 8284</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaccb0ebb3f9bca9de659c4935cd895b06"> 8285</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2cb31ebff38bb70191a8852eb0216aa"> 8286</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga586c552161616eeaf685b689dde5543a"> 8287</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga74dd6677d7d42454ae44951e847f13bc"> 8288</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65e55db1b4ca8940fee39d77256fbcaf"> 8289</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0b4f935e44fda4076d7c8964c9d1e409"> 8290</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa216636f49f8f34524a376362792be1c"> 8291</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4116bba67a2cf49c9623e62e3b499ee3"> 8293</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga79ce3db2e0a8eaa687b01942adf36468"> 8294</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83b62a5246fdb7f0aaaffb92074c9e0f"> 8295</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2795a7498ce3e3d09703c4cec6378531"> 8296</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadfaa4f856facd373c0441b6e89bd87ba"> 8297</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b2eb195cce2f086cd1b0c136eced375"> 8298</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac8102fb901477551dcc8505b3afb5272"> 8299</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga34422d4914b457201229c9e14c74ced6"> 8300</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1b555f14295616d01152013fe7704b9"> 8301</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3efb8b468c18b3060dfc91b94256f82"> 8302</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab62f7e1b8548b5bbe5686f31c4beae61"> 8303</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga346046d0c13d06cc9c382967d1efc56e"> 8304</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8a78686c3c82eeb352b85f0699361558"> 8305</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga400fc3dbecf13c75447bbc006c49bdbc"> 8306</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa7d30e83d1a7d0a544393186508a667e"> 8307</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c"> 8308</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa16c5c48ff5ecf080e485880145828c0"> 8310</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1"> 8311</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga537e0b2cc3f4eb0056498ff63641bc3b"> 8312</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga192cec151a02a4a29e46b3c061127434"> 8313</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2b333a78ce968eece87bcecd87a8673"> 8314</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6b19eb1eefbef73859cc6eec77d863e4"> 8315</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac04113c9c307f88a4e51db472d274eee"> 8316</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9a972894e69ee588eab48c8436be9fde"> 8317</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga80b6af8d528290157cd93b8e33402e9e"> 8318</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9f9f846534bbefdb7c7b88a66d29fc"> 8319</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga864a0b6ff26ed84f04d0b2f36a30468a"> 8320</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        0x20u</span></div><div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf1e853675fb82a43501d259573de5eca"> 8321</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5</span></div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga17b9dd16869c5185f2be9c1394fcede5"> 8322</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5a85582d800238efb298c45e578a83e"> 8323</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga874d96e3755d584279e6f058522c2c4a"> 8324</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42b99a34daa824eb7a8c8dd635ee4a4f"> 8325</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf1ad2301848b5812b84658d02cc2006"> 8327</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad14f9faaee56b818a04794694960fa6a"> 8328</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf165d0ae5fd464a2ec367e29d1dedcb2"> 8329</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac08e14a1c915cfa377176fc6d491e38d"> 8330</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1e485aea10f0176919ae060d0ee1d709"> 8331</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae70ab8b995df889314915948d51ae783"> 8332</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga85999d87eca30c526580b0d060f2aff5"> 8333</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e65d9370ba1e2d05042db7ed72e599b"> 8334</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c9c90706e66f4bfa8fb53dd0407e579"> 8335</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga99b840aeb5c25012354a1cd40ec35de7"> 8336</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae9909f5ed584e6647deec86775f025e7"> 8337</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd8df440afc872879f09780112122e6a"> 8338</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaec915ed2882cf21feb385399e44b5a9b"> 8339</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga98e310521d3edf56770be85701a65142"> 8340</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae17bda6e18ad786d2cedf0105976d9dc"> 8341</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab1799b4eb595a66cc5995e206e001f78"> 8342</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabb8507803e62ff2f8cc3a3c7f9fc43c2"> 8344</a></span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           0xFFu</span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga045cb82177942d68eb711a61ee412768"> 8345</a></span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          0</span></div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga39c00eb3f36315de588767113f3133cd"> 8346</a></span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK)</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa4fe1e60d0ca635fd633af77c3b63998"> 8348</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         0xFFu</span></div><div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga878daa0e87ec3da2299c223b6b234976"> 8349</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_SHIFT                        0</span></div><div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6602fd7e07866385c7cd1ad2784fe334"> 8350</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA1_MA_SHIFT))&amp;UART_MA1_MA_MASK)</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga700f51ab869350daee42b8ae9c655ffd"> 8352</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         0xFFu</span></div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1ecfe245065ed459b087fc0d629b3f07"> 8353</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_SHIFT                        0</span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf2427a2534075e01475f46219e742b00"> 8354</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA2_MA_SHIFT))&amp;UART_MA2_MA_MASK)</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2f0ab4e5358add87747c744f8ba324fb"> 8356</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        0x1Fu</span></div><div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae8cac47de1cbd8f8bd2cb10133e4f603"> 8357</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0</span></div><div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6f2c51a18bd4fe60b12fc2e68a18988b"> 8358</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK)</span></div><div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9d5093d6aec7bd4c3f418ee54f8801"> 8359</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         0x20u</span></div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd4cf70aa0988a96e3744eae7a0f036d"> 8360</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        5</span></div><div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1c8fa0730a887b5d4d43f426b27c955"> 8361</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       0x40u</span></div><div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5ec71022d0264fefd4c63118d90adbb2"> 8362</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6</span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa345d5da303c56b2881394dc0e003337"> 8363</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       0x80u</span></div><div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga28655a6deae1adc48798c91db8ce24e1"> 8364</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaef3503f3521ec37397d2d19e7da7bd58"> 8366</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab95d268a11167ac6ab4cf41332bf5aa6"> 8367</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga593bf2d9f1d2a222d8cbde7b88aba833"> 8368</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf4f03768249772994b3082c369698e7"> 8369</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="comment">/* ED Bit Fields */</span></div><div class="line"><a name="l08371"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad2d9046649263c73bfa0e64091c82d45"> 8371</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     0x40u</span></div><div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaed5785f9e519dfa7936d82f4fedb8a83"> 8372</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6</span></div><div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5ab58923c23cde1672fc9ae19053696"> 8373</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_MASK                       0x80u</span></div><div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab366fc1267a46213bc540e93c2603a6c"> 8374</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="comment">/* MODEM Bit Fields */</span></div><div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga00c7ea6d89eec98c2f6cc98651712c00"> 8376</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   0x1u</span></div><div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafa34ecab8ca4ea8d72e3c42d846ce96d"> 8377</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0</span></div><div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabcfa3a03c9114f74c35bb22c13261c1b"> 8378</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   0x2u</span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadc29d3e7148a1f7a895a1db6442cc5b8"> 8379</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1</span></div><div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83617aa9166494f2dbed5da69b5ae0ef"> 8380</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 0x4u</span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b069f2bfe05099b3fdb47e872c6b2e6"> 8381</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2</span></div><div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaceb719e6bb4624e1b8a5a922bd594778"> 8382</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   0x8u</span></div><div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe55b53dd5c048084d8c9341e522d90"> 8383</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="comment">/* IR Bit Fields */</span></div><div class="line"><a name="l08385"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga635e77629e602b47032f8d35dda0f442"> 8385</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         0x3u</span></div><div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafc08f087483347c37c3051f6c86d2beb"> 8386</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_SHIFT                        0</span></div><div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c51f9fcc539b3d1c55ede0ca356e506"> 8387</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK)</span></div><div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafb25f2545b505763066c9f30ff7447f0"> 8388</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_MASK                        0x4u</span></div><div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga674f392636537dcd6dd92309bead60b9"> 8389</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_SHIFT                       2</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="comment">/* PFIFO Bit Fields */</span></div><div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf6314eec454a532d9baf2eff4ea61204"> 8391</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               0x7u</span></div><div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae4811b6796cb32adc0f9d172e9748e75"> 8392</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0</span></div><div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae66abbd658a1f8eb533f5b5eee9e5c98"> 8393</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK)</span></div><div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga307298b76c15ac932486f994b3afc1b2"> 8394</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     0x8u</span></div><div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae2a3c9994dc6da5a2955ac8c274bdaaf"> 8395</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3</span></div><div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga61eb610888ac018061d20a755264292a"> 8396</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               0x70u</span></div><div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa0377f9b585a07f11f887a7d2c8133c8"> 8397</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4</span></div><div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4c13afc31f45e633d2dc02707b332d11"> 8398</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK)</span></div><div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabd2ffab4f7a98fcfc64dcd37db1b289b"> 8399</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     0x80u</span></div><div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf418bafa3c46ece2f82d0c831e8aea47"> 8400</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="comment">/* CFIFO Bit Fields */</span></div><div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42bfb17cbfc685358f621e71f35225af"> 8402</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    0x1u</span></div><div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9d089a8ed91922d0da34a362a29a2bd5"> 8403</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0</span></div><div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac0d4e861e21453eecfc55ae37c97262d"> 8404</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    0x2u</span></div><div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga10885c0219ee82009a9041c1018e205c"> 8405</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1</span></div><div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga220d54d00fd7f64a3c31a9b593e4ffed"> 8406</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  0x40u</span></div><div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2254c7b026117f42b36539b526aca46"> 8407</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6</span></div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga026f6169c18280c4dd4fb93d5b3bf400"> 8408</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  0x80u</span></div><div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaebc78a602339988f0960140aeeca4d93"> 8409</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment">/* SFIFO Bit Fields */</span></div><div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga05a2524e2dabd91dddf527a472744bab"> 8411</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     0x1u</span></div><div class="line"><a name="l08412"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c82c75944a1162ef6db65575b3e9c0d"> 8412</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0</span></div><div class="line"><a name="l08413"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53e9575053054705318b25e04c5b0f62"> 8413</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     0x2u</span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8bcebdd37ab0f89f58d3533577756444"> 8414</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1</span></div><div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga672339d2930ef7864126ea9938d2c18d"> 8415</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   0x40u</span></div><div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga437bd92a0e905d88bf92615135b0672f"> 8416</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6</span></div><div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga50a1813a0e695d319434adaa157a4c3a"> 8417</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   0x80u</span></div><div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1856b521baf09271f8085380ef6e1cc5"> 8418</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="comment">/* TWFIFO Bit Fields */</span></div><div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d1d724beef4708553a5066491ebf32e"> 8420</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga55b227e0cf4669aec87ec3fb3bb494c8"> 8421</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0</span></div><div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaefe25e2834c190a10976bb2a2c0708db"> 8422</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK)</span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="comment">/* TCFIFO Bit Fields */</span></div><div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab3c6a27ca034de86ac2aa4f5c55781f2"> 8424</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaae504c1c6564913b0daeaf835defa8aa"> 8425</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0</span></div><div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad083a41f9d63f7351e3b8e7507ad42f5"> 8426</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK)</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="comment">/* RWFIFO Bit Fields */</span></div><div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cd69bba6b852fbd438b8b4b1ab1372"> 8428</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76a2717965f398da28aadbbebfafa2c8"> 8429</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0</span></div><div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76c4f184df06a869746af551b84e5105"> 8430</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK)</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="comment">/* RCFIFO Bit Fields */</span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad56c1815bb877b0a82dcabc58b780b54"> 8432</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf167fbdec63bf8287e0c1fa12ad7f39f"> 8433</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0</span></div><div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab386960a2ffd4a878651b2b8072c2756"> 8434</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK)</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="comment">/* C7816 Bit Fields */</span></div><div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae34238a46464deaac39303c8b11431a2"> 8436</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                0x1u</span></div><div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaee54546d1f78919cbcae5b7a5ec44f17"> 8437</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0</span></div><div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c2601e69d81abd9d74da1eedefe0073"> 8438</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    0x2u</span></div><div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53eb4e563ed15c4c1e73d1fd15a77b2e"> 8439</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1</span></div><div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52afeea9fbaec9489c45792a907b195b"> 8440</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     0x4u</span></div><div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7fe58f80db753fac78feefc4ab257d0d"> 8441</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2</span></div><div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d492736d5d2ffba794d54fa0d6b8d92"> 8442</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    0x8u</span></div><div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae5c391d165239e4ed2d80e7ac31a0232"> 8443</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3</span></div><div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga031dcabb12ed66e1a74a735e962c0418"> 8444</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    0x10u</span></div><div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga969b1c4c1e85e7745b73b993b93b4c6f"> 8445</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="comment">/* IE7816 Bit Fields */</span></div><div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad8d954bf21c5ed93f49c9418f0b1bc5e"> 8447</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    0x1u</span></div><div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0df3e70bd53348388872ae57a8f7f156"> 8448</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0</span></div><div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5968d2ee914444772fe2e6fa65ca848b"> 8449</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    0x2u</span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad0266a63ef5e0bb5dfaa2c87c2a1639e"> 8450</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1</span></div><div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga64b8f696aa038e3a27d743e024632e7d"> 8451</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    0x4u</span></div><div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92681ae737e84944e46e525a831303b9"> 8452</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2</span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e0fc67109bbfda4ecffbb29a7bdcac7"> 8453</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  0x10u</span></div><div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92e0d4cc206532c7e058e7b0eae64492"> 8454</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4</span></div><div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1c4d8cb11c43f38d1d2254ae85517aa0"> 8455</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    0x20u</span></div><div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9836d1c354b24274e92d300009b0b416"> 8456</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5</span></div><div class="line"><a name="l08457"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9722a9d0abe861759ebfce9a874790d7"> 8457</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    0x40u</span></div><div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae0328d827cea2e36c9e0f47a2dd8254d"> 8458</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6</span></div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65824b38972042fd8ddaa1b7a5b7cf98"> 8459</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     0x80u</span></div><div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3"> 8460</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="comment">/* IS7816 Bit Fields */</span></div><div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga70556c9c160817cdae5da7b0e96d755e"> 8462</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     0x1u</span></div><div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga189a4242177b8a2ebe2cd216a1fdfb41"> 8463</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0</span></div><div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae05e13012c95c5f0ebc11ec8a0d474c6"> 8464</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     0x2u</span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga460ed2c07230c4c0de6ae3701a1f84f1"> 8465</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1</span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga863b3dbfbf807a29466c8acf12054673"> 8466</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     0x4u</span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga522eab69113bfd36e6f58835baa045a8"> 8467</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2</span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga48d3ed5c444bdfed8d0baa49bd44d1c2"> 8468</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   0x10u</span></div><div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf36d718f5eb5c052b7670168d8b429b1"> 8469</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4</span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2edbcc850e211bdeadca83910170e5a"> 8470</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     0x20u</span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab670b08a2ab5d4631892ca58eb447284"> 8471</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5</span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae20bf90aa36595094749fe075ce5cf0e"> 8472</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     0x40u</span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad6a4add4b3460d31343487ae64ee43c9"> 8473</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6</span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8f453ccf4624330f7b4e850238b029e3"> 8474</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      0x80u</span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d7a1e1c191f1d8114ccef43b758ebfd"> 8475</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="comment">/* WP7816_T_TYPE0 Bit Fields */</span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga286b20da1c2d027adb43e13a29d0148b"> 8477</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK              0xFFu</span></div><div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2abd3cac45b65c8608d7acb2c985f56e"> 8478</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT             0</span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1d1dbaccc030f4bb7c78161c422cfd6c"> 8479</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)                (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE0_WI_SHIFT))&amp;UART_WP7816_T_TYPE0_WI_MASK)</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="comment">/* WP7816_T_TYPE1 Bit Fields */</span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadb34493e13585c4acf5c3fba81e0e03f"> 8481</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK             0xFu</span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga23a788a5415cebd78a364d0578ee9b7c"> 8482</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT            0</span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga494a1fd499433faa3dc6301dc82f2106"> 8483</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE1_BWI_SHIFT))&amp;UART_WP7816_T_TYPE1_BWI_MASK)</span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac187226c5d0a1c13888f04cb6fd837b1"> 8484</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK             0xF0u</span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad9cb85843e4cabc17e896f27901df941"> 8485</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT            4</span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5326ca16b01f2260770c19cedaef87eb"> 8486</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE1_CWI_SHIFT))&amp;UART_WP7816_T_TYPE1_CWI_MASK)</span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="comment">/* WN7816 Bit Fields */</span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2ca85f017d51ef94ac685ce60d365795"> 8488</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     0xFFu</span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab7deaf09ea769ec9cb28b66bfc90d141"> 8489</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0</span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace5f01806058a7519f09ca698a48dedd"> 8490</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK)</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="comment">/* WF7816 Bit Fields */</span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafe82535b1014fd5cc4cfd50169d743ac"> 8492</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    0xFFu</span></div><div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga721ba0567ed0305bffa0ee30353aa2c8"> 8493</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0</span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1deec30c17d2cc28d8db76346756785f"> 8494</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK)</span></div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="comment">/* ET7816 Bit Fields */</span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9ef739359fd7d60427900938502e5100"> 8496</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             0xFu</span></div><div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacd8498adcff369769fb56dde33ce7465"> 8497</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0</span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga497482306b260f45732d82ac5503aba4"> 8498</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK)</span></div><div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c3c5365dc3ba6ac54a4bd4330ff60cf"> 8499</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             0xF0u</span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga427963f9e067b0856aa8830cae622291"> 8500</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4</span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0f26cca6a1f58b4b08ff7b471d66881d"> 8501</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK)</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="comment">/* TL7816 Bit Fields */</span></div><div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga000fb6043015c4cb478d32febfb4a913"> 8503</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    0xFFu</span></div><div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaafcee96c5728fbbbc56c3b2ea55bd753"> 8504</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0</span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf537ccbe6ddd913ae8f3a988393519e4"> 8505</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;</div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;</div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba"> 8514</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;</div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2"> 8516</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART_Type *)UART0_BASE)</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;</div><div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46"> 8518</a></span>&#160;<span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;</div><div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 8520</a></span>&#160;<span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;</div><div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421"> 8522</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;</div><div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 8524</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;</div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34"> 8526</a></span>&#160;<span class="preprocessor">#define UART3_BASE                               (0x4006D000u)</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;</div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec"> 8528</a></span>&#160;<span class="preprocessor">#define UART3                                    ((UART_Type *)UART3_BASE)</span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;</div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467"> 8530</a></span>&#160;<span class="preprocessor">#define UART4_BASE                               (0x400EA000u)</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;</div><div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800"> 8532</a></span>&#160;<span class="preprocessor">#define UART4                                    ((UART_Type *)UART4_BASE)</span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;</div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a"> 8534</a></span>&#160;<span class="preprocessor">#define UART5_BASE                               (0x400EB000u)</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;</div><div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe"> 8536</a></span>&#160;<span class="preprocessor">#define UART5                                    ((UART_Type *)UART5_BASE)</span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160; <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;</div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;</div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;</div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t PERID;                              </div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;       uint8_t RESERVED_0[3];</div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t IDCOMP;                             </div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;       uint8_t RESERVED_1[3];</div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t REV;                                </div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;       uint8_t RESERVED_2[3];</div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ADDINFO;                            </div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;       uint8_t RESERVED_3[3];</div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGISTAT;                           </div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;       uint8_t RESERVED_4[3];</div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGICR;                             </div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;       uint8_t RESERVED_5[3];</div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGSTAT;                            </div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;       uint8_t RESERVED_6[3];</div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGCTL;                             </div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;       uint8_t RESERVED_7[99];</div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ISTAT;                              </div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;       uint8_t RESERVED_8[3];</div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t INTEN;                              </div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;       uint8_t RESERVED_9[3];</div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERRSTAT;                            </div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;       uint8_t RESERVED_10[3];</div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERREN;                              </div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;       uint8_t RESERVED_11[3];</div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t STAT;                               </div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;       uint8_t RESERVED_12[3];</div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTL;                                </div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;       uint8_t RESERVED_13[3];</div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a>;                               </div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;       uint8_t RESERVED_14[3];</div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE1;                           </div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;       uint8_t RESERVED_15[3];</div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUML;                            </div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;       uint8_t RESERVED_16[3];</div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUMH;                            </div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;       uint8_t RESERVED_17[3];</div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TOKEN;                              </div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;       uint8_t RESERVED_18[3];</div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SOFTHLD;                            </div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;       uint8_t RESERVED_19[3];</div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE2;                           </div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;       uint8_t RESERVED_20[3];</div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE3;                           </div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;       uint8_t RESERVED_21[11];</div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ENDPT;                              </div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;         uint8_t RESERVED_0[3];</div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBCTRL;                            </div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;       uint8_t RESERVED_22[3];</div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t OBSERVE;                            </div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;       uint8_t RESERVED_23[3];</div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CONTROL;                            </div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;       uint8_t RESERVED_24[3];</div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBTRC0;                            </div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;} <a class="code" href="struct_u_s_b___type.html">USB_Type</a>;</div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;</div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;</div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5"> 8621</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15b2af97cadcb108b2489e2d29e8957e"> 8622</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad306299b648ed1827f0b4a6ad1c81c1d"> 8623</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga91e5cef0c6203ea503c01ecb0f392819"> 8625</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabb5fe5f72dcf289ba2d624ed18f8f07a"> 8626</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga00f75febd050c5d7be60f755cc502eae"> 8627</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga72a356a066674e41e3827b0ccb931e71"> 8629</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab058ebe4be52454e46ef15ce015ac5fd"> 8630</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30e7698a3bfac84ce89aee7d2d0498f4"> 8631</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb7c792034c73c4861bc8fba6ff4314f"> 8633</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad256dcdfe8443877169b69dbcc8a041e"> 8634</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa578584bfaf89e26213e6ba12e5f4b0e"> 8635</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3332243caa9e2f9cfc49b031ac54cbda"> 8636</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0ab998135e9b4c5e89fa598b54bf96a3"> 8637</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4aed6ee50bdd46063aa551dfb6e91d80"> 8639</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0b762b08ffd3b747e2d0ad17b5f1641a"> 8640</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafa204dddd4f034a5085b4599642689d7"> 8641</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad18c5869e529e7edbe3251ee5e3ff33f"> 8642</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga859962123dc28f346bafc99263efb811"> 8643</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcccd593607e1118c8283f20c69d7512"> 8644</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f"> 8645</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb"> 8646</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa59b13f2f60173eaf2844dd089a6b31a"> 8647</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga561173eac45ee89d7447416da7747ec2"> 8648</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga853101783769b0e8f1c68dc63ed5dbbc"> 8649</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac273f68643eb40324f598cb4a275b87b"> 8650</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7754d512762167f81175b40ed5243050"> 8652</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9ca8070fe9426a83bc59be69471edd3"> 8653</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1"> 8654</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6d45208ed6411e439be457224176789"> 8655</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga35e32e6ed718719eb90a5aa7b8af10f3"> 8656</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6f1a0dd83404b56be4be006b113f68d8"> 8657</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9d12e9bdf0d60b52ea0b99c668630af"> 8658</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1824eae0010a884c2b3bd425cfa2b389"> 8659</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac68531fd32d53520e1d1ccdd4cfae9ec"> 8660</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga29ccacd7b79d6d2df3b8743ccd1c467f"> 8661</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa13997b88383cb1aec6f042ecdb94399"> 8662</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga36d7ef200033a393e023ab06808f7129"> 8663</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad4e0319a6f42042472b52c8d1ec1c77"> 8665</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga66258b09ad8ec5462b8594ce5ac7384c"> 8666</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcc7c3e58301a6abc07915a5deb92d39"> 8667</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6eb987e49a137057c02e8f2b26e61724"> 8668</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9158e279053f0f684c33cba2ec1e68ee"> 8669</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69ae55ac7a03104ed013c34efa24ef43"> 8670</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga217f22f350652ae8ad2502c2baf8440b"> 8671</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34e5a04fe2a6546a9b22a40dc1f7c543"> 8672</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf29778bce4dce2841774778e5c566bf5"> 8673</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaac9cb5de36e29af8366533e2c05c31ac"> 8674</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab1f78fae0de86d5ced423f41f9d6b098"> 8675</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4f674a8a6d13daeb25950cb78cfa625c"> 8676</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6cdb9b59615dfc774914e37d44f17e3a"> 8678</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga45ccee22440e024d6e6096d5607372f6"> 8679</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga929467feea7b1506c205dd78112a8a98"> 8680</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11854093d47631b4f11f0c50bf7a063f"> 8681</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6a988a0338aa5fcd511f9644b2375eb"> 8682</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga94318731712f5399af57fefe46ac8cec"> 8683</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga58ba9522df4e9a18c7efa0472837c30c"> 8684</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga898efaea515cbbb64826b7685082665f"> 8685</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaacafc35a1c208555b284f9f086708686"> 8687</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad463e743b6bdd9589a499bf654703da0"> 8688</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaef490eac989ee78a88372bcbf3b029c6"> 8689</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa4afff6c8a78b6b44f3e314dd4746892"> 8690</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab45774502290aab38038a19110e8558b"> 8691</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae58407103a8cebfc9c4a8e8c7f08fddb"> 8692</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga12db7650592f7e48ae702b71d1728c98"> 8693</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga55bb01da118027c84423bfcb317eabb5"> 8694</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga008ba082c8646490852ad753ebcf4e62"> 8695</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga724873614965bae7c2d6c45aa4731f70"> 8696</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga072350db0370ccd930e192c850ef52d9"> 8697</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf654883244211ef077839ab67084069"> 8698</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad79229bb3a2c9199b50a86a8f4c49fa"> 8699</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7820c4cabf21bbbab066e4db9f2bb4b1"> 8700</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab3ce766c4d9a80eaddf42589789ab2d"> 8701</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga02df98ee1c82991ef063f89d4ef6ce2b"> 8702</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38"> 8704</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf3b53207fe24da42d123d8e94494b72f"> 8705</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf660b76755baff6ed122be3eba21723b"> 8706</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38c74121b3660065935c4f639f987b3c"> 8707</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6398aff7e3278bea66900a35b616563f"> 8708</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d9738dcc6d852ffd09dbac5e8058431"> 8709</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga59b367a1e2496ad06deee9d86001aa7d"> 8710</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e0c8229886bcca7e35bee00cd90d236"> 8711</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac2cf7613141a7333e152b43e42e6ee53"> 8712</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8e3c25dd5e743c21fc277d45640d5a5e"> 8713</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9bcc213c102e47e0700cd463b9198470"> 8714</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49c43d3fce5392a3d68780ebd02cb5df"> 8715</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada08eb0b0c86565a19f43a0c9fbf293b"> 8716</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2dcfada22ae8ed86992f14be6ab3f070"> 8717</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18443f2f26840b47e4b4088d25f51c68"> 8718</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8b0e5912467cf86c8a2fcc3c1e98e24"> 8719</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf359cce923ca198235ecef76b5cc789"> 8721</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352"> 8722</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga400a9d616bd8457e1003d62d62660b5a"> 8723</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga42e986ec54195657a22043422895c708"> 8724</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9682448ca13abab007c9438e811610c"> 8725</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf0bd8a085cd33bc98cf89d6ea726be46"> 8726</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf2aaf7552c127da34a4252936afe561a"> 8727</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae26a3aed245ac0546edc65afaa2c5542"> 8728</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga64f9bd307b556ecbd454571aa2d1b4c8"> 8729</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa6f963350f684e982457839f7bc842e5"> 8730</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3941bf3fbbca724b3b26a09bb2432581"> 8731</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e3f280874ee203f1f801206ab4254be"> 8732</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9cfa1a07c56005e5d545ecf363c4e916"> 8733</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4827905bfe176b3ba2992ce3ff9a4575"> 8734</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga971e0d8939196ec3990a73b4db4030ad"> 8736</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga47a2a895b1b94a32aa482d11173e2fb9"> 8737</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafab72bb1aedf0d529c720a25d6ee93da"> 8738</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafc8288624f2373be283f408a290f3daf"> 8739</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae216c42729f6b3d992001136744fe341"> 8740</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d910c7016807387969de45f0ac3e2d6"> 8741</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4077d6e25312cdf05ef982907720c2f6"> 8742</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga25ff64c64f5871c1c278c5639d862ba7"> 8743</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3e02cf7d8b6fce5077848051a320c609"> 8744</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6df540868c71ce6e3c7b8737a048c2aa"> 8745</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae1e237556956a0eb5e669aadded213b8"> 8746</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8b75afb2fa004a75b39023e38db4e784"> 8747</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga806a809f05df66a7669733c599646f7f"> 8748</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5e760a100c4f43ecfd71952a5f393d77"> 8749</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49caa3c5b36fc89eadadd60cdf331643"> 8751</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15f3e2fa671ea1a59e0b24a9697faf8a"> 8752</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab953f904ef3a2b838a922ebdf69cf140"> 8753</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5173e8423017932d90919ddb18f918bd"> 8754</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad8a184e838de511e23aa32011fc9f0b6"> 8755</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5d85a4b028002bc9ce0f1650111cd49a"> 8756</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0302fe6637ae59174d7702947430dbba"> 8757</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa406be72ac0b31143d3a3bc357af334b"> 8759</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga674ca18da1675b8ae48c65ca4203da36"> 8760</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga70907cc5c00bad68669ef02ec1332bfc"> 8761</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e2ea6a3166748c567d22a767c69f98d"> 8762</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4e385fa5cf2157ef30a39c1c2b766cd3"> 8763</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab8354dafb3b0cb438770fe60ffec4714"> 8764</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaddf09c4e93070675c5c93c711518250c"> 8765</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga87a32a06006794e2dd638fd2bb2eb788"> 8766</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e3734900ace59f3dedf7a8f246721d7"> 8767</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac709cb60252fd6ab2775785ffc2953e6"> 8768</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa2e78edccdce1268888d45bc4d81cfe1"> 8769</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac6b9a4253ee9f3740d0c7b2692a44e8e"> 8770</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac4c2c3ef09a72faaab7151297e8dfbe7"> 8771</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa3a02fa6ec226d10d54353456d44fa88"> 8772</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3a56395d81066c161d523479ed340907"> 8773</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad553773ca9a02b344ab10269c999d143"> 8774</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ccfd8bde2bb3831d13280315df4501c"> 8776</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57c7c394504da946dae75d5b20a2f297"> 8777</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad42e50014eedee91315521b19199ef39"> 8778</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga695e1ebe159d45ecd94fe40627ac121e"> 8779</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c81adb1ac1c658006ea0ebfd4644634"> 8780</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l08782"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd2b27fefcff6f79e930e76d2a1a7b26"> 8782</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l08783"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga50c84ff08884c9825cf6c513f11aabe4"> 8783</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab031dcfd0867133f1d23dd92ef695ad"> 8784</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga197f6ef10431b69cb9b84fe7241a318a"> 8786</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga723c2de82420db0c349049ad6f66ad14"> 8787</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadd68274e4e3aa3763c3a5c36737188ff"> 8788</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga436241a677d27ecae3001b228b51f536"> 8790</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb18c63687d37e245a79d7e7551823a3"> 8791</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafe9face0ec6a617199ad76945c034da8"> 8792</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84"> 8794</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08c6b329c95f8ac5a39eecfbd347cce2"> 8795</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ac5c83cc884b69828af1c56818e46ab"> 8796</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8880174ec35cfb684d2bcc6e0d5a52bc"> 8797</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae410fcf426d2212be6468703734f6ed9"> 8798</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga74fd206a0132343b30c41a2184f18ea0"> 8799</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab71f8a7be8b025453facbce8d45b7bcc"> 8801</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf4b663b6276ba642abfdedf79fac92c6"> 8802</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6a373b5dfe5c4aa910fd120cc169a4b9"> 8803</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69407c90a73a26bc60f3f9b75e4bd7c0"> 8805</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae67d0252b1559f854264f0fe52ff6fb5"> 8806</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1b7b12b3e6686e4b15b1cfa072a805eb"> 8807</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9081479345a744c85a74643600921b64"> 8809</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9850caac94013a6e84f9af9cbe0e0827"> 8810</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1576cadd83c016ae56239b96238ffeb8"> 8811</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9266b40af26177a6659041e0229e76e7"> 8813</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga477c6b1ea91137b6ebd65d0574a7b611"> 8814</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57a65ef14a5d868dcd964177fe6daad2"> 8815</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38af6f0d87e04be4f9f19cca981765cb"> 8816</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d498f31497071c5ff6ad30e89b7c26e"> 8817</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad281aa3cd601a2a93f60e0145dd8e564"> 8818</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga80f33455bd11aa0be5cd5d876ab48228"> 8819</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaeba041e492aca9bfbdbc90584e00cba9"> 8820</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga07f43f2be7e974a763e86087f47e14d6"> 8821</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0607b1ed419fd16c0c3635042ff33fd4"> 8822</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga116b045c1163bccc05a270beb6ee2f3d"> 8823</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d07ae7b5369ee4cbfa19194ebc2e143"> 8824</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34644591d90c80611273ef5561529c34"> 8825</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d502bcb3115f9bc7918b5fc67d42337"> 8826</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7fb8345a32022ec5df5129278d1aed30"> 8828</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed"> 8829</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac65859ca12bfe997afc67545c8b1a052"> 8830</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44772d68648a57e6341ceec7fd5268f3"> 8831</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga796850497f75cc88772d3826d1196a43"> 8833</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga044fcfc292ba6db33ec4e847a6510440"> 8834</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8368ad607c0f5a0ab499734e26f36aad"> 8835</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaba84f8caae5d942588bd678bbc2ad267"> 8836</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga04f8b1d77478cb027a79323cef482965"> 8837</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08ff5b00473fda9eb458f3457490eb15"> 8838</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga764d9d972859eeded5e092a77eb4de79"> 8840</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5bae9683a5ae7c48617b8d24a35786ce"> 8841</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9c943cc95fdf52fa40311292f2801518"> 8843</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga48af1176ed5d811c299eb123f934425d"> 8844</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e2f3b4bb79885ed92d75c9f86d42e23"> 8845</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga986ea3386acad15ab845a8c5d9644c9e"> 8846</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf236b1fdfa7f7dab54961c74538dfb75"> 8847</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4b62f293769f60cae99319d6bb1299e8"> 8848</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3b307f8358be6942775121b6a92243ab"> 8849</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab20fcb9276a34cbbd33ac0364c419f13"> 8850</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;</div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;</div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaa47acf4992407a85e79d911ca1055d17"> 8859</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;</div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaea56c015ce8ad0cc88464060fde6d87c"> 8861</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160; <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;</div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;</div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="comment">   -- USBDCD Peripheral Access Layer</span></div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;</div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONTROL;                           </div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLOCK;                             </div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STATUS;                            </div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a>;                            </div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a>;                            </div><div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaca904d0e4ebb6d643c349f7f05613995">TIMER2</a>;                            </div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;} <a class="code" href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a>;</div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;</div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="comment">   -- USBDCD Register Masks</span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;</div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga23b5eadab7d4201af1198723a3b93ae5"> 8898</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 0x1u</span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a96149273b083d48c5917e9b915b92f"> 8899</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0</span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gabedad7b2fec7990f45af8add013a19c7"> 8900</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   0x100u</span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga576f9434f9947991055f40c1ab3a38c1"> 8901</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8</span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga44f183d0863aeac1154727de57ee6fb6"> 8902</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   0x10000u</span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga33f53d29349cc16bb002486da4472ece"> 8903</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16</span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga02bb74c9b2d9fd907d02b72ec4f2dc0c"> 8904</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_MASK                0x1000000u</span></div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8a353cada7464a5898998c45b2caabb5"> 8905</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24</span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7455215193ec55d79026af2e09a7523f"> 8906</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   0x2000000u</span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga122056290d48016111c0a5e3cb8b63c4"> 8907</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25</span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="comment">/* CLOCK Bit Fields */</span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7c8eace6dde39098426fe04c6b32bf92"> 8909</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             0x1u</span></div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gae3126a9608c08fe560b91f7b742bb98a"> 8910</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0</span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf53eaecf9a4de0251c8906350ac989ae"> 8911</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            0xFFCu</span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1667808247c5b8355c58b93a4e80c8a"> 8912</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2</span></div><div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gadaafc909e148543c71cfd927b757be98"> 8913</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1c55980f5e31bfe02a2f4bc3bcf753d"> 8915</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               0x30000u</span></div><div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4d1d707ac9f9afb0b114a4032951971d"> 8916</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16</span></div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaeec86c1cd7a042be608295688f38d243"> 8917</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK)</span></div><div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad49d469540afee62a5a62a5419d89cf2"> 8918</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              0xC0000u</span></div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8e3d04ac9b5b6195f765f29f82264376"> 8919</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18</span></div><div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa4db555b4aa4832902a32703f86116ea"> 8920</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK)</span></div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa0a0297c32e8af91d40e8cba8ffe8d1e"> 8921</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   0x100000u</span></div><div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gac82e47386e1af144b9e4d579bacfca50"> 8922</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20</span></div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga69616f9e6fd32921dee0543a3cfde633"> 8923</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    0x200000u</span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2b59871476643f7c428868c6ebbcef5a"> 8924</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21</span></div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6127ac2a4e36e01dfe2c939203f8a72f"> 8925</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                0x400000u</span></div><div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga77f2a6e381b526f9d70e13cdf21332a5"> 8926</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22</span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;<span class="comment">/* TIMER0 Bit Fields */</span></div><div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga21cf0206b969eecd876b5b612ca33f9e"> 8928</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              0xFFFu</span></div><div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a35e4b1c280e2a888b8505ab2009370"> 8929</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0</span></div><div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad525be70f6473a29d051b39335f48b0c"> 8930</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK)</span></div><div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2310e6984a2a488e960ca824ddce9ffc"> 8931</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             0x3FF0000u</span></div><div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa7db9a795f782afd4b38408bc23b4b49"> 8932</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16</span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga87e981b43bb55f4fdf60d88f85bc31ad"> 8933</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="comment">/* TIMER1 Bit Fields */</span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga92a3ff207a03a829c52722ee439a6e2a"> 8935</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            0x3FFu</span></div><div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf618094ca6122f71185c4152a74ab1e3"> 8936</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0</span></div><div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1a9a39c864450fac6194594af36b0aaf"> 8937</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa9effc48a7e8a226b8624dc08d85d704"> 8938</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             0x3FF0000u</span></div><div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga5c3ffaffcc961857121e8ecf9692c70c"> 8939</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16</span></div><div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1aa87b0c873931aac928ad346f49729d"> 8940</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="comment">/* TIMER2 Bit Fields */</span></div><div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad18eb9508e92e1ff61f1ebdb431665c6"> 8942</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_MASK              0xFu</span></div><div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gab9400adaabb773fb452040ae6130f0ef"> 8943</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_SHIFT             0</span></div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga931d707d1011dd4d0a0762aa1365d352"> 8944</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_CHECK_DM_MASK)</span></div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga605cbc2c9a476de6aa9f303d8ee8e7da"> 8945</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_MASK           0x3FF0000u</span></div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf40b7173544983b30be78a40456e1ff7"> 8946</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_SHIFT          16</span></div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6fbc8a850a6dcbad1a07f39a4de978ae"> 8947</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_TVDPSRC_CON_MASK)</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160; <span class="comment">/* end of group USBDCD_Register_Masks */</span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;</div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;</div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga56567d124166bfc332eefcbeb3c8bfb7"> 8956</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE                              (0x40035000u)</span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;</div><div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#gacd05c07582eca3f464f8c7436ed56ec1"> 8958</a></span>&#160;<span class="preprocessor">#define USBDCD                                   ((USBDCD_Type *)USBDCD_BASE)</span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160; <span class="comment">/* end of group USBDCD_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;</div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;</div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="comment">   -- VREF Peripheral Access Layer</span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;</div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TRM;                                </div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC;                                 </div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;} <a class="code" href="struct_v_r_e_f___type.html">VREF_Type</a>;</div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;</div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="comment">   -- VREF Register Masks</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;</div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="comment">/* TRM Bit Fields */</span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaf233ddf56401003ec721b808d3910978"> 8990</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       0x3Fu</span></div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7738b4edb18c8c9dcb36d6be564c80e6"> 8991</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      0</span></div><div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7b200f282af693ea614c6bb380a5bfb8"> 8992</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_TRIM_SHIFT))&amp;VREF_TRM_TRIM_MASK)</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7eb8ab4b25ed9f93b23d7199c50e7181"> 8994</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     0x3u</span></div><div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga3130891ca865a042a784a2c3bc7141b0"> 8995</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    0</span></div><div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2bd98e877f61a410c3226d6472365b5e"> 8996</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_MODE_LV_SHIFT))&amp;VREF_SC_MODE_LV_MASK)</span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gadc4f84c737775ee82f350149ade8f5bf"> 8997</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      0x4u</span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga88b36251362ceabbeeb2302dae65000d"> 8998</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     2</span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga1396c56eb73d89394a57b1f83f20c9ea"> 8999</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       0x40u</span></div><div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gacfe64ba6f4a76a4aef274f2fedb95a90"> 9000</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      6</span></div><div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2df8186aa60a77e25e67589bc50ce539"> 9001</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      0x80u</span></div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca5e397ea8b43f55854f4a6b80ec479b"> 9002</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     7</span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160; <span class="comment">/* end of group VREF_Register_Masks */</span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;</div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;</div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4a13ce72546505561e4a780677ec0375"> 9011</a></span>&#160;<span class="preprocessor">#define VREF_BASE                                (0x40074000u)</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;</div><div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2c9e85d22a9ba37ea589b1747af46307"> 9013</a></span>&#160;<span class="preprocessor">#define VREF                                     ((VREF_Type *)VREF_BASE)</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160; <span class="comment">/* end of group VREF_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;</div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;</div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;</div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLH;                           </div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLL;                           </div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALH;                            </div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALL;                            </div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINH;                              </div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINL;                              </div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="mini_8c.html#a339276349015c1cbcd181eb5ec1c07c6">REFRESH</a>;                           </div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="download_8c.html#ac82effb31e82e32254efc8b57251d59e">UNLOCK</a>;                            </div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTH;                           </div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTL;                           </div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RSTCNT;                            </div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PRESC;                             </div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>;</div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;</div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;</div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="comment">/* STCTRLH Bit Fields */</span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ca33884d6a6fed2670ba04150fbff3a"> 9055</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 0x1u</span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7d9c369fd8fe12905d3e4b2d94bfe9be"> 9056</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0</span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf3ab71b185905c077887baa062ad6664"> 9057</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 0x2u</span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa437494e2c4bb2952986b89d4a52f2bf"> 9058</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga64ebb40c66318cac7631c3fd467c846a"> 9059</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               0x4u</span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0b519bf4ae17a11b51878819d4249e00"> 9060</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2</span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga74edc83d2a673f012aeff6410a8be861"> 9061</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  0x8u</span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae0770ee0a74441bd3d2e0d3c291ca4b6"> 9062</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3</span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf524a1ad1f811741b27f29836d6137ee"> 9063</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            0x10u</span></div><div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ae60bccb334321f860b2480d916604"> 9064</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4</span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga837911a61f223e74ea90cca76f08a787"> 9065</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  0x20u</span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9fdcaa733bd0393d4bce730c1d2c90c5"> 9066</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5</span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab78af949041ea10c257c8276c8e2782a"> 9067</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 0x40u</span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga46b2b7b0c6a5938cfa26d96ba332d5d0"> 9068</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6</span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad6e2dd88be51a78f133085bb0df3a5f9"> 9069</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 0x80u</span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad224b313777fd019f8ec46f1791a52b7"> 9070</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7</span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga832d8fae2ced4b5168a7395fb8c48ebd"> 9071</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STNDBYEN_MASK               0x100u</span></div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga18070b045357cfd09941cc6f9cdcc7ef"> 9072</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STNDBYEN_SHIFT              8</span></div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga155c6ba1a6269c937ad8a1e1500686aa"> 9073</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               0x400u</span></div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b923179c1bd41abe9fbab0ee57740c0"> 9074</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10</span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad8ac03c1a9c77ee59f938c243db30a42"> 9075</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                0x800u</span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf41cdd95d386a6b663fa3adea03699e1"> 9076</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11</span></div><div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga20d3012eda5935f73ec4a9e24720fdc2"> 9077</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                0x3000u</span></div><div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f73c2f0d56eac9caafc8a0337f95cc8"> 9078</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12</span></div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13958aa7d857b661998e304c5b3b4ea7"> 9079</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK)</span></div><div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc235bcbd7644d445d3ca5cb682cdc57"> 9080</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            0x4000u</span></div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gabc176648bbc119e959823d20c38d3ece"> 9081</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14</span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="comment">/* STCTRLL Bit Fields */</span></div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga28985249246b9ad12b7f4e50d5d1ee46"> 9083</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 0x8000u</span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga672e303cca0aaea64e48b5e632a2e666"> 9084</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="comment">/* TOVALH Bit Fields */</span></div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b934300a204f2b11fefc7961dc25f55"> 9086</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               0xFFFFu</span></div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6729532c2b047c0d3327ffcf7357825c"> 9087</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0</span></div><div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga10c7007564832595b6bd8de07770a9fa"> 9088</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK)</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="comment">/* TOVALL Bit Fields */</span></div><div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga71c3913b6be99b211a3c3031caf8ac66"> 9090</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                0xFFFFu</span></div><div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga57ba2617b2855cd4b3d1eb0b3c878f52"> 9091</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0</span></div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae42e2ff7aef835ab2b6fa0d6f7a33476"> 9092</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK)</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="comment">/* WINH Bit Fields */</span></div><div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6efef6fddbc8b8600a8dee5a24659068"> 9094</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   0xFFFFu</span></div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga362e7a13b632027b940135991c9d169b"> 9095</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0</span></div><div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf5dc50c489d2700bf95ffdfa849f9e24"> 9096</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK)</span></div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="comment">/* WINL Bit Fields */</span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc36bfdccd5e9c14d063a5b36b6a3f6a"> 9098</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    0xFFFFu</span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7f2baf848e4bfe9b0143d073467d1c1a"> 9099</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0</span></div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab55f3f4203f758c69ed8ab7e41db69fd"> 9100</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK)</span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="comment">/* REFRESH Bit Fields */</span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga59e560838a4c519b514c0def0d6034fa"> 9102</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            0xFFFFu</span></div><div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga526acc27150ff67f1f026bdcc1bb364c"> 9103</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0</span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga08d4fbad4e65e50bf94e1fbf5f48e065"> 9104</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK)</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="comment">/* UNLOCK Bit Fields */</span></div><div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcf9026f6f2730a765e504ec4c7126a8"> 9106</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              0xFFFFu</span></div><div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga07ed92839744d67e4c393b00bc293246"> 9107</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad96dca67e74ad54ec68edec38214cbc6"> 9108</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="comment">/* TMROUTH Bit Fields */</span></div><div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4c46affdc0cd5ed2cde734812f783d31"> 9110</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           0xFFFFu</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6565e44e33822cee4835856bfb88431e"> 9111</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0</span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6d47e0fbb5b3a15c1bec6418031960a0"> 9112</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="comment">/* TMROUTL Bit Fields */</span></div><div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf33faad844e2af36af7af5c6bf49a361"> 9114</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            0xFFFFu</span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae4a9f52d3b15e28932d287dee4128e8a"> 9115</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0</span></div><div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac3d8acaa47ae35b724e29dcd0ed62ac3"> 9116</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="comment">/* RSTCNT Bit Fields */</span></div><div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1cb55a509947b315d216ed9d822a4967"> 9118</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  0xFFFFu</span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ecbd74ca7b1ba60bc7b89de17b97a6"> 9119</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0</span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7ca7ac27fe2491ac993344daf567aadf"> 9120</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK)</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="comment">/* PRESC Bit Fields */</span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaeadae4c65653a3302e69526730af1596"> 9122</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 0x700u</span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa93b6acb20a8e20b687f05b8ced452c1"> 9123</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8</span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13265fa90a567f7d142cd9cf3a5c0118"> 9124</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;</div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;</div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887"> 9133</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;</div><div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gab938901a5fa5443253fc293ebd0399e3"> 9135</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;</div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;</div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;</div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;</div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;</div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;</div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga330f19347b3218e6273f9b4841b5ec88"> 9172</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXALE_MASK                       FB_CSCR_EXTS_MASK</span></div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac912eb6a0ffed6c2d88c59e002632be9"> 9173</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXALE_SHIFT                      FB_CSCR_EXTS_SHIFT</span></div><div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2af2c9c33277b23542c55ad751de1c53"> 9174</a></span>&#160;<span class="preprocessor">#define RTC_CCR_CONFIG_MASK                      This_symb_has_been_deprecated</span></div><div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab9af1620804e6b6f3fcd583236fe9196"> 9175</a></span>&#160;<span class="preprocessor">#define RTC_CCR_CONFIG_SHIFT                     This_symb_has_been_deprecated</span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacbb11b1e90585e921482f390c741fcc7"> 9176</a></span>&#160;<span class="preprocessor">#define RTC_CCR_CONFIG                           This_symb_has_been_deprecated</span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4fb7d8763b4152adb0abc2add17fe3e7"> 9177</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CCRW_MASK                        This_symb_has_been_deprecated</span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4850a9788a57e8f73c3d588728864308"> 9178</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CCRW_SHIFT                       This_symb_has_been_deprecated</span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4041ecda01ac6e2add01865c90abaeca"> 9179</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CCRR_MASK                        This_symb_has_been_deprecated</span></div><div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9edf177783b9ab14d2174a3b74b57cdc"> 9180</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CCRR_SHIFT                       This_symb_has_been_deprecated</span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac077d5fae2458aea77fde5235b3617da"> 9181</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FSIZE_MASK                     This_symb_has_been_deprecated</span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3cb2d1d34119aae09272149c57502df1"> 9182</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FSIZE_SHIFT                    This_symb_has_been_deprecated</span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga99da26853d3acf8cf6ef11a09e5a7ca0"> 9183</a></span>&#160;<span class="preprocessor">#define I2S_CR_SSIEN_MASK                        I2S_CR_I2SEN_MASK</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga09d49807e27ff8297133115de30fb275"> 9184</a></span>&#160;<span class="preprocessor">#define I2S_CR_SSIEN_SHIFT                       I2S_CR_I2SEN_SHIFT</span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaecd3639f4a53ededc6f279d8830f11ff"> 9185</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_VOLTSEL_MASK                 This_symb_has_been_deprecated</span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabf43e67f74b7577c19572c627c7b9155"> 9186</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_VOLTSEL_SHIFT                This_symb_has_been_deprecated</span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga57e54e2a9fff87486f5cf8d1636c2a02"> 9187</a></span>&#160;<span class="preprocessor">#define INT_Reserved4                            INT_Mem_Manage_Fault</span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf209d096db6b0858fc4872dc83ebae3e"> 9188</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN_MASK                      TSI_CNTR1_CTN1_MASK</span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0e19e2d321b62d5538d9afac4da60e12"> 9189</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN_SHIFT                     TSI_CNTR1_CTN1_SHIFT</span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga58bdc46ca81646cea44940e1411fcb30"> 9190</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN(x)                        TSI_CNTR1_CTN1(x)</span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga78f08903613eb2cae1ec1610ecd7a753"> 9191</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN1_MASK                     TSI_CNTR1_CTN_MASK</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0eae47baaf32aefc0f8736253c422080"> 9192</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN1_SHIFT                    TSI_CNTR1_CTN_SHIFT</span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1b50c7d1a1c26c38aa274171906037d4"> 9193</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN1(x)                       TSI_CNTR1_CTN(x)</span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad888e951c70c9db0096d0082548a94a3"> 9194</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN_MASK                      TSI_CNTR3_CTN1_MASK</span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa0218acbea89324b8af5644f7802ba5b"> 9195</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN_SHIFT                     TSI_CNTR3_CTN1_SHIFT</span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf14bee86f4bb33c6a573dbf6b9dea95b"> 9196</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN(x)                        TSI_CNTR3_CTN1(x)</span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga19f93337e80bef020791f08390310957"> 9197</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN1_MASK                     TSI_CNTR3_CTN_MASK</span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga542eebc240d2d3d4a6b2ba0e6b00ee31"> 9198</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN1_SHIFT                    TSI_CNTR3_CTN_SHIFT</span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga45ad5a8cc1717d9b7a74469724503756"> 9199</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN1(x)                       TSI_CNTR3_CTN(x)</span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6b0dc1f7242040a4efcc1b53dda88ba2"> 9200</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN_MASK                      TSI_CNTR5_CTN1_MASK</span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae472c5089432c1fe0ef4a28d0f3d0eda"> 9201</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN_SHIFT                     TSI_CNTR5_CTN1_SHIFT</span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga65de63927910efa5ad816bf4173acc8b"> 9202</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN(x)                        TSI_CNTR5_CTN1(x)</span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafb50474805b344bcf1e2331694c6a180"> 9203</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN1_MASK                     TSI_CNTR5_CTN_MASK</span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4761dce80127c510ed68a97ff6e97064"> 9204</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN1_SHIFT                    TSI_CNTR5_CTN_SHIFT</span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga091d6de4b5508b3f6397c624d744dc2c"> 9205</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN1(x)                       TSI_CNTR5_CTN(x)</span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9e85300eb5e475c8ebd381c36b5da451"> 9206</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN_MASK                      TSI_CNTR7_CTN1_MASK</span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3be46fa64186d37f59442a85436ca544"> 9207</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN_SHIFT                     TSI_CNTR7_CTN1_SHIFT</span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8be19fcb90b242b3aff967b62f537a6b"> 9208</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN(x)                        TSI_CNTR7_CTN1(x)</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga00c6721bc33de4446dd92d78b1cf8931"> 9209</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN1_MASK                     TSI_CNTR7_CTN_MASK</span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaeabebb89e6f4cba3e9cb85dcda2a2d8d"> 9210</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN1_SHIFT                    TSI_CNTR7_CTN_SHIFT</span></div><div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1c0700571c0f916ae135e286d4853dcc"> 9211</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN1(x)                       TSI_CNTR7_CTN(x)</span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga606767240c6f235dd70f977c5159a139"> 9212</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN_MASK                      TSI_CNTR9_CTN1_MASK</span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaff005023621cb78239e344395b4b5925"> 9213</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN_SHIFT                     TSI_CNTR9_CTN1_SHIFT</span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga323bad7edfe4caeaecdf5a6f7e41f458"> 9214</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN(x)                        TSI_CNTR9_CTN1(x)</span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4beb2ac7fbf0f1664b2369c399e900af"> 9215</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN1_MASK                     TSI_CNTR9_CTN_MASK</span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad507b4ce5e4919c95c6a411bf21e73e7"> 9216</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN1_SHIFT                    TSI_CNTR9_CTN_SHIFT</span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0a91eb262e63a9fe8161fe0a238a899c"> 9217</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN1(x)                       TSI_CNTR9_CTN(x)</span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab3ee5d8edde9866c09430d870ff6516a"> 9218</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN_MASK                     TSI_CNTR11_CTN1_MASK</span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga17d09220024c6e9ec5fa0d65c0dc2d93"> 9219</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN_SHIFT                    TSI_CNTR11_CTN1_SHIFT</span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3e53095665f278710a49bc53a32742b2"> 9220</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN(x)                       TSI_CNTR11_CTN1(x)</span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga944fe6d1fcc4ed6010b2ea748b5f49a5"> 9221</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN1_MASK                    TSI_CNTR11_CTN_MASK</span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6e6a6f6cfc732480fe839a07abe8af42"> 9222</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN1_SHIFT                   TSI_CNTR11_CTN_SHIFT</span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga33181a84cff14c0dc2bd841f52fad952"> 9223</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN1(x)                      TSI_CNTR11_CTN(x)</span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga225dcc41c24002a47e623a46d5d062b8"> 9224</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN_MASK                     TSI_CNTR13_CTN1_MASK</span></div><div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga057c043bd52f646e26b4887c50618c2c"> 9225</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN_SHIFT                    TSI_CNTR13_CTN1_SHIFT</span></div><div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga038e3f3e97a06d218f66030c44e80f36"> 9226</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN(x)                       TSI_CNTR13_CTN1(x)</span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf4a380771ea66bd3fcdc13bbd45a17da"> 9227</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN1_MASK                    TSI_CNTR13_CTN_MASK</span></div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab607013034255dcfa6529c0e4e59683a"> 9228</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN1_SHIFT                   TSI_CNTR13_CTN_SHIFT</span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf4ea7d8e9c3a439e4d04e8ba711c66a2"> 9229</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN1(x)                      TSI_CNTR13_CTN(x)</span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8925dd22c3b058610ee9ab2967a9e23d"> 9230</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN_MASK                     TSI_CNTR15_CTN1_MASK</span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2ed1d6b4cd1037afeb6419333d6271af"> 9231</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN_SHIFT                    TSI_CNTR15_CTN1_SHIFT</span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga743c406de1e5805a996cd0ddf65bb8fd"> 9232</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN(x)                       TSI_CNTR15_CTN1(x)</span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3b83c839fd79b35f54a2dae8b61ca860"> 9233</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN1_MASK                    TSI_CNTR15_CTN_MASK</span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7711904a938d2cee0fdc00fc4d486726"> 9234</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN1_SHIFT                   TSI_CNTR15_CTN_SHIFT</span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga74bec0d01aafa76effbd6fc7926b67bf"> 9235</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN1(x)                      TSI_CNTR15_CTN(x)</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;</div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;</div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MK60DZ10_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;</div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;}</div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;</div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="comment">/* MK60DZ10.h, eof. */</span></div><div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12">Reserved111_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00228">MK60DZ10.h:228</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga63bf4f24c85f26e838f55701a5e69831"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a></div><div class="ttdeci">#define TIMER1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00408">ezr32wg330f256r60.h:408</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a7ca82228b536ce39d49a2a7c1d5d8648"><div class="ttname"><a href="struct_i2_s___type.html#a7ca82228b536ce39d49a2a7c1d5d8648">I2S_Type::ATAG</a></div><div class="ttdeci">__IO uint32_t ATAG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04867">MK60DZ10.h:4867</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08627">MK60D10.h:8627</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00158">MK60DZ10.h:158</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121">Reserved109_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00226">MK60DZ10.h:226</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l00350">MK60D10.h:350</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00146">MK60DZ10.h:146</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768">Reserved119_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00236">MK60DZ10.h:236</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="struct_i2_s___type.html#ae9dd9282fab299d0cd6e119564688e53">I2S_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04858">MK60DZ10.h:4858</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_aece2c880dc5ba01a2fc9326dc080dc26"><div class="ttname"><a href="struct_f_t_m___type.html#aece2c880dc5ba01a2fc9326dc080dc26">FTM_Type::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04142">MK60DZ10.h:4142</a></div></div>
<div class="ttc" id="download_8c_html_ac82effb31e82e32254efc8b57251d59e"><div class="ttname"><a href="download_8c.html#ac82effb31e82e32254efc8b57251d59e">UNLOCK</a></div><div class="ttdeci">#define UNLOCK</div><div class="ttdef"><b>Definition:</b> <a href="download_8c_source.html#l00088">download.c:88</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a61da94c716352d5144b4c60c0bc73565"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a61da94c716352d5144b4c60c0bc73565">Reserved51_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00168">MK60DZ10.h:168</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00209">MK60DZ10.h:209</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html"><div class="ttname"><a href="struct_m_p_u___type.html">MPU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09015">MK60D10.h:9015</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d">I2S0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00212">MK60DZ10.h:212</a></div></div>
<div class="ttc" id="group__cpu__cc2538__rfcore_html_ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a"><div class="ttname"><a href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538__rfcore_8h_source.html#l00234">cc2538_rfcore.h:234</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00167">MK60DZ10.h:167</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a8876e0822e685d91926ed9edda070e5b"><div class="ttname"><a href="struct_u_a_r_t___type.html#a8876e0822e685d91926ed9edda070e5b">UART_Type::WP7816_T_TYPE1</a></div><div class="ttdeci">__IO uint8_t WP7816_T_TYPE1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l08229">MK60DZ10.h:8229</a></div></div>
<div class="ttc" id="pll__freq_8m_html_a1fd406685cbdee605d0a7bebed56fdb0"><div class="ttname"><a href="pll__freq_8m.html#a1fd406685cbdee605d0a7bebed56fdb0">F</a></div><div class="ttdeci">F</div><div class="ttdef"><b>Definition:</b> <a href="pll__freq_8m_source.html#l00004">pll_freq.m:4</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6">Reserved118_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00235">MK60DZ10.h:235</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_i2_s___type.html#ab3c49a96815fcbee63d95e1e74f20e75">I2S_Type::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04856">MK60DZ10.h:4856</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a815ed17183d9da9b425175cf20540f4d"><div class="ttname"><a href="struct_i2_s___type.html#a815ed17183d9da9b425175cf20540f4d">I2S_Type::ACDAT</a></div><div class="ttdeci">__IO uint32_t ACDAT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04866">MK60DZ10.h:4866</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00187">MK60DZ10.h:187</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc">Reserved108_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00225">MK60DZ10.h:225</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_gaca904d0e4ebb6d643c349f7f05613995"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaca904d0e4ebb6d643c349f7f05613995">TIMER2</a></div><div class="ttdeci">#define TIMER2</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00409">ezr32wg330f256r60.h:409</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a17e386b2aaad62e6cc8761e9abf55c72"><div class="ttname"><a href="struct_l_l_w_u___type.html#a17e386b2aaad62e6cc8761e9abf55c72">LLWU_Type::F3</a></div><div class="ttdeci">__IO uint8_t F3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05198">MK60DZ10.h:5198</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_acbf8e0ec377fe890176a18307fd35a21"><div class="ttname"><a href="struct_i2_s___type.html#acbf8e0ec377fe890176a18307fd35a21">I2S_Type::TCCR</a></div><div class="ttdeci">__IO uint32_t TCCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04860">MK60DZ10.h:4860</a></div></div>
<div class="ttc" id="struct_f_t_f_l___type_html"><div class="ttname"><a href="struct_f_t_f_l___type.html">FTFL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06538">MK60D10.h:6538</a></div></div>
<div class="ttc" id="struct_c_a_u___type_html"><div class="ttname"><a href="struct_c_a_u___type.html">CAU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l02452">MK60D10.h:2452</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00124">MK60DZ10.h:124</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03898">MK60D10.h:3898</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00201">MK60DZ10.h:201</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a5cf0e28a8f243137567496aaf5c9b64a"><div class="ttname"><a href="struct_m_c_g___type.html#a5cf0e28a8f243137567496aaf5c9b64a">MCG_Type::ATC</a></div><div class="ttdeci">__IO uint8_t ATC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05533">MK60DZ10.h:5533</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00144">MK60DZ10.h:144</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ae0328955a2dac2d2e01ab07460c97444"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae0328955a2dac2d2e01ab07460c97444">ENET_Type::RMON_R_OCTETS</a></div><div class="ttdeci">__IO uint32_t RMON_R_OCTETS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l03233">MK60DZ10.h:3233</a></div></div>
<div class="ttc" id="struct_c_m_t___type_html"><div class="ttname"><a href="struct_c_m_t___type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03252">MK60D10.h:3252</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a34f89173ac1e0ac2782d585f529e9bff"><div class="ttname"><a href="struct_i2_s___type.html#a34f89173ac1e0ac2782d585f529e9bff">I2S_Type::RX0</a></div><div class="ttdeci">__IO uint32_t RX0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04853">MK60DZ10.h:4853</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00222">MK60DZ10.h:222</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_i2_s___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee">I2S_Type::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04859">MK60DZ10.h:4859</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00137">MK60DZ10.h:137</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00154">MK60DZ10.h:154</a></div></div>
<div class="ttc" id="lpc2387-mci_8c_html_a130f4c4e31a70d8f61750a581687e39a"><div class="ttname"><a href="lpc2387-mci_8c.html#a130f4c4e31a70d8f61750a581687e39a">CMD3</a></div><div class="ttdeci">#define CMD3</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00045">lpc2387-mci.c:45</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ae581b76661d5196dc0c428dd145f1a3b"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae581b76661d5196dc0c428dd145f1a3b">ENET_Type::RMON_R_DROP</a></div><div class="ttdeci">__IO uint32_t RMON_R_DROP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l03234">MK60DZ10.h:3234</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html"><div class="ttname"><a href="struct_c_a_n___type.html">CAN_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l01859">MK60D10.h:1859</a></div></div>
<div class="ttc" id="system___m_k60_d_z10_8h_html"><div class="ttname"><a href="system___m_k60_d_z10_8h.html">system_MK60DZ10.h</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03431">MK60D10.h:3431</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00207">MK60DZ10.h:207</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gad151b2f8dbc243ac0ce1fad0c4306328"><div class="ttname"><a href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a></div><div class="ttdeci">#define CRS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00672">stm32f042x6.h:672</a></div></div>
<div class="ttc" id="struct_f_b___type_html"><div class="ttname"><a href="struct_f_b___type.html">FB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06064">MK60D10.h:6064</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00223">MK60DZ10.h:223</a></div></div>
<div class="ttc" id="struct_m_c___type_html"><div class="ttname"><a href="struct_m_c___type.html">MC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05441">MK60DZ10.h:5441</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243">CAN1_Rx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00174">MK60DZ10.h:174</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00138">MK60DZ10.h:138</a></div></div>
<div class="ttc" id="struct_r_f_s_y_s___type_html"><div class="ttname"><a href="struct_r_f_s_y_s___type.html">RFSYS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10593">MK60D10.h:10593</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00193">MK60DZ10.h:193</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00178">MK60DZ10.h:178</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00161">MK60DZ10.h:161</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00189">MK60DZ10.h:189</a></div></div>
<div class="ttc" id="struct_r_n_g___type_html_ad7acd5295b34ea0496602c78a4423c55"><div class="ttname"><a href="struct_r_n_g___type.html#ad7acd5295b34ea0496602c78a4423c55">RNG_Type::VER</a></div><div class="ttdeci">__I uint32_t VER</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l06610">MK60DZ10.h:6610</a></div></div>
<div class="ttc" id="struct_m_c___type_html_a64957350cc96cbdef345e32a6ab78bbe"><div class="ttname"><a href="struct_m_c___type.html#a64957350cc96cbdef345e32a6ab78bbe">MC_Type::SRSH</a></div><div class="ttdeci">__I uint8_t SRSH</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05442">MK60DZ10.h:5442</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga8397acedb06c1832f583d8660807e826"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga8397acedb06c1832f583d8660807e826">PRS</a></div><div class="ttdeci">#define PRS</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00424">ezr32wg330f256r60.h:424</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00194">MK60DZ10.h:194</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga543ff1594e55db162ab50232e7db483e"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">MSC</a></div><div class="ttdeci">#define MSC</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00396">ezr32wg330f256r60.h:396</a></div></div>
<div class="ttc" id="struct_m_c___type_html_a96fa5644eba54c5bf0a4c5c16ad4f6f7"><div class="ttname"><a href="struct_m_c___type.html#a96fa5644eba54c5bf0a4c5c16ad4f6f7">MC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05445">MK60DZ10.h:5445</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00199">MK60DZ10.h:199</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_aa8176ba455b4b2c22f934f18b891c0a7"><div class="ttname"><a href="struct_i2_s___type.html#aa8176ba455b4b2c22f934f18b891c0a7">I2S_Type::FCSR</a></div><div class="ttdeci">__IO uint32_t FCSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04862">MK60DZ10.h:4862</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00211">MK60DZ10.h:211</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00180">MK60DZ10.h:180</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a1c203acae319804f4acb39f85909456f"><div class="ttname"><a href="struct_i2_s___type.html#a1c203acae319804f4acb39f85909456f">I2S_Type::TX0</a></div><div class="ttdeci">__IO uint32_t TX0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04851">MK60DZ10.h:4851</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00217">MK60DZ10.h:217</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00133">MK60DZ10.h:133</a></div></div>
<div class="ttc" id="struct_t_s_i___type_html_a0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="struct_t_s_i___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">TSI_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l07926">MK60DZ10.h:7926</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00196">MK60DZ10.h:196</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00192">MK60DZ10.h:192</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00153">MK60DZ10.h:153</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">FTFL_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00151">MK60DZ10.h:151</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="struct_a_x_b_s___type_html"><div class="ttname"><a href="struct_a_x_b_s___type.html">AXBS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l01677">MK60D10.h:1677</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00191">MK60DZ10.h:191</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00149">MK60DZ10.h:149</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00206">MK60DZ10.h:206</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00190">MK60DZ10.h:190</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00128">MK60DZ10.h:128</a></div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07622">MK60D10.h:7622</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2f08e7f7cfd2177600bd0e5c19ca2af8"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2f08e7f7cfd2177600bd0e5c19ca2af8">ENET_Type::RMON_T_OCTETS</a></div><div class="ttdeci">__IO uint32_t RMON_T_OCTETS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l03203">MK60DZ10.h:3203</a></div></div>
<div class="ttc" id="struct_i2_s___type_html"><div class="ttname"><a href="struct_i2_s___type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07857">MK60D10.h:7857</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00208">MK60DZ10.h:208</a></div></div>
<div class="ttc" id="struct_a_i_p_s___type_html"><div class="ttname"><a href="struct_a_i_p_s___type.html">AIPS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l00701">MK60D10.h:701</a></div></div>
<div class="ttc" id="sha256_8c_html_a59c41bcd16cbf3247d426429c3bf8e08"><div class="ttname"><a href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a></div><div class="ttdeci">#define S1(x)</div><div class="ttdef"><b>Definition:</b> <a href="sha256_8c_source.html#l00100">sha256.c:100</a></div></div>
<div class="ttc" id="struct_r_n_g___type_html"><div class="ttname"><a href="struct_r_n_g___type.html">RNG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10803">MK60D10.h:10803</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00156">MK60DZ10.h:156</a></div></div>
<div class="ttc" id="struct_r_n_g___type_html_a2da82546dfba3a09bb9a560b7991bb03"><div class="ttname"><a href="struct_r_n_g___type.html#a2da82546dfba3a09bb9a560b7991bb03">RNG_Type::OUT</a></div><div class="ttdeci">__I uint32_t OUT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l06615">MK60DZ10.h:6615</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00126">MK60DZ10.h:126</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a60682d93638747b0480dcd9373362d40"><div class="ttname"><a href="struct_m_c_m___type.html#a60682d93638747b0480dcd9373362d40">MCM_Type::SRAMAP</a></div><div class="ttdeci">__IO uint32_t SRAMAP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05668">MK60DZ10.h:5668</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00216">MK60DZ10.h:216</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a802ed3ed7a3fbbb236eae23abb7d2de3"><div class="ttname"><a href="struct_i2_s___type.html#a802ed3ed7a3fbbb236eae23abb7d2de3">I2S_Type::ACNT</a></div><div class="ttdeci">__IO uint32_t ACNT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04864">MK60DZ10.h:4864</a></div></div>
<div class="ttc" id="struct_m_c___type_html_a1ef007b3499988e16aa9990dfe6b5f51"><div class="ttname"><a href="struct_m_c___type.html#a1ef007b3499988e16aa9990dfe6b5f51">MC_Type::SRSL</a></div><div class="ttdeci">__I uint8_t SRSL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05443">MK60DZ10.h:5443</a></div></div>
<div class="ttc" id="lpc2387-mci_8c_html_aca9979f299fa78c1128d778084478673"><div class="ttname"><a href="lpc2387-mci_8c.html#aca9979f299fa78c1128d778084478673">CMD1</a></div><div class="ttdeci">#define CMD1</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00043">lpc2387-mci.c:43</a></div></div>
<div class="ttc" id="mma8x5x_8c_html_ac9f31f726d2933782e2efda7136a25fd"><div class="ttname"><a href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a></div><div class="ttdeci">#define ADDR</div><div class="ttdef"><b>Definition:</b> <a href="mma8x5x_8c_source.html#l00040">mma8x5x.c:40</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12221">MK60D10.h:12221</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00127">MK60DZ10.h:127</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00125">MK60DZ10.h:125</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00129">MK60DZ10.h:129</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10086">MK60D10.h:10086</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00298">stm32l1xx.h:298</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00135">MK60DZ10.h:135</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00102">x86_uart.h:102</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00184">MK60DZ10.h:184</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00213">MK60DZ10.h:213</a></div></div>
<div class="ttc" id="struct_v_r_e_f___type_html"><div class="ttname"><a href="struct_v_r_e_f___type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14226">MK60D10.h:14226</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48">Reserved102_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00219">MK60DZ10.h:219</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00163">MK60DZ10.h:163</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00195">MK60DZ10.h:195</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00141">MK60DZ10.h:141</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a76b9eebafdd0b98c58b735c053aa2260"><div class="ttname"><a href="struct_i2_s___type.html#a76b9eebafdd0b98c58b735c053aa2260">I2S_Type::RX1</a></div><div class="ttdeci">__IO uint32_t RX1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04854">MK60DZ10.h:4854</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00186">MK60DZ10.h:186</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79">Reserved59_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00176">MK60DZ10.h:176</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09605">MK60D10.h:9605</a></div></div>
<div class="ttc" id="lpc2387-mci_8c_html_afc5c4b6ab1c918966cbd02b1a7d9d68c"><div class="ttname"><a href="lpc2387-mci_8c.html#afc5c4b6ab1c918966cbd02b1a7d9d68c">CMD2</a></div><div class="ttdeci">#define CMD2</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00044">lpc2387-mci.c:44</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00204">MK60DZ10.h:204</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ab51bd4d58ff32fe080d71eebbb8513f1"><div class="ttname"><a href="struct_s_i_m___type.html#ab51bd4d58ff32fe080d71eebbb8513f1">SIM_Type::SOPT6</a></div><div class="ttdeci">__IO uint32_t SOPT6</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l07327">MK60DZ10.h:7327</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00220">MK60DZ10.h:220</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e">CAN1_ORed_Message_buffer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00170">MK60DZ10.h:170</a></div></div>
<div class="ttc" id="struct_r_n_g___type_html_ad22abc6bcc866053741e09bc5436694c"><div class="ttname"><a href="struct_r_n_g___type.html#ad22abc6bcc866053741e09bc5436694c">RNG_Type::ESR</a></div><div class="ttdeci">__I uint32_t ESR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l06614">MK60DZ10.h:6614</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00162">MK60DZ10.h:162</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08244">MK60D10.h:8244</a></div></div>
<div class="ttc" id="qdivrem_8c_html_a152dd91c3a7a672cde53646a9cb62594"><div class="ttname"><a href="qdivrem_8c.html#a152dd91c3a7a672cde53646a9cb62594">COMBINE</a></div><div class="ttdeci">#define COMBINE(a, b)</div><div class="ttdef"><b>Definition:</b> <a href="qdivrem_8c_source.html#l00045">qdivrem.c:45</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a4b47f54620b33c493975ef2ff3c05530"><div class="ttname"><a href="struct_c_a_n___type.html#a4b47f54620b33c493975ef2ff3c05530">CAN_Type::IMASK2</a></div><div class="ttdeci">__IO uint32_t IMASK2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l01529">MK60DZ10.h:1529</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00150">MK60DZ10.h:150</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a288abe71896d422d8c855cfb161c8d15"><div class="ttname"><a href="struct_i2_s___type.html#a288abe71896d422d8c855cfb161c8d15">I2S_Type::RCCR</a></div><div class="ttdeci">__IO uint32_t RCCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04861">MK60DZ10.h:4861</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00215">MK60DZ10.h:215</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00148">MK60DZ10.h:148</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00139">MK60DZ10.h:139</a></div></div>
<div class="ttc" id="group___c_c2538__cmsis_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___c_c2538__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_8h_source.html#l00033">cc2538.h:33</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00152">MK60DZ10.h:152</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4f8ceb597f7ed742b2996b63f58e9838"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4f8ceb597f7ed742b2996b63f58e9838">Reserved52_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00169">MK60DZ10.h:169</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00105">x86_uart.h:105</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a0ac3c1c9018c3279b1b5f9e593ae5c48"><div class="ttname"><a href="struct_i2_s___type.html#a0ac3c1c9018c3279b1b5f9e593ae5c48">I2S_Type::TX1</a></div><div class="ttdeci">__IO uint32_t TX1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04852">MK60DZ10.h:4852</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aadf41d92c39cefc2ffaa21d99dedea9c"><div class="ttname"><a href="struct_e_n_e_t___type.html#aadf41d92c39cefc2ffaa21d99dedea9c">ENET_Type::RMON_R_FRAME_OK</a></div><div class="ttdeci">__IO uint32_t RMON_R_FRAME_OK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l03235">MK60DZ10.h:3235</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12889">MK60D10.h:12889</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10932">MK60D10.h:10932</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd">Reserved112_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00229">MK60DZ10.h:229</a></div></div>
<div class="ttc" id="sam0__common_2periph_2cpuid_8c_html_af08121d4168a8dcdfc102e573c8a2ceb"><div class="ttname"><a href="sam0__common_2periph_2cpuid_8c.html#af08121d4168a8dcdfc102e573c8a2ceb">WORD1</a></div><div class="ttdeci">#define WORD1</div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2periph_2cpuid_8c_source.html#l00028">cpuid.c:28</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a945498bce6cc8aa78b7c42e0cca25d57"><div class="ttname"><a href="struct_i2_s___type.html#a945498bce6cc8aa78b7c42e0cca25d57">I2S_Type::TMSK</a></div><div class="ttdeci">__IO uint32_t TMSK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04868">MK60DZ10.h:4868</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga137c9e7c0bc9e12f455df0a6e41c0287"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a></div><div class="ttdeci">#define DMA</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00393">ezr32wg330f256r60.h:393</a></div></div>
<div class="ttc" id="struct_r_n_g___type_html_adcf812cbe5147d300507d59d4a55935d"><div class="ttname"><a href="struct_r_n_g___type.html#adcf812cbe5147d300507d59d4a55935d">RNG_Type::CMD</a></div><div class="ttdeci">__IO uint32_t CMD</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l06611">MK60DZ10.h:6611</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09965">MK60D10.h:9965</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00172">MK60DZ10.h:172</a></div></div>
<div class="ttc" id="group__cpu__msp430__common_html_ga7b95d35c813eaa3d8a27cd007c692a49"><div class="ttname"><a href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a></div><div class="ttdeci">#define ISR(a, b)</div><div class="ttdoc">Macro for defining interrupt service routines. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2cpu_8h_source.html#l00046">cpu.h:46</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00155">MK60DZ10.h:155</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00160">MK60DZ10.h:160</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00181">MK60DZ10.h:181</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00198">MK60DZ10.h:198</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00188">MK60DZ10.h:188</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a53783bc4f8cd2f13dfd32134ce07704d"><div class="ttname"><a href="struct_i2_s___type.html#a53783bc4f8cd2f13dfd32134ce07704d">I2S_Type::ACADD</a></div><div class="ttdeci">__IO uint32_t ACADD</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04865">MK60DZ10.h:4865</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l05942">MK60D10.h:5942</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_i2_s___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">I2S_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04855">MK60DZ10.h:4855</a></div></div>
<div class="ttc" id="struct_f_m_c___type_html"><div class="ttname"><a href="struct_f_m_c___type.html">FMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06239">MK60D10.h:6239</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03669">MK60D10.h:3669</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03073">MK60D10.h:3073</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00097">x86_uart.h:97</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7">Reserved114_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00231">MK60DZ10.h:231</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00197">MK60DZ10.h:197</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08860">MK60D10.h:8860</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00136">MK60DZ10.h:136</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00214">MK60DZ10.h:214</a></div></div>
<div class="ttc" id="struct_m_c___type_html_ab80b0e0bb4c1aa3e20de93cee5828603"><div class="ttname"><a href="struct_m_c___type.html#ab80b0e0bb4c1aa3e20de93cee5828603">MC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05444">MK60DZ10.h:5444</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a2616ec2b621de878c37ff3c29b973607"><div class="ttname"><a href="struct_l_l_w_u___type.html#a2616ec2b621de878c37ff3c29b973607">LLWU_Type::CS</a></div><div class="ttdeci">__IO uint8_t CS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05199">MK60DZ10.h:5199</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00224">MK60DZ10.h:224</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_gaf1b746ba5ab7d0ab657156ebda0f290c"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a></div><div class="ttdeci">#define TIMER0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00407">ezr32wg330f256r60.h:407</a></div></div>
<div class="ttc" id="struct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14329">MK60D10.h:14329</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00202">MK60DZ10.h:202</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a392c0e9d9d85ce8117b9fdce7a3a29df"><div class="ttname"><a href="struct_i2_s___type.html#a392c0e9d9d85ce8117b9fdce7a3a29df">I2S_Type::ACCST</a></div><div class="ttdeci">__I uint32_t ACCST</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04870">MK60DZ10.h:4870</a></div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09510">MK60D10.h:9510</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_ac8db14da050fcf50b52dc461c601cf95"><div class="ttname"><a href="struct_m_c_g___type.html#ac8db14da050fcf50b52dc461c601cf95">MCG_Type::S</a></div><div class="ttdeci">__I uint8_t S</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05531">MK60DZ10.h:5531</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00134">MK60DZ10.h:134</a></div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09307">MK60D10.h:9307</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a6306214f5ea85583ffb284ac2392213c"><div class="ttname"><a href="struct_c_a_n___type.html#a6306214f5ea85583ffb284ac2392213c">CAN_Type::IFLAG2</a></div><div class="ttdeci">__IO uint32_t IFLAG2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l01531">MK60DZ10.h:1531</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_aaa8837e8345f19b716d3e9fc9c1113ad"><div class="ttname"><a href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad">SIM_Type::FCFG1</a></div><div class="ttdeci">__I uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l07340">MK60DZ10.h:7340</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00221">MK60DZ10.h:221</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00179">MK60DZ10.h:179</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00159">MK60DZ10.h:159</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga4381bb54c2dbc34500521165aa7b89b1"><div class="ttname"><a href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a></div><div class="ttdeci">#define CRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00544">stm32f030x8.h:544</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html"><div class="ttname"><a href="struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l13628">MK60D10.h:13628</a></div></div>
<div class="ttc" id="struct_t_s_i___type_html"><div class="ttname"><a href="struct_t_s_i___type.html">TSI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12613">MK60D10.h:12613</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00185">MK60DZ10.h:185</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a3f607984eaeb0167ed72fe9abe489a2b"><div class="ttname"><a href="struct_e_n_e_t___type.html#a3f607984eaeb0167ed72fe9abe489a2b">ENET_Type::IEEE_R_OCTETS_OK</a></div><div class="ttdeci">__IO uint32_t IEEE_R_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l03240">MK60DZ10.h:3240</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d">CAN1_Bus_Off_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00171">MK60DZ10.h:171</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09825">MK60D10.h:9825</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a656199b29eb1a3504d811669bcb91e3c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a656199b29eb1a3504d811669bcb91e3c">Reserved110_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00227">MK60DZ10.h:227</a></div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l04888">MK60D10.h:4888</a></div></div>
<div class="ttc" id="lm4f120_2periph_2gpio_8c_html_a7bd2dbb6d9348368f3d96aa86dbad7a5"><div class="ttname"><a href="lm4f120_2periph_2gpio_8c.html#a7bd2dbb6d9348368f3d96aa86dbad7a5">MODE</a></div><div class="ttdeci">#define MODE(mode)</div><div class="ttdoc">Mask out the pin mode from the gpio_mode_t value. </div><div class="ttdef"><b>Definition:</b> <a href="lm4f120_2periph_2gpio_8c_source.html#l00040">gpio.c:40</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb">Reserved116_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00233">MK60DZ10.h:233</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c">Reserved117_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00234">MK60DZ10.h:234</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389">Reserved115_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00232">MK60DZ10.h:232</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00164">MK60DZ10.h:164</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00166">MK60DZ10.h:166</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06804">MK60D10.h:6804</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00147">MK60DZ10.h:147</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00142">MK60DZ10.h:142</a></div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00212">core_cm0.h:212</a></div></div>
<div class="ttc" id="struct_s_d_h_c___type_html"><div class="ttname"><a href="struct_s_d_h_c___type.html">SDHC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11154">MK60D10.h:11154</a></div></div>
<div class="ttc" id="struct_r_f_v_b_a_t___type_html"><div class="ttname"><a href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10698">MK60D10.h:10698</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a61da3eb7eec40958fc0bf18baff71d19"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a61da3eb7eec40958fc0bf18baff71d19">Reserved83_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00200">MK60DZ10.h:200</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08501">MK60D10.h:8501</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00140">MK60DZ10.h:140</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00157">MK60DZ10.h:157</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00218">MK60DZ10.h:218</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00203">MK60DZ10.h:203</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a01a220db71a4427ee2fb57a4b878c85f"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a01a220db71a4427ee2fb57a4b878c85f">LPTMR_Type::CNR</a></div><div class="ttdeci">__I uint32_t CNR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l05369">MK60DZ10.h:5369</a></div></div>
<div class="ttc" id="tests_2driver__servo_2main_8c_html_ace6a11e892466500d47d1f45f042bc53"><div class="ttname"><a href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a></div><div class="ttdeci">#define CHANNEL</div><div class="ttdef"><b>Definition:</b> <a href="tests_2driver__servo_2main_8c_source.html#l00034">main.c:34</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893">Reserved113_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00230">MK60DZ10.h:230</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00205">MK60DZ10.h:205</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html"><div class="ttname"><a href="struct_e_n_e_t___type.html">ENET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l04996">MK60D10.h:4996</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a></div><div class="ttdeci">#define DAC</div><div class="ttdoc">(DAC) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00413">samd21e15a.h:413</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0d6ae5cc179e01e17ca1619e0f125796"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d6ae5cc179e01e17ca1619e0f125796">Reserved60_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00177">MK60DZ10.h:177</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a4444845e2300051bb29491dc1e833b16"><div class="ttname"><a href="struct_u_a_r_t___type.html#a4444845e2300051bb29491dc1e833b16">UART_Type::WP7816_T_TYPE0</a></div><div class="ttdeci">__IO uint8_t WP7816_T_TYPE0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l08228">MK60DZ10.h:8228</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ac7de5efc31aa1ed2ff2415b3ab01534a"><div class="ttname"><a href="struct_i2_s___type.html#ac7de5efc31aa1ed2ff2415b3ab01534a">I2S_Type::ACCEN</a></div><div class="ttdeci">__IO uint32_t ACCEN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04871">MK60DZ10.h:4871</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_afac20854e351181e00ad359e67419d1d"><div class="ttname"><a href="struct_i2_s___type.html#afac20854e351181e00ad359e67419d1d">I2S_Type::ACCDIS</a></div><div class="ttdeci">__IO uint32_t ACCDIS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04872">MK60DZ10.h:4872</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00183">MK60DZ10.h:183</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00210">MK60DZ10.h:210</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7">CAN1_Tx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00173">MK60DZ10.h:173</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00165">MK60DZ10.h:165</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00143">MK60DZ10.h:143</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00145">MK60DZ10.h:145</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e">CAN1_Wake_Up_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00175">MK60DZ10.h:175</a></div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14075">MK60D10.h:14075</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00123">MK60DZ10.h:123</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07453">MK60D10.h:7453</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac9860c30ae86cbe7abeb0e73b37d9070"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac9860c30ae86cbe7abeb0e73b37d9070">ENET_Type::IEEE_T_OCTETS_OK</a></div><div class="ttdeci">__IO uint32_t IEEE_T_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l03215">MK60DZ10.h:3215</a></div></div>
<div class="ttc" id="sam0__common_2periph_2cpuid_8c_html_a41e6a35c0c85cb2562962ea67ced4de3"><div class="ttname"><a href="sam0__common_2periph_2cpuid_8c.html#a41e6a35c0c85cb2562962ea67ced4de3">WORD0</a></div><div class="ttdeci">#define WORD0</div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2periph_2cpuid_8c_source.html#l00027">cpuid.c:27</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11679">MK60D10.h:11679</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ad8462dfb521cef6a4d1d74bdad882787"><div class="ttname"><a href="struct_i2_s___type.html#ad8462dfb521cef6a4d1d74bdad882787">I2S_Type::RMSK</a></div><div class="ttdeci">__IO uint32_t RMSK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04869">MK60DZ10.h:4869</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00182">MK60DZ10.h:182</a></div></div>
<div class="ttc" id="mini_8c_html_a339276349015c1cbcd181eb5ec1c07c6"><div class="ttname"><a href="mini_8c.html#a339276349015c1cbcd181eb5ec1c07c6">REFRESH</a></div><div class="ttdeci">#define REFRESH</div><div class="ttdoc">The refresh rate used for drawing the contents. </div><div class="ttdef"><b>Definition:</b> <a href="mini_8c_source.html#l00050">mini.c:50</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_i2_s___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">I2S_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l04857">MK60DZ10.h:4857</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d_z10_8h_source.html#l00130">MK60DZ10.h:130</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
