```verilog
module top_module(
    input clk,
    input load,
    input [511:0] data,
    output reg [511:0] q
); 

    always @(posedge clk) begin
        if (load) begin
            q <= data; // Load new data when load signal is high
        end else begin
            // Update each cell based on the Rule 90 definition
            q <= {1'b0, q[511:1] ^ q[510:0], 1'b0}; // xor operation between neighbors
        end
    end

endmodule
```