
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/usbdev/rtl/usbdev_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: module usbdev_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  14: </pre>
<pre style="margin:0; padding:0 ">  15:   // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   output tlul_pkg::tl_h2d_t tl_win_o  [1],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input  tlul_pkg::tl_d2h_t tl_win_i  [1],</pre>
<pre style="margin:0; padding:0 ">  18: </pre>
<pre style="margin:0; padding:0 ">  19:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   output usbdev_reg_pkg::usbdev_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input  usbdev_reg_pkg::usbdev_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  22: </pre>
<pre style="margin:0; padding:0 ">  23:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  25: );</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:   import usbdev_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   localparam int AW = 12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  41: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_pkg::tl_h2d_t tl_socket_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   tlul_pkg::tl_d2h_t tl_socket_d2h [2];</pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54:   // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:   assign tl_reg_h2d = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   assign tl_socket_d2h[1] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="margin:0; padding:0 ">  60: </pre>
<pre style="margin:0; padding:0 ">  61:   // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:   tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .N          (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     .DReqPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .DRspPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .DReqDepth  ({2{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .DRspDepth  ({2{4'h0}})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:     .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  80:   );</pre>
<pre style="margin:0; padding:0 ">  81: </pre>
<pre style="margin:0; padding:0 ">  82:   // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:     reg_steer = 1;       // Default set to register</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre style="margin:0; padding:0 ">  86:     // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:     if (tl_i.a_address[AW-1:0] >= 2048) begin</pre>
<pre style="margin:0; padding:0 ">  88:       // Exceed or meet the address range. Removed the comparison of limit addr 'h 1000</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:       reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">  90:     end</pre>
<pre style="margin:0; padding:0 ">  91:   end</pre>
<pre style="margin:0; padding:0 ">  92: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  99: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "> 102: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 "> 110:   );</pre>
<pre style="margin:0; padding:0 "> 111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "> 114: </pre>
<pre style="margin:0; padding:0 "> 115:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 "> 116:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 "> 117:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic intr_state_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic intr_state_pkt_received_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic intr_state_pkt_received_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic intr_state_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic intr_state_pkt_sent_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic intr_state_pkt_sent_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_state_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_state_disconnected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_state_disconnected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_state_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_state_host_lost_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_state_host_lost_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_state_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_state_link_reset_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_state_link_reset_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_state_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_state_link_suspend_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_state_link_suspend_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic intr_state_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic intr_state_link_resume_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic intr_state_link_resume_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic intr_state_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic intr_state_av_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic intr_state_av_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic intr_state_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic intr_state_rx_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic intr_state_rx_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic intr_state_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic intr_state_av_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic intr_state_av_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic intr_state_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic intr_state_link_in_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic intr_state_link_in_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic intr_state_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic intr_state_rx_crc_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic intr_state_rx_crc_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic intr_state_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic intr_state_rx_pid_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic intr_state_rx_pid_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic intr_state_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic intr_state_rx_bitstuff_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic intr_state_rx_bitstuff_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic intr_state_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic intr_state_frame_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic intr_state_frame_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic intr_state_connected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic intr_state_connected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic intr_state_connected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic intr_enable_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic intr_enable_pkt_received_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic intr_enable_pkt_received_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic intr_enable_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic intr_enable_pkt_sent_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic intr_enable_pkt_sent_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic intr_enable_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic intr_enable_disconnected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic intr_enable_disconnected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic intr_enable_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic intr_enable_host_lost_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic intr_enable_host_lost_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic intr_enable_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic intr_enable_link_reset_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic intr_enable_link_reset_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic intr_enable_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic intr_enable_link_suspend_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic intr_enable_link_suspend_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic intr_enable_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic intr_enable_link_resume_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic intr_enable_link_resume_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic intr_enable_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic intr_enable_av_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic intr_enable_av_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic intr_enable_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic intr_enable_rx_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic intr_enable_rx_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic intr_enable_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic intr_enable_av_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic intr_enable_av_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic intr_enable_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic intr_enable_link_in_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic intr_enable_link_in_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic intr_enable_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic intr_enable_rx_crc_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic intr_enable_rx_crc_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic intr_enable_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic intr_enable_rx_pid_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic intr_enable_rx_pid_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic intr_enable_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic intr_enable_rx_bitstuff_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic intr_enable_rx_bitstuff_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic intr_enable_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic intr_enable_frame_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic intr_enable_frame_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic intr_enable_connected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic intr_enable_connected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic intr_enable_connected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic intr_test_pkt_received_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic intr_test_pkt_received_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic intr_test_pkt_sent_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic intr_test_pkt_sent_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic intr_test_disconnected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic intr_test_disconnected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic intr_test_host_lost_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic intr_test_host_lost_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic intr_test_link_reset_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic intr_test_link_reset_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic intr_test_link_suspend_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic intr_test_link_suspend_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic intr_test_link_resume_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic intr_test_link_resume_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic intr_test_av_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic intr_test_av_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic intr_test_rx_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic intr_test_rx_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic intr_test_av_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic intr_test_av_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic intr_test_link_in_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic intr_test_link_in_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic intr_test_rx_crc_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic intr_test_rx_crc_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic intr_test_rx_pid_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic intr_test_rx_pid_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic intr_test_rx_bitstuff_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic intr_test_rx_bitstuff_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic intr_test_frame_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic intr_test_frame_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic intr_test_connected_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic intr_test_connected_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic usbctrl_enable_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic usbctrl_enable_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic usbctrl_enable_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic [6:0] usbctrl_device_address_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic [6:0] usbctrl_device_address_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic usbctrl_device_address_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic [10:0] usbstat_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic usbstat_frame_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic usbstat_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic usbstat_host_lost_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic [2:0] usbstat_link_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic usbstat_link_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic usbstat_usb_sense_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic usbstat_usb_sense_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic [2:0] usbstat_av_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic usbstat_av_depth_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic usbstat_av_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic usbstat_av_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic [2:0] usbstat_rx_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic usbstat_rx_depth_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic usbstat_rx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic usbstat_rx_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic [4:0] avbuffer_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic avbuffer_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic [4:0] rxfifo_buffer_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic rxfifo_buffer_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic [6:0] rxfifo_size_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic rxfifo_size_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic rxfifo_setup_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic rxfifo_setup_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic [3:0] rxfifo_ep_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic rxfifo_ep_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic rxenable_setup_setup0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic rxenable_setup_setup0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic rxenable_setup_setup0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic rxenable_setup_setup1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic rxenable_setup_setup1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic rxenable_setup_setup1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic rxenable_setup_setup2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic rxenable_setup_setup2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic rxenable_setup_setup2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic rxenable_setup_setup3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic rxenable_setup_setup3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic rxenable_setup_setup3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic rxenable_setup_setup4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic rxenable_setup_setup4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic rxenable_setup_setup4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic rxenable_setup_setup5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic rxenable_setup_setup5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic rxenable_setup_setup5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic rxenable_setup_setup6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic rxenable_setup_setup6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic rxenable_setup_setup6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic rxenable_setup_setup7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic rxenable_setup_setup7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic rxenable_setup_setup7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic rxenable_setup_setup8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic rxenable_setup_setup8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic rxenable_setup_setup8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic rxenable_setup_setup9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic rxenable_setup_setup9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic rxenable_setup_setup9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic rxenable_setup_setup10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic rxenable_setup_setup10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic rxenable_setup_setup10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic rxenable_setup_setup11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic rxenable_setup_setup11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic rxenable_setup_setup11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic rxenable_out_out0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic rxenable_out_out0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic rxenable_out_out0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic rxenable_out_out1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic rxenable_out_out1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic rxenable_out_out1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic rxenable_out_out2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic rxenable_out_out2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic rxenable_out_out2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic rxenable_out_out3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic rxenable_out_out3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic rxenable_out_out3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic rxenable_out_out4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic rxenable_out_out4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic rxenable_out_out4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic rxenable_out_out5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic rxenable_out_out5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic rxenable_out_out5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic rxenable_out_out6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic rxenable_out_out6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic rxenable_out_out6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic rxenable_out_out7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic rxenable_out_out7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic rxenable_out_out7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic rxenable_out_out8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic rxenable_out_out8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic rxenable_out_out8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic rxenable_out_out9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic rxenable_out_out9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic rxenable_out_out9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic rxenable_out_out10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic rxenable_out_out10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic rxenable_out_out10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic rxenable_out_out11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic rxenable_out_out11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic rxenable_out_out11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic in_sent_sent0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic in_sent_sent0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic in_sent_sent0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic in_sent_sent1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic in_sent_sent1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic in_sent_sent1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic in_sent_sent2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic in_sent_sent2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic in_sent_sent2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic in_sent_sent3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic in_sent_sent3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic in_sent_sent3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic in_sent_sent4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic in_sent_sent4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic in_sent_sent4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic in_sent_sent5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic in_sent_sent5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic in_sent_sent5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic in_sent_sent6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic in_sent_sent6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic in_sent_sent6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic in_sent_sent7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic in_sent_sent7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic in_sent_sent7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic in_sent_sent8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic in_sent_sent8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic in_sent_sent8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic in_sent_sent9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic in_sent_sent9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic in_sent_sent9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic in_sent_sent10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic in_sent_sent10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:   logic in_sent_sent10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:   logic in_sent_sent11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:   logic in_sent_sent11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:   logic in_sent_sent11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:   logic stall_stall0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   logic stall_stall0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:   logic stall_stall0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   logic stall_stall1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:   logic stall_stall1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:   logic stall_stall1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:   logic stall_stall2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:   logic stall_stall2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:   logic stall_stall2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:   logic stall_stall3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:   logic stall_stall3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:   logic stall_stall3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:   logic stall_stall4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:   logic stall_stall4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:   logic stall_stall4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:   logic stall_stall5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:   logic stall_stall5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:   logic stall_stall5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:   logic stall_stall6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:   logic stall_stall6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:   logic stall_stall6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:   logic stall_stall7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:   logic stall_stall7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:   logic stall_stall7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:   logic stall_stall8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:   logic stall_stall8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 412:   logic stall_stall8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 413:   logic stall_stall9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:   logic stall_stall9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:   logic stall_stall9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:   logic stall_stall10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:   logic stall_stall10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:   logic stall_stall10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:   logic stall_stall11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:   logic stall_stall11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 421:   logic stall_stall11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:   logic [4:0] configin0_buffer0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:   logic [4:0] configin0_buffer0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:   logic configin0_buffer0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:   logic [6:0] configin0_size0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:   logic [6:0] configin0_size0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:   logic configin0_size0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:   logic configin0_pend0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:   logic configin0_pend0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 430:   logic configin0_pend0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 431:   logic configin0_rdy0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:   logic configin0_rdy0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:   logic configin0_rdy0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:   logic [4:0] configin1_buffer1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:   logic [4:0] configin1_buffer1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:   logic configin1_buffer1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:   logic [6:0] configin1_size1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:   logic [6:0] configin1_size1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:   logic configin1_size1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:   logic configin1_pend1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:   logic configin1_pend1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:   logic configin1_pend1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:   logic configin1_rdy1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:   logic configin1_rdy1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:   logic configin1_rdy1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 446:   logic [4:0] configin2_buffer2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 447:   logic [4:0] configin2_buffer2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:   logic configin2_buffer2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:   logic [6:0] configin2_size2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:   logic [6:0] configin2_size2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:   logic configin2_size2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:   logic configin2_pend2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:   logic configin2_pend2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:   logic configin2_pend2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:   logic configin2_rdy2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:   logic configin2_rdy2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:   logic configin2_rdy2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:   logic [4:0] configin3_buffer3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:   logic [4:0] configin3_buffer3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:   logic configin3_buffer3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 461:   logic [6:0] configin3_size3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:   logic [6:0] configin3_size3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:   logic configin3_size3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:   logic configin3_pend3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:   logic configin3_pend3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:   logic configin3_pend3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:   logic configin3_rdy3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:   logic configin3_rdy3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:   logic configin3_rdy3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:   logic [4:0] configin4_buffer4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:   logic [4:0] configin4_buffer4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:   logic configin4_buffer4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 473:   logic [6:0] configin4_size4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:   logic [6:0] configin4_size4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:   logic configin4_size4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:   logic configin4_pend4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:   logic configin4_pend4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:   logic configin4_pend4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:   logic configin4_rdy4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:   logic configin4_rdy4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:   logic configin4_rdy4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:   logic [4:0] configin5_buffer5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:   logic [4:0] configin5_buffer5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:   logic configin5_buffer5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:   logic [6:0] configin5_size5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:   logic [6:0] configin5_size5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:   logic configin5_size5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:   logic configin5_pend5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:   logic configin5_pend5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 490:   logic configin5_pend5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:   logic configin5_rdy5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 492:   logic configin5_rdy5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:   logic configin5_rdy5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:   logic [4:0] configin6_buffer6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:   logic [4:0] configin6_buffer6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:   logic configin6_buffer6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:   logic [6:0] configin6_size6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 498:   logic [6:0] configin6_size6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 499:   logic configin6_size6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:   logic configin6_pend6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:   logic configin6_pend6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:   logic configin6_pend6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:   logic configin6_rdy6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:   logic configin6_rdy6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:   logic configin6_rdy6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:   logic [4:0] configin7_buffer7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:   logic [4:0] configin7_buffer7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:   logic configin7_buffer7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 509:   logic [6:0] configin7_size7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 510:   logic [6:0] configin7_size7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:   logic configin7_size7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:   logic configin7_pend7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:   logic configin7_pend7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:   logic configin7_pend7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:   logic configin7_rdy7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:   logic configin7_rdy7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:   logic configin7_rdy7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:   logic [4:0] configin8_buffer8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:   logic [4:0] configin8_buffer8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:   logic configin8_buffer8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:   logic [6:0] configin8_size8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:   logic [6:0] configin8_size8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:   logic configin8_size8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 524:   logic configin8_pend8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 525:   logic configin8_pend8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 526:   logic configin8_pend8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 527:   logic configin8_rdy8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   logic configin8_rdy8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:   logic configin8_rdy8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:   logic [4:0] configin9_buffer9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:   logic [4:0] configin9_buffer9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:   logic configin9_buffer9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:   logic [6:0] configin9_size9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:   logic [6:0] configin9_size9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:   logic configin9_size9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:   logic configin9_pend9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:   logic configin9_pend9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:   logic configin9_pend9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 539:   logic configin9_rdy9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 540:   logic configin9_rdy9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 541:   logic configin9_rdy9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 542:   logic [4:0] configin10_buffer10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:   logic [4:0] configin10_buffer10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:   logic configin10_buffer10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:   logic [6:0] configin10_size10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:   logic [6:0] configin10_size10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:   logic configin10_size10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:   logic configin10_pend10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:   logic configin10_pend10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:   logic configin10_pend10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:   logic configin10_rdy10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 552:   logic configin10_rdy10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 553:   logic configin10_rdy10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:   logic [4:0] configin11_buffer11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:   logic [4:0] configin11_buffer11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:   logic configin11_buffer11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:   logic [6:0] configin11_size11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:   logic [6:0] configin11_size11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:   logic configin11_size11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:   logic configin11_pend11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:   logic configin11_pend11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:   logic configin11_pend11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:   logic configin11_rdy11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:   logic configin11_rdy11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:   logic configin11_rdy11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:   logic iso_iso0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 567:   logic iso_iso0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:   logic iso_iso0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 569:   logic iso_iso1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 570:   logic iso_iso1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:   logic iso_iso1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:   logic iso_iso2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:   logic iso_iso2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:   logic iso_iso2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:   logic iso_iso3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 576:   logic iso_iso3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:   logic iso_iso3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 578:   logic iso_iso4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 579:   logic iso_iso4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:   logic iso_iso4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:   logic iso_iso5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:   logic iso_iso5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:   logic iso_iso5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:   logic iso_iso6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:   logic iso_iso6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:   logic iso_iso6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:   logic iso_iso7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:   logic iso_iso7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:   logic iso_iso7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:   logic iso_iso8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:   logic iso_iso8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:   logic iso_iso8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:   logic iso_iso9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:   logic iso_iso9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 595:   logic iso_iso9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 596:   logic iso_iso10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 597:   logic iso_iso10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 598:   logic iso_iso10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:   logic iso_iso11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 600:   logic iso_iso11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:   logic iso_iso11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 602:   logic data_toggle_clear_clear0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:   logic data_toggle_clear_clear0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:   logic data_toggle_clear_clear1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:   logic data_toggle_clear_clear1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:   logic data_toggle_clear_clear2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:   logic data_toggle_clear_clear2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:   logic data_toggle_clear_clear3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:   logic data_toggle_clear_clear3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:   logic data_toggle_clear_clear4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:   logic data_toggle_clear_clear4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:   logic data_toggle_clear_clear5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:   logic data_toggle_clear_clear5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:   logic data_toggle_clear_clear6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:   logic data_toggle_clear_clear6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:   logic data_toggle_clear_clear7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:   logic data_toggle_clear_clear7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:   logic data_toggle_clear_clear8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:   logic data_toggle_clear_clear8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:   logic data_toggle_clear_clear9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 621:   logic data_toggle_clear_clear9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 622:   logic data_toggle_clear_clear10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:   logic data_toggle_clear_clear10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:   logic data_toggle_clear_clear11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:   logic data_toggle_clear_clear11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:   logic phy_config_rx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:   logic phy_config_rx_differential_mode_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:   logic phy_config_rx_differential_mode_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:   logic phy_config_tx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 630:   logic phy_config_tx_differential_mode_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 631:   logic phy_config_tx_differential_mode_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:   logic phy_config_eop_single_bit_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:   logic phy_config_eop_single_bit_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:   logic phy_config_eop_single_bit_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:   logic phy_config_override_pwr_sense_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:   logic phy_config_override_pwr_sense_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:   logic phy_config_override_pwr_sense_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:   logic phy_config_override_pwr_sense_val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:   logic phy_config_override_pwr_sense_val_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:   logic phy_config_override_pwr_sense_val_we;</pre>
<pre style="margin:0; padding:0 "> 641: </pre>
<pre style="margin:0; padding:0 "> 642:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 643:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 644: </pre>
<pre style="margin:0; padding:0 "> 645:   //   F[pkt_received]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 646:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 647:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 648:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:   ) u_intr_state_pkt_received (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 653: </pre>
<pre style="margin:0; padding:0 "> 654:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:     .we     (intr_state_pkt_received_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .wd     (intr_state_pkt_received_wd),</pre>
<pre style="margin:0; padding:0 "> 657: </pre>
<pre style="margin:0; padding:0 "> 658:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .de     (hw2reg.intr_state.pkt_received.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:     .d      (hw2reg.intr_state.pkt_received.d ),</pre>
<pre style="margin:0; padding:0 "> 661: </pre>
<pre style="margin:0; padding:0 "> 662:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:     .q      (reg2hw.intr_state.pkt_received.q ),</pre>
<pre style="margin:0; padding:0 "> 665: </pre>
<pre style="margin:0; padding:0 "> 666:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:     .qs     (intr_state_pkt_received_qs)</pre>
<pre style="margin:0; padding:0 "> 668:   );</pre>
<pre style="margin:0; padding:0 "> 669: </pre>
<pre style="margin:0; padding:0 "> 670: </pre>
<pre style="margin:0; padding:0 "> 671:   //   F[pkt_sent]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 676:   ) u_intr_state_pkt_sent (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 678:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 679: </pre>
<pre style="margin:0; padding:0 "> 680:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:     .we     (intr_state_pkt_sent_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:     .wd     (intr_state_pkt_sent_wd),</pre>
<pre style="margin:0; padding:0 "> 683: </pre>
<pre style="margin:0; padding:0 "> 684:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:     .de     (hw2reg.intr_state.pkt_sent.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .d      (hw2reg.intr_state.pkt_sent.d ),</pre>
<pre style="margin:0; padding:0 "> 687: </pre>
<pre style="margin:0; padding:0 "> 688:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:     .q      (reg2hw.intr_state.pkt_sent.q ),</pre>
<pre style="margin:0; padding:0 "> 691: </pre>
<pre style="margin:0; padding:0 "> 692:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 693:     .qs     (intr_state_pkt_sent_qs)</pre>
<pre style="margin:0; padding:0 "> 694:   );</pre>
<pre style="margin:0; padding:0 "> 695: </pre>
<pre style="margin:0; padding:0 "> 696: </pre>
<pre style="margin:0; padding:0 "> 697:   //   F[disconnected]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:   ) u_intr_state_disconnected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 705: </pre>
<pre style="margin:0; padding:0 "> 706:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:     .we     (intr_state_disconnected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:     .wd     (intr_state_disconnected_wd),</pre>
<pre style="margin:0; padding:0 "> 709: </pre>
<pre style="margin:0; padding:0 "> 710:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:     .de     (hw2reg.intr_state.disconnected.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:     .d      (hw2reg.intr_state.disconnected.d ),</pre>
<pre style="margin:0; padding:0 "> 713: </pre>
<pre style="margin:0; padding:0 "> 714:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:     .q      (reg2hw.intr_state.disconnected.q ),</pre>
<pre style="margin:0; padding:0 "> 717: </pre>
<pre style="margin:0; padding:0 "> 718:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:     .qs     (intr_state_disconnected_qs)</pre>
<pre style="margin:0; padding:0 "> 720:   );</pre>
<pre style="margin:0; padding:0 "> 721: </pre>
<pre style="margin:0; padding:0 "> 722: </pre>
<pre style="margin:0; padding:0 "> 723:   //   F[host_lost]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 726:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:   ) u_intr_state_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 729:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 730:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 731: </pre>
<pre style="margin:0; padding:0 "> 732:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:     .we     (intr_state_host_lost_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:     .wd     (intr_state_host_lost_wd),</pre>
<pre style="margin:0; padding:0 "> 735: </pre>
<pre style="margin:0; padding:0 "> 736:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:     .de     (hw2reg.intr_state.host_lost.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .d      (hw2reg.intr_state.host_lost.d ),</pre>
<pre style="margin:0; padding:0 "> 739: </pre>
<pre style="margin:0; padding:0 "> 740:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .q      (reg2hw.intr_state.host_lost.q ),</pre>
<pre style="margin:0; padding:0 "> 743: </pre>
<pre style="margin:0; padding:0 "> 744:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:     .qs     (intr_state_host_lost_qs)</pre>
<pre style="margin:0; padding:0 "> 746:   );</pre>
<pre style="margin:0; padding:0 "> 747: </pre>
<pre style="margin:0; padding:0 "> 748: </pre>
<pre style="margin:0; padding:0 "> 749:   //   F[link_reset]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 751:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 752:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:   ) u_intr_state_link_reset (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 757: </pre>
<pre style="margin:0; padding:0 "> 758:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .we     (intr_state_link_reset_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:     .wd     (intr_state_link_reset_wd),</pre>
<pre style="margin:0; padding:0 "> 761: </pre>
<pre style="margin:0; padding:0 "> 762:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 763:     .de     (hw2reg.intr_state.link_reset.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:     .d      (hw2reg.intr_state.link_reset.d ),</pre>
<pre style="margin:0; padding:0 "> 765: </pre>
<pre style="margin:0; padding:0 "> 766:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .q      (reg2hw.intr_state.link_reset.q ),</pre>
<pre style="margin:0; padding:0 "> 769: </pre>
<pre style="margin:0; padding:0 "> 770:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .qs     (intr_state_link_reset_qs)</pre>
<pre style="margin:0; padding:0 "> 772:   );</pre>
<pre style="margin:0; padding:0 "> 773: </pre>
<pre style="margin:0; padding:0 "> 774: </pre>
<pre style="margin:0; padding:0 "> 775:   //   F[link_suspend]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 776:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 777:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 778:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 779:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 780:   ) u_intr_state_link_suspend (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 783: </pre>
<pre style="margin:0; padding:0 "> 784:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .we     (intr_state_link_suspend_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .wd     (intr_state_link_suspend_wd),</pre>
<pre style="margin:0; padding:0 "> 787: </pre>
<pre style="margin:0; padding:0 "> 788:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .de     (hw2reg.intr_state.link_suspend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 790:     .d      (hw2reg.intr_state.link_suspend.d ),</pre>
<pre style="margin:0; padding:0 "> 791: </pre>
<pre style="margin:0; padding:0 "> 792:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 793:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 794:     .q      (reg2hw.intr_state.link_suspend.q ),</pre>
<pre style="margin:0; padding:0 "> 795: </pre>
<pre style="margin:0; padding:0 "> 796:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:     .qs     (intr_state_link_suspend_qs)</pre>
<pre style="margin:0; padding:0 "> 798:   );</pre>
<pre style="margin:0; padding:0 "> 799: </pre>
<pre style="margin:0; padding:0 "> 800: </pre>
<pre style="margin:0; padding:0 "> 801:   //   F[link_resume]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 804:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 805:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 806:   ) u_intr_state_link_resume (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 807:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 808:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 809: </pre>
<pre style="margin:0; padding:0 "> 810:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:     .we     (intr_state_link_resume_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 812:     .wd     (intr_state_link_resume_wd),</pre>
<pre style="margin:0; padding:0 "> 813: </pre>
<pre style="margin:0; padding:0 "> 814:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:     .de     (hw2reg.intr_state.link_resume.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .d      (hw2reg.intr_state.link_resume.d ),</pre>
<pre style="margin:0; padding:0 "> 817: </pre>
<pre style="margin:0; padding:0 "> 818:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:     .q      (reg2hw.intr_state.link_resume.q ),</pre>
<pre style="margin:0; padding:0 "> 821: </pre>
<pre style="margin:0; padding:0 "> 822:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:     .qs     (intr_state_link_resume_qs)</pre>
<pre style="margin:0; padding:0 "> 824:   );</pre>
<pre style="margin:0; padding:0 "> 825: </pre>
<pre style="margin:0; padding:0 "> 826: </pre>
<pre style="margin:0; padding:0 "> 827:   //   F[av_empty]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 828:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 829:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 830:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:   ) u_intr_state_av_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 833:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 835: </pre>
<pre style="margin:0; padding:0 "> 836:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:     .we     (intr_state_av_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 838:     .wd     (intr_state_av_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 839: </pre>
<pre style="margin:0; padding:0 "> 840:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 841:     .de     (hw2reg.intr_state.av_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 842:     .d      (hw2reg.intr_state.av_empty.d ),</pre>
<pre style="margin:0; padding:0 "> 843: </pre>
<pre style="margin:0; padding:0 "> 844:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:     .q      (reg2hw.intr_state.av_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 847: </pre>
<pre style="margin:0; padding:0 "> 848:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .qs     (intr_state_av_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 850:   );</pre>
<pre style="margin:0; padding:0 "> 851: </pre>
<pre style="margin:0; padding:0 "> 852: </pre>
<pre style="margin:0; padding:0 "> 853:   //   F[rx_full]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 854:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 855:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 856:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 857:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 858:   ) u_intr_state_rx_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 859:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 861: </pre>
<pre style="margin:0; padding:0 "> 862:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:     .we     (intr_state_rx_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:     .wd     (intr_state_rx_full_wd),</pre>
<pre style="margin:0; padding:0 "> 865: </pre>
<pre style="margin:0; padding:0 "> 866:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:     .de     (hw2reg.intr_state.rx_full.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:     .d      (hw2reg.intr_state.rx_full.d ),</pre>
<pre style="margin:0; padding:0 "> 869: </pre>
<pre style="margin:0; padding:0 "> 870:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 872:     .q      (reg2hw.intr_state.rx_full.q ),</pre>
<pre style="margin:0; padding:0 "> 873: </pre>
<pre style="margin:0; padding:0 "> 874:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:     .qs     (intr_state_rx_full_qs)</pre>
<pre style="margin:0; padding:0 "> 876:   );</pre>
<pre style="margin:0; padding:0 "> 877: </pre>
<pre style="margin:0; padding:0 "> 878: </pre>
<pre style="margin:0; padding:0 "> 879:   //   F[av_overflow]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 880:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 881:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 882:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 883:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 884:   ) u_intr_state_av_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 885:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 887: </pre>
<pre style="margin:0; padding:0 "> 888:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:     .we     (intr_state_av_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:     .wd     (intr_state_av_overflow_wd),</pre>
<pre style="margin:0; padding:0 "> 891: </pre>
<pre style="margin:0; padding:0 "> 892:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:     .de     (hw2reg.intr_state.av_overflow.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:     .d      (hw2reg.intr_state.av_overflow.d ),</pre>
<pre style="margin:0; padding:0 "> 895: </pre>
<pre style="margin:0; padding:0 "> 896:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 897:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 898:     .q      (reg2hw.intr_state.av_overflow.q ),</pre>
<pre style="margin:0; padding:0 "> 899: </pre>
<pre style="margin:0; padding:0 "> 900:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:     .qs     (intr_state_av_overflow_qs)</pre>
<pre style="margin:0; padding:0 "> 902:   );</pre>
<pre style="margin:0; padding:0 "> 903: </pre>
<pre style="margin:0; padding:0 "> 904: </pre>
<pre style="margin:0; padding:0 "> 905:   //   F[link_in_err]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 906:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 907:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 908:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 909:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 910:   ) u_intr_state_link_in_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 911:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 912:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 913: </pre>
<pre style="margin:0; padding:0 "> 914:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 915:     .we     (intr_state_link_in_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 916:     .wd     (intr_state_link_in_err_wd),</pre>
<pre style="margin:0; padding:0 "> 917: </pre>
<pre style="margin:0; padding:0 "> 918:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 919:     .de     (hw2reg.intr_state.link_in_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 920:     .d      (hw2reg.intr_state.link_in_err.d ),</pre>
<pre style="margin:0; padding:0 "> 921: </pre>
<pre style="margin:0; padding:0 "> 922:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 923:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:     .q      (reg2hw.intr_state.link_in_err.q ),</pre>
<pre style="margin:0; padding:0 "> 925: </pre>
<pre style="margin:0; padding:0 "> 926:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .qs     (intr_state_link_in_err_qs)</pre>
<pre style="margin:0; padding:0 "> 928:   );</pre>
<pre style="margin:0; padding:0 "> 929: </pre>
<pre style="margin:0; padding:0 "> 930: </pre>
<pre style="margin:0; padding:0 "> 931:   //   F[rx_crc_err]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 933:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 934:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 936:   ) u_intr_state_rx_crc_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 937:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 939: </pre>
<pre style="margin:0; padding:0 "> 940:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 941:     .we     (intr_state_rx_crc_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:     .wd     (intr_state_rx_crc_err_wd),</pre>
<pre style="margin:0; padding:0 "> 943: </pre>
<pre style="margin:0; padding:0 "> 944:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 945:     .de     (hw2reg.intr_state.rx_crc_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 946:     .d      (hw2reg.intr_state.rx_crc_err.d ),</pre>
<pre style="margin:0; padding:0 "> 947: </pre>
<pre style="margin:0; padding:0 "> 948:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:     .q      (reg2hw.intr_state.rx_crc_err.q ),</pre>
<pre style="margin:0; padding:0 "> 951: </pre>
<pre style="margin:0; padding:0 "> 952:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     .qs     (intr_state_rx_crc_err_qs)</pre>
<pre style="margin:0; padding:0 "> 954:   );</pre>
<pre style="margin:0; padding:0 "> 955: </pre>
<pre style="margin:0; padding:0 "> 956: </pre>
<pre style="margin:0; padding:0 "> 957:   //   F[rx_pid_err]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 958:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 960:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 961:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 962:   ) u_intr_state_rx_pid_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 963:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 965: </pre>
<pre style="margin:0; padding:0 "> 966:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     .we     (intr_state_rx_pid_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     .wd     (intr_state_rx_pid_err_wd),</pre>
<pre style="margin:0; padding:0 "> 969: </pre>
<pre style="margin:0; padding:0 "> 970:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     .de     (hw2reg.intr_state.rx_pid_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 972:     .d      (hw2reg.intr_state.rx_pid_err.d ),</pre>
<pre style="margin:0; padding:0 "> 973: </pre>
<pre style="margin:0; padding:0 "> 974:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 975:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:     .q      (reg2hw.intr_state.rx_pid_err.q ),</pre>
<pre style="margin:0; padding:0 "> 977: </pre>
<pre style="margin:0; padding:0 "> 978:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 979:     .qs     (intr_state_rx_pid_err_qs)</pre>
<pre style="margin:0; padding:0 "> 980:   );</pre>
<pre style="margin:0; padding:0 "> 981: </pre>
<pre style="margin:0; padding:0 "> 982: </pre>
<pre style="margin:0; padding:0 "> 983:   //   F[rx_bitstuff_err]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 984:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 986:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 987:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 988:   ) u_intr_state_rx_bitstuff_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 989:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 990:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 991: </pre>
<pre style="margin:0; padding:0 "> 992:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:     .we     (intr_state_rx_bitstuff_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:     .wd     (intr_state_rx_bitstuff_err_wd),</pre>
<pre style="margin:0; padding:0 "> 995: </pre>
<pre style="margin:0; padding:0 "> 996:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:     .de     (hw2reg.intr_state.rx_bitstuff_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 998:     .d      (hw2reg.intr_state.rx_bitstuff_err.d ),</pre>
<pre style="margin:0; padding:0 "> 999: </pre>
<pre style="margin:0; padding:0 ">1000:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1001:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:     .q      (reg2hw.intr_state.rx_bitstuff_err.q ),</pre>
<pre style="margin:0; padding:0 ">1003: </pre>
<pre style="margin:0; padding:0 ">1004:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1005:     .qs     (intr_state_rx_bitstuff_err_qs)</pre>
<pre style="margin:0; padding:0 ">1006:   );</pre>
<pre style="margin:0; padding:0 ">1007: </pre>
<pre style="margin:0; padding:0 ">1008: </pre>
<pre style="margin:0; padding:0 ">1009:   //   F[frame]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:   ) u_intr_state_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1015:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1016:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1017: </pre>
<pre style="margin:0; padding:0 ">1018:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1019:     .we     (intr_state_frame_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1020:     .wd     (intr_state_frame_wd),</pre>
<pre style="margin:0; padding:0 ">1021: </pre>
<pre style="margin:0; padding:0 ">1022:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:     .de     (hw2reg.intr_state.frame.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:     .d      (hw2reg.intr_state.frame.d ),</pre>
<pre style="margin:0; padding:0 ">1025: </pre>
<pre style="margin:0; padding:0 ">1026:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1027:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:     .q      (reg2hw.intr_state.frame.q ),</pre>
<pre style="margin:0; padding:0 ">1029: </pre>
<pre style="margin:0; padding:0 ">1030:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1031:     .qs     (intr_state_frame_qs)</pre>
<pre style="margin:0; padding:0 ">1032:   );</pre>
<pre style="margin:0; padding:0 ">1033: </pre>
<pre style="margin:0; padding:0 ">1034: </pre>
<pre style="margin:0; padding:0 ">1035:   //   F[connected]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:   ) u_intr_state_connected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1041:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1042:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1043: </pre>
<pre style="margin:0; padding:0 ">1044:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:     .we     (intr_state_connected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:     .wd     (intr_state_connected_wd),</pre>
<pre style="margin:0; padding:0 ">1047: </pre>
<pre style="margin:0; padding:0 ">1048:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1049:     .de     (hw2reg.intr_state.connected.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1050:     .d      (hw2reg.intr_state.connected.d ),</pre>
<pre style="margin:0; padding:0 ">1051: </pre>
<pre style="margin:0; padding:0 ">1052:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:     .q      (reg2hw.intr_state.connected.q ),</pre>
<pre style="margin:0; padding:0 ">1055: </pre>
<pre style="margin:0; padding:0 ">1056:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:     .qs     (intr_state_connected_qs)</pre>
<pre style="margin:0; padding:0 ">1058:   );</pre>
<pre style="margin:0; padding:0 ">1059: </pre>
<pre style="margin:0; padding:0 ">1060: </pre>
<pre style="margin:0; padding:0 ">1061:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 ">1062: </pre>
<pre style="margin:0; padding:0 ">1063:   //   F[pkt_received]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1065:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1066:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1067:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:   ) u_intr_enable_pkt_received (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1069:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1071: </pre>
<pre style="margin:0; padding:0 ">1072:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1073:     .we     (intr_enable_pkt_received_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:     .wd     (intr_enable_pkt_received_wd),</pre>
<pre style="margin:0; padding:0 ">1075: </pre>
<pre style="margin:0; padding:0 ">1076:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1078:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1079: </pre>
<pre style="margin:0; padding:0 ">1080:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:     .q      (reg2hw.intr_enable.pkt_received.q ),</pre>
<pre style="margin:0; padding:0 ">1083: </pre>
<pre style="margin:0; padding:0 ">1084:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:     .qs     (intr_enable_pkt_received_qs)</pre>
<pre style="margin:0; padding:0 ">1086:   );</pre>
<pre style="margin:0; padding:0 ">1087: </pre>
<pre style="margin:0; padding:0 ">1088: </pre>
<pre style="margin:0; padding:0 ">1089:   //   F[pkt_sent]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1091:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1092:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1094:   ) u_intr_enable_pkt_sent (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1095:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1096:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1097: </pre>
<pre style="margin:0; padding:0 ">1098:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:     .we     (intr_enable_pkt_sent_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:     .wd     (intr_enable_pkt_sent_wd),</pre>
<pre style="margin:0; padding:0 ">1101: </pre>
<pre style="margin:0; padding:0 ">1102:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1104:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1105: </pre>
<pre style="margin:0; padding:0 ">1106:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1108:     .q      (reg2hw.intr_enable.pkt_sent.q ),</pre>
<pre style="margin:0; padding:0 ">1109: </pre>
<pre style="margin:0; padding:0 ">1110:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1111:     .qs     (intr_enable_pkt_sent_qs)</pre>
<pre style="margin:0; padding:0 ">1112:   );</pre>
<pre style="margin:0; padding:0 ">1113: </pre>
<pre style="margin:0; padding:0 ">1114: </pre>
<pre style="margin:0; padding:0 ">1115:   //   F[disconnected]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1116:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1118:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1120:   ) u_intr_enable_disconnected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1121:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1122:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1123: </pre>
<pre style="margin:0; padding:0 ">1124:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1125:     .we     (intr_enable_disconnected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:     .wd     (intr_enable_disconnected_wd),</pre>
<pre style="margin:0; padding:0 ">1127: </pre>
<pre style="margin:0; padding:0 ">1128:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1131: </pre>
<pre style="margin:0; padding:0 ">1132:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1133:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1134:     .q      (reg2hw.intr_enable.disconnected.q ),</pre>
<pre style="margin:0; padding:0 ">1135: </pre>
<pre style="margin:0; padding:0 ">1136:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1137:     .qs     (intr_enable_disconnected_qs)</pre>
<pre style="margin:0; padding:0 ">1138:   );</pre>
<pre style="margin:0; padding:0 ">1139: </pre>
<pre style="margin:0; padding:0 ">1140: </pre>
<pre style="margin:0; padding:0 ">1141:   //   F[host_lost]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1143:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1145:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:   ) u_intr_enable_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1147:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1148:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1149: </pre>
<pre style="margin:0; padding:0 ">1150:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:     .we     (intr_enable_host_lost_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .wd     (intr_enable_host_lost_wd),</pre>
<pre style="margin:0; padding:0 ">1153: </pre>
<pre style="margin:0; padding:0 ">1154:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1157: </pre>
<pre style="margin:0; padding:0 ">1158:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1159:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1160:     .q      (reg2hw.intr_enable.host_lost.q ),</pre>
<pre style="margin:0; padding:0 ">1161: </pre>
<pre style="margin:0; padding:0 ">1162:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1163:     .qs     (intr_enable_host_lost_qs)</pre>
<pre style="margin:0; padding:0 ">1164:   );</pre>
<pre style="margin:0; padding:0 ">1165: </pre>
<pre style="margin:0; padding:0 ">1166: </pre>
<pre style="margin:0; padding:0 ">1167:   //   F[link_reset]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1170:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1172:   ) u_intr_enable_link_reset (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1173:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1174:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1175: </pre>
<pre style="margin:0; padding:0 ">1176:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .we     (intr_enable_link_reset_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:     .wd     (intr_enable_link_reset_wd),</pre>
<pre style="margin:0; padding:0 ">1179: </pre>
<pre style="margin:0; padding:0 ">1180:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="margin:0; padding:0 ">1184:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1186:     .q      (reg2hw.intr_enable.link_reset.q ),</pre>
<pre style="margin:0; padding:0 ">1187: </pre>
<pre style="margin:0; padding:0 ">1188:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1189:     .qs     (intr_enable_link_reset_qs)</pre>
<pre style="margin:0; padding:0 ">1190:   );</pre>
<pre style="margin:0; padding:0 ">1191: </pre>
<pre style="margin:0; padding:0 ">1192: </pre>
<pre style="margin:0; padding:0 ">1193:   //   F[link_suspend]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1195:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1198:   ) u_intr_enable_link_suspend (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1199:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1200:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1201: </pre>
<pre style="margin:0; padding:0 ">1202:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .we     (intr_enable_link_suspend_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1204:     .wd     (intr_enable_link_suspend_wd),</pre>
<pre style="margin:0; padding:0 ">1205: </pre>
<pre style="margin:0; padding:0 ">1206:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1207:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1208:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1209: </pre>
<pre style="margin:0; padding:0 ">1210:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1211:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1212:     .q      (reg2hw.intr_enable.link_suspend.q ),</pre>
<pre style="margin:0; padding:0 ">1213: </pre>
<pre style="margin:0; padding:0 ">1214:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1215:     .qs     (intr_enable_link_suspend_qs)</pre>
<pre style="margin:0; padding:0 ">1216:   );</pre>
<pre style="margin:0; padding:0 ">1217: </pre>
<pre style="margin:0; padding:0 ">1218: </pre>
<pre style="margin:0; padding:0 ">1219:   //   F[link_resume]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1220:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1221:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1222:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1223:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1224:   ) u_intr_enable_link_resume (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1225:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1226:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1227: </pre>
<pre style="margin:0; padding:0 ">1228:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1229:     .we     (intr_enable_link_resume_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1230:     .wd     (intr_enable_link_resume_wd),</pre>
<pre style="margin:0; padding:0 ">1231: </pre>
<pre style="margin:0; padding:0 ">1232:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1233:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1234:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1235: </pre>
<pre style="margin:0; padding:0 ">1236:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1237:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1238:     .q      (reg2hw.intr_enable.link_resume.q ),</pre>
<pre style="margin:0; padding:0 ">1239: </pre>
<pre style="margin:0; padding:0 ">1240:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1241:     .qs     (intr_enable_link_resume_qs)</pre>
<pre style="margin:0; padding:0 ">1242:   );</pre>
<pre style="margin:0; padding:0 ">1243: </pre>
<pre style="margin:0; padding:0 ">1244: </pre>
<pre style="margin:0; padding:0 ">1245:   //   F[av_empty]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1247:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1250:   ) u_intr_enable_av_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1251:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1253: </pre>
<pre style="margin:0; padding:0 ">1254:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1255:     .we     (intr_enable_av_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1256:     .wd     (intr_enable_av_empty_wd),</pre>
<pre style="margin:0; padding:0 ">1257: </pre>
<pre style="margin:0; padding:0 ">1258:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1259:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1260:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1261: </pre>
<pre style="margin:0; padding:0 ">1262:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1263:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1264:     .q      (reg2hw.intr_enable.av_empty.q ),</pre>
<pre style="margin:0; padding:0 ">1265: </pre>
<pre style="margin:0; padding:0 ">1266:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1267:     .qs     (intr_enable_av_empty_qs)</pre>
<pre style="margin:0; padding:0 ">1268:   );</pre>
<pre style="margin:0; padding:0 ">1269: </pre>
<pre style="margin:0; padding:0 ">1270: </pre>
<pre style="margin:0; padding:0 ">1271:   //   F[rx_full]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1272:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1273:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1274:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1275:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1276:   ) u_intr_enable_rx_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1277:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1278:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1279: </pre>
<pre style="margin:0; padding:0 ">1280:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1281:     .we     (intr_enable_rx_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1282:     .wd     (intr_enable_rx_full_wd),</pre>
<pre style="margin:0; padding:0 ">1283: </pre>
<pre style="margin:0; padding:0 ">1284:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1285:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1286:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1287: </pre>
<pre style="margin:0; padding:0 ">1288:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1290:     .q      (reg2hw.intr_enable.rx_full.q ),</pre>
<pre style="margin:0; padding:0 ">1291: </pre>
<pre style="margin:0; padding:0 ">1292:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1293:     .qs     (intr_enable_rx_full_qs)</pre>
<pre style="margin:0; padding:0 ">1294:   );</pre>
<pre style="margin:0; padding:0 ">1295: </pre>
<pre style="margin:0; padding:0 ">1296: </pre>
<pre style="margin:0; padding:0 ">1297:   //   F[av_overflow]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1298:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1299:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1300:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1301:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1302:   ) u_intr_enable_av_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1303:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1304:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1305: </pre>
<pre style="margin:0; padding:0 ">1306:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:     .we     (intr_enable_av_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1308:     .wd     (intr_enable_av_overflow_wd),</pre>
<pre style="margin:0; padding:0 ">1309: </pre>
<pre style="margin:0; padding:0 ">1310:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1311:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1312:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1313: </pre>
<pre style="margin:0; padding:0 ">1314:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1315:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1316:     .q      (reg2hw.intr_enable.av_overflow.q ),</pre>
<pre style="margin:0; padding:0 ">1317: </pre>
<pre style="margin:0; padding:0 ">1318:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1319:     .qs     (intr_enable_av_overflow_qs)</pre>
<pre style="margin:0; padding:0 ">1320:   );</pre>
<pre style="margin:0; padding:0 ">1321: </pre>
<pre style="margin:0; padding:0 ">1322: </pre>
<pre style="margin:0; padding:0 ">1323:   //   F[link_in_err]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1324:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1325:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1326:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1327:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1328:   ) u_intr_enable_link_in_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1329:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1330:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1331: </pre>
<pre style="margin:0; padding:0 ">1332:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1333:     .we     (intr_enable_link_in_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1334:     .wd     (intr_enable_link_in_err_wd),</pre>
<pre style="margin:0; padding:0 ">1335: </pre>
<pre style="margin:0; padding:0 ">1336:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1337:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1338:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1339: </pre>
<pre style="margin:0; padding:0 ">1340:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1341:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1342:     .q      (reg2hw.intr_enable.link_in_err.q ),</pre>
<pre style="margin:0; padding:0 ">1343: </pre>
<pre style="margin:0; padding:0 ">1344:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1345:     .qs     (intr_enable_link_in_err_qs)</pre>
<pre style="margin:0; padding:0 ">1346:   );</pre>
<pre style="margin:0; padding:0 ">1347: </pre>
<pre style="margin:0; padding:0 ">1348: </pre>
<pre style="margin:0; padding:0 ">1349:   //   F[rx_crc_err]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1350:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1351:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1352:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1353:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1354:   ) u_intr_enable_rx_crc_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1355:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1356:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1357: </pre>
<pre style="margin:0; padding:0 ">1358:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:     .we     (intr_enable_rx_crc_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:     .wd     (intr_enable_rx_crc_err_wd),</pre>
<pre style="margin:0; padding:0 ">1361: </pre>
<pre style="margin:0; padding:0 ">1362:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1363:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1364:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1365: </pre>
<pre style="margin:0; padding:0 ">1366:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1367:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1368:     .q      (reg2hw.intr_enable.rx_crc_err.q ),</pre>
<pre style="margin:0; padding:0 ">1369: </pre>
<pre style="margin:0; padding:0 ">1370:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1371:     .qs     (intr_enable_rx_crc_err_qs)</pre>
<pre style="margin:0; padding:0 ">1372:   );</pre>
<pre style="margin:0; padding:0 ">1373: </pre>
<pre style="margin:0; padding:0 ">1374: </pre>
<pre style="margin:0; padding:0 ">1375:   //   F[rx_pid_err]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1376:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1377:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1378:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1379:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1380:   ) u_intr_enable_rx_pid_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1381:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1382:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1383: </pre>
<pre style="margin:0; padding:0 ">1384:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:     .we     (intr_enable_rx_pid_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1386:     .wd     (intr_enable_rx_pid_err_wd),</pre>
<pre style="margin:0; padding:0 ">1387: </pre>
<pre style="margin:0; padding:0 ">1388:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1390:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1391: </pre>
<pre style="margin:0; padding:0 ">1392:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1393:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1394:     .q      (reg2hw.intr_enable.rx_pid_err.q ),</pre>
<pre style="margin:0; padding:0 ">1395: </pre>
<pre style="margin:0; padding:0 ">1396:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1397:     .qs     (intr_enable_rx_pid_err_qs)</pre>
<pre style="margin:0; padding:0 ">1398:   );</pre>
<pre style="margin:0; padding:0 ">1399: </pre>
<pre style="margin:0; padding:0 ">1400: </pre>
<pre style="margin:0; padding:0 ">1401:   //   F[rx_bitstuff_err]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1403:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1404:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1406:   ) u_intr_enable_rx_bitstuff_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1408:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1409: </pre>
<pre style="margin:0; padding:0 ">1410:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:     .we     (intr_enable_rx_bitstuff_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1412:     .wd     (intr_enable_rx_bitstuff_err_wd),</pre>
<pre style="margin:0; padding:0 ">1413: </pre>
<pre style="margin:0; padding:0 ">1414:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1415:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1416:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1417: </pre>
<pre style="margin:0; padding:0 ">1418:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1419:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1420:     .q      (reg2hw.intr_enable.rx_bitstuff_err.q ),</pre>
<pre style="margin:0; padding:0 ">1421: </pre>
<pre style="margin:0; padding:0 ">1422:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1423:     .qs     (intr_enable_rx_bitstuff_err_qs)</pre>
<pre style="margin:0; padding:0 ">1424:   );</pre>
<pre style="margin:0; padding:0 ">1425: </pre>
<pre style="margin:0; padding:0 ">1426: </pre>
<pre style="margin:0; padding:0 ">1427:   //   F[frame]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1429:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1430:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1432:   ) u_intr_enable_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1433:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1434:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1435: </pre>
<pre style="margin:0; padding:0 ">1436:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1437:     .we     (intr_enable_frame_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1438:     .wd     (intr_enable_frame_wd),</pre>
<pre style="margin:0; padding:0 ">1439: </pre>
<pre style="margin:0; padding:0 ">1440:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1441:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1442:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1443: </pre>
<pre style="margin:0; padding:0 ">1444:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1445:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:     .q      (reg2hw.intr_enable.frame.q ),</pre>
<pre style="margin:0; padding:0 ">1447: </pre>
<pre style="margin:0; padding:0 ">1448:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1449:     .qs     (intr_enable_frame_qs)</pre>
<pre style="margin:0; padding:0 ">1450:   );</pre>
<pre style="margin:0; padding:0 ">1451: </pre>
<pre style="margin:0; padding:0 ">1452: </pre>
<pre style="margin:0; padding:0 ">1453:   //   F[connected]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1454:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1455:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1456:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1457:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1458:   ) u_intr_enable_connected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1459:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1460:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1461: </pre>
<pre style="margin:0; padding:0 ">1462:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1463:     .we     (intr_enable_connected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:     .wd     (intr_enable_connected_wd),</pre>
<pre style="margin:0; padding:0 ">1465: </pre>
<pre style="margin:0; padding:0 ">1466:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1467:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1468:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1469: </pre>
<pre style="margin:0; padding:0 ">1470:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1472:     .q      (reg2hw.intr_enable.connected.q ),</pre>
<pre style="margin:0; padding:0 ">1473: </pre>
<pre style="margin:0; padding:0 ">1474:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1475:     .qs     (intr_enable_connected_qs)</pre>
<pre style="margin:0; padding:0 ">1476:   );</pre>
<pre style="margin:0; padding:0 ">1477: </pre>
<pre style="margin:0; padding:0 ">1478: </pre>
<pre style="margin:0; padding:0 ">1479:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 ">1480: </pre>
<pre style="margin:0; padding:0 ">1481:   //   F[pkt_received]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1482:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1483:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1484:   ) u_intr_test_pkt_received (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1485:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1486:     .we     (intr_test_pkt_received_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1487:     .wd     (intr_test_pkt_received_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1488:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1489:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1490:     .qe     (reg2hw.intr_test.pkt_received.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1491:     .q      (reg2hw.intr_test.pkt_received.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1492:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1493:   );</pre>
<pre style="margin:0; padding:0 ">1494: </pre>
<pre style="margin:0; padding:0 ">1495: </pre>
<pre style="margin:0; padding:0 ">1496:   //   F[pkt_sent]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1498:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1499:   ) u_intr_test_pkt_sent (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1501:     .we     (intr_test_pkt_sent_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1502:     .wd     (intr_test_pkt_sent_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1503:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1504:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1505:     .qe     (reg2hw.intr_test.pkt_sent.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:     .q      (reg2hw.intr_test.pkt_sent.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1507:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1508:   );</pre>
<pre style="margin:0; padding:0 ">1509: </pre>
<pre style="margin:0; padding:0 ">1510: </pre>
<pre style="margin:0; padding:0 ">1511:   //   F[disconnected]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1512:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1513:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:   ) u_intr_test_disconnected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1515:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1516:     .we     (intr_test_disconnected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1517:     .wd     (intr_test_disconnected_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1518:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1519:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1520:     .qe     (reg2hw.intr_test.disconnected.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1521:     .q      (reg2hw.intr_test.disconnected.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1522:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1523:   );</pre>
<pre style="margin:0; padding:0 ">1524: </pre>
<pre style="margin:0; padding:0 ">1525: </pre>
<pre style="margin:0; padding:0 ">1526:   //   F[host_lost]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1527:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1529:   ) u_intr_test_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1531:     .we     (intr_test_host_lost_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1532:     .wd     (intr_test_host_lost_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1533:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1534:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:     .qe     (reg2hw.intr_test.host_lost.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1536:     .q      (reg2hw.intr_test.host_lost.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1537:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1538:   );</pre>
<pre style="margin:0; padding:0 ">1539: </pre>
<pre style="margin:0; padding:0 ">1540: </pre>
<pre style="margin:0; padding:0 ">1541:   //   F[link_reset]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1543:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1544:   ) u_intr_test_link_reset (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1545:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1546:     .we     (intr_test_link_reset_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1547:     .wd     (intr_test_link_reset_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1548:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1549:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1550:     .qe     (reg2hw.intr_test.link_reset.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:     .q      (reg2hw.intr_test.link_reset.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1553:   );</pre>
<pre style="margin:0; padding:0 ">1554: </pre>
<pre style="margin:0; padding:0 ">1555: </pre>
<pre style="margin:0; padding:0 ">1556:   //   F[link_suspend]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1557:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1558:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:   ) u_intr_test_link_suspend (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1560:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1561:     .we     (intr_test_link_suspend_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1562:     .wd     (intr_test_link_suspend_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1563:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1564:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1565:     .qe     (reg2hw.intr_test.link_suspend.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1566:     .q      (reg2hw.intr_test.link_suspend.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1568:   );</pre>
<pre style="margin:0; padding:0 ">1569: </pre>
<pre style="margin:0; padding:0 ">1570: </pre>
<pre style="margin:0; padding:0 ">1571:   //   F[link_resume]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1572:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1573:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1574:   ) u_intr_test_link_resume (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1575:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1576:     .we     (intr_test_link_resume_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1577:     .wd     (intr_test_link_resume_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1578:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1579:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:     .qe     (reg2hw.intr_test.link_resume.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:     .q      (reg2hw.intr_test.link_resume.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1583:   );</pre>
<pre style="margin:0; padding:0 ">1584: </pre>
<pre style="margin:0; padding:0 ">1585: </pre>
<pre style="margin:0; padding:0 ">1586:   //   F[av_empty]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1587:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1588:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1589:   ) u_intr_test_av_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1590:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1591:     .we     (intr_test_av_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1592:     .wd     (intr_test_av_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1593:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1594:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1595:     .qe     (reg2hw.intr_test.av_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:     .q      (reg2hw.intr_test.av_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1597:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1598:   );</pre>
<pre style="margin:0; padding:0 ">1599: </pre>
<pre style="margin:0; padding:0 ">1600: </pre>
<pre style="margin:0; padding:0 ">1601:   //   F[rx_full]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1602:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1603:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1604:   ) u_intr_test_rx_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:     .we     (intr_test_rx_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1607:     .wd     (intr_test_rx_full_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1608:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:     .qe     (reg2hw.intr_test.rx_full.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1611:     .q      (reg2hw.intr_test.rx_full.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1612:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1613:   );</pre>
<pre style="margin:0; padding:0 ">1614: </pre>
<pre style="margin:0; padding:0 ">1615: </pre>
<pre style="margin:0; padding:0 ">1616:   //   F[av_overflow]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1617:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1618:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1619:   ) u_intr_test_av_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1620:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1621:     .we     (intr_test_av_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1622:     .wd     (intr_test_av_overflow_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1623:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1624:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1625:     .qe     (reg2hw.intr_test.av_overflow.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1626:     .q      (reg2hw.intr_test.av_overflow.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1627:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1628:   );</pre>
<pre style="margin:0; padding:0 ">1629: </pre>
<pre style="margin:0; padding:0 ">1630: </pre>
<pre style="margin:0; padding:0 ">1631:   //   F[link_in_err]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1632:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1633:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:   ) u_intr_test_link_in_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1636:     .we     (intr_test_link_in_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1637:     .wd     (intr_test_link_in_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1638:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1639:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1640:     .qe     (reg2hw.intr_test.link_in_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1641:     .q      (reg2hw.intr_test.link_in_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1642:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1643:   );</pre>
<pre style="margin:0; padding:0 ">1644: </pre>
<pre style="margin:0; padding:0 ">1645: </pre>
<pre style="margin:0; padding:0 ">1646:   //   F[rx_crc_err]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1647:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:   ) u_intr_test_rx_crc_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:     .we     (intr_test_rx_crc_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1652:     .wd     (intr_test_rx_crc_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1653:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1654:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:     .qe     (reg2hw.intr_test.rx_crc_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:     .q      (reg2hw.intr_test.rx_crc_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1657:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1658:   );</pre>
<pre style="margin:0; padding:0 ">1659: </pre>
<pre style="margin:0; padding:0 ">1660: </pre>
<pre style="margin:0; padding:0 ">1661:   //   F[rx_pid_err]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1662:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1663:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1664:   ) u_intr_test_rx_pid_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1665:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1666:     .we     (intr_test_rx_pid_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1667:     .wd     (intr_test_rx_pid_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1668:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1669:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1670:     .qe     (reg2hw.intr_test.rx_pid_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1671:     .q      (reg2hw.intr_test.rx_pid_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1672:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1673:   );</pre>
<pre style="margin:0; padding:0 ">1674: </pre>
<pre style="margin:0; padding:0 ">1675: </pre>
<pre style="margin:0; padding:0 ">1676:   //   F[rx_bitstuff_err]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1677:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1678:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1679:   ) u_intr_test_rx_bitstuff_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1680:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1681:     .we     (intr_test_rx_bitstuff_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1682:     .wd     (intr_test_rx_bitstuff_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1683:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1684:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1685:     .qe     (reg2hw.intr_test.rx_bitstuff_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1686:     .q      (reg2hw.intr_test.rx_bitstuff_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1687:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1688:   );</pre>
<pre style="margin:0; padding:0 ">1689: </pre>
<pre style="margin:0; padding:0 ">1690: </pre>
<pre style="margin:0; padding:0 ">1691:   //   F[frame]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1692:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1693:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1694:   ) u_intr_test_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1695:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1696:     .we     (intr_test_frame_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1697:     .wd     (intr_test_frame_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1698:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1699:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1700:     .qe     (reg2hw.intr_test.frame.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1701:     .q      (reg2hw.intr_test.frame.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1702:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1703:   );</pre>
<pre style="margin:0; padding:0 ">1704: </pre>
<pre style="margin:0; padding:0 ">1705: </pre>
<pre style="margin:0; padding:0 ">1706:   //   F[connected]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1707:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1708:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1709:   ) u_intr_test_connected (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1710:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1711:     .we     (intr_test_connected_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1712:     .wd     (intr_test_connected_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1713:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1714:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1715:     .qe     (reg2hw.intr_test.connected.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1716:     .q      (reg2hw.intr_test.connected.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1717:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1718:   );</pre>
<pre style="margin:0; padding:0 ">1719: </pre>
<pre style="margin:0; padding:0 ">1720: </pre>
<pre style="margin:0; padding:0 ">1721:   // R[usbctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1722: </pre>
<pre style="margin:0; padding:0 ">1723:   //   F[enable]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1724:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1725:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1726:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1727:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1728:   ) u_usbctrl_enable (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1729:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1730:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1731: </pre>
<pre style="margin:0; padding:0 ">1732:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1733:     .we     (usbctrl_enable_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1734:     .wd     (usbctrl_enable_wd),</pre>
<pre style="margin:0; padding:0 ">1735: </pre>
<pre style="margin:0; padding:0 ">1736:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1737:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1738:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1739: </pre>
<pre style="margin:0; padding:0 ">1740:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1741:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1742:     .q      (reg2hw.usbctrl.enable.q ),</pre>
<pre style="margin:0; padding:0 ">1743: </pre>
<pre style="margin:0; padding:0 ">1744:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1745:     .qs     (usbctrl_enable_qs)</pre>
<pre style="margin:0; padding:0 ">1746:   );</pre>
<pre style="margin:0; padding:0 ">1747: </pre>
<pre style="margin:0; padding:0 ">1748: </pre>
<pre style="margin:0; padding:0 ">1749:   //   F[device_address]: 22:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1750:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1751:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1752:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1753:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1754:   ) u_usbctrl_device_address (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1755:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1756:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1757: </pre>
<pre style="margin:0; padding:0 ">1758:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1759:     .we     (usbctrl_device_address_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1760:     .wd     (usbctrl_device_address_wd),</pre>
<pre style="margin:0; padding:0 ">1761: </pre>
<pre style="margin:0; padding:0 ">1762:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1763:     .de     (hw2reg.usbctrl.device_address.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1764:     .d      (hw2reg.usbctrl.device_address.d ),</pre>
<pre style="margin:0; padding:0 ">1765: </pre>
<pre style="margin:0; padding:0 ">1766:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1767:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1768:     .q      (reg2hw.usbctrl.device_address.q ),</pre>
<pre style="margin:0; padding:0 ">1769: </pre>
<pre style="margin:0; padding:0 ">1770:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1771:     .qs     (usbctrl_device_address_qs)</pre>
<pre style="margin:0; padding:0 ">1772:   );</pre>
<pre style="margin:0; padding:0 ">1773: </pre>
<pre style="margin:0; padding:0 ">1774: </pre>
<pre style="margin:0; padding:0 ">1775:   // R[usbstat]: V(True)</pre>
<pre style="margin:0; padding:0 ">1776: </pre>
<pre style="margin:0; padding:0 ">1777:   //   F[frame]: 10:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1778:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1779:     .DW    (11)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1780:   ) u_usbstat_frame (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1781:     .re     (usbstat_frame_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1782:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1783:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1784:     .d      (hw2reg.usbstat.frame.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1785:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1786:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1787:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1788:     .qs     (usbstat_frame_qs)</pre>
<pre style="margin:0; padding:0 ">1789:   );</pre>
<pre style="margin:0; padding:0 ">1790: </pre>
<pre style="margin:0; padding:0 ">1791: </pre>
<pre style="margin:0; padding:0 ">1792:   //   F[host_lost]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1793:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1794:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1795:   ) u_usbstat_host_lost (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1796:     .re     (usbstat_host_lost_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1797:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1798:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1799:     .d      (hw2reg.usbstat.host_lost.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1800:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1801:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1802:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1803:     .qs     (usbstat_host_lost_qs)</pre>
<pre style="margin:0; padding:0 ">1804:   );</pre>
<pre style="margin:0; padding:0 ">1805: </pre>
<pre style="margin:0; padding:0 ">1806: </pre>
<pre style="margin:0; padding:0 ">1807:   //   F[link_state]: 14:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1808:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1809:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1810:   ) u_usbstat_link_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1811:     .re     (usbstat_link_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1812:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1813:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1814:     .d      (hw2reg.usbstat.link_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1815:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1816:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1817:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1818:     .qs     (usbstat_link_state_qs)</pre>
<pre style="margin:0; padding:0 ">1819:   );</pre>
<pre style="margin:0; padding:0 ">1820: </pre>
<pre style="margin:0; padding:0 ">1821: </pre>
<pre style="margin:0; padding:0 ">1822:   //   F[usb_sense]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1823:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1824:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1825:   ) u_usbstat_usb_sense (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1826:     .re     (usbstat_usb_sense_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1827:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1828:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1829:     .d      (hw2reg.usbstat.usb_sense.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1830:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1831:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1832:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1833:     .qs     (usbstat_usb_sense_qs)</pre>
<pre style="margin:0; padding:0 ">1834:   );</pre>
<pre style="margin:0; padding:0 ">1835: </pre>
<pre style="margin:0; padding:0 ">1836: </pre>
<pre style="margin:0; padding:0 ">1837:   //   F[av_depth]: 18:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1838:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1839:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1840:   ) u_usbstat_av_depth (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1841:     .re     (usbstat_av_depth_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1842:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1843:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1844:     .d      (hw2reg.usbstat.av_depth.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1845:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1846:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1847:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1848:     .qs     (usbstat_av_depth_qs)</pre>
<pre style="margin:0; padding:0 ">1849:   );</pre>
<pre style="margin:0; padding:0 ">1850: </pre>
<pre style="margin:0; padding:0 ">1851: </pre>
<pre style="margin:0; padding:0 ">1852:   //   F[av_full]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1853:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1854:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1855:   ) u_usbstat_av_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1856:     .re     (usbstat_av_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1857:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1858:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1859:     .d      (hw2reg.usbstat.av_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1860:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1861:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1862:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1863:     .qs     (usbstat_av_full_qs)</pre>
<pre style="margin:0; padding:0 ">1864:   );</pre>
<pre style="margin:0; padding:0 ">1865: </pre>
<pre style="margin:0; padding:0 ">1866: </pre>
<pre style="margin:0; padding:0 ">1867:   //   F[rx_depth]: 26:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1868:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1869:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1870:   ) u_usbstat_rx_depth (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1871:     .re     (usbstat_rx_depth_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1872:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1873:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1874:     .d      (hw2reg.usbstat.rx_depth.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1875:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1876:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1877:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1878:     .qs     (usbstat_rx_depth_qs)</pre>
<pre style="margin:0; padding:0 ">1879:   );</pre>
<pre style="margin:0; padding:0 ">1880: </pre>
<pre style="margin:0; padding:0 ">1881: </pre>
<pre style="margin:0; padding:0 ">1882:   //   F[rx_empty]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1883:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1884:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1885:   ) u_usbstat_rx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1886:     .re     (usbstat_rx_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1887:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1888:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1889:     .d      (hw2reg.usbstat.rx_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1890:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1891:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1892:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1893:     .qs     (usbstat_rx_empty_qs)</pre>
<pre style="margin:0; padding:0 ">1894:   );</pre>
<pre style="margin:0; padding:0 ">1895: </pre>
<pre style="margin:0; padding:0 ">1896: </pre>
<pre style="margin:0; padding:0 ">1897:   // R[avbuffer]: V(False)</pre>
<pre style="margin:0; padding:0 ">1898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1899:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1900:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1901:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1902:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1903:   ) u_avbuffer (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1904:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1905:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1906: </pre>
<pre style="margin:0; padding:0 ">1907:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1908:     .we     (avbuffer_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1909:     .wd     (avbuffer_wd),</pre>
<pre style="margin:0; padding:0 ">1910: </pre>
<pre style="margin:0; padding:0 ">1911:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1912:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1913:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1914: </pre>
<pre style="margin:0; padding:0 ">1915:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1916:     .qe     (reg2hw.avbuffer.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1917:     .q      (reg2hw.avbuffer.q ),</pre>
<pre style="margin:0; padding:0 ">1918: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1919:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1920:   );</pre>
<pre style="margin:0; padding:0 ">1921: </pre>
<pre style="margin:0; padding:0 ">1922: </pre>
<pre style="margin:0; padding:0 ">1923:   // R[rxfifo]: V(True)</pre>
<pre style="margin:0; padding:0 ">1924: </pre>
<pre style="margin:0; padding:0 ">1925:   //   F[buffer]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1926:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1927:     .DW    (5)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1928:   ) u_rxfifo_buffer (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1929:     .re     (rxfifo_buffer_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1930:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1931:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1932:     .d      (hw2reg.rxfifo.buffer.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1933:     .qre    (reg2hw.rxfifo.buffer.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1934:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1935:     .q      (reg2hw.rxfifo.buffer.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1936:     .qs     (rxfifo_buffer_qs)</pre>
<pre style="margin:0; padding:0 ">1937:   );</pre>
<pre style="margin:0; padding:0 ">1938: </pre>
<pre style="margin:0; padding:0 ">1939: </pre>
<pre style="margin:0; padding:0 ">1940:   //   F[size]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1941:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1942:     .DW    (7)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1943:   ) u_rxfifo_size (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1944:     .re     (rxfifo_size_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1945:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1946:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1947:     .d      (hw2reg.rxfifo.size.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1948:     .qre    (reg2hw.rxfifo.size.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1949:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1950:     .q      (reg2hw.rxfifo.size.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1951:     .qs     (rxfifo_size_qs)</pre>
<pre style="margin:0; padding:0 ">1952:   );</pre>
<pre style="margin:0; padding:0 ">1953: </pre>
<pre style="margin:0; padding:0 ">1954: </pre>
<pre style="margin:0; padding:0 ">1955:   //   F[setup]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1956:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1957:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1958:   ) u_rxfifo_setup (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1959:     .re     (rxfifo_setup_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1960:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1961:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1962:     .d      (hw2reg.rxfifo.setup.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1963:     .qre    (reg2hw.rxfifo.setup.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1964:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1965:     .q      (reg2hw.rxfifo.setup.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1966:     .qs     (rxfifo_setup_qs)</pre>
<pre style="margin:0; padding:0 ">1967:   );</pre>
<pre style="margin:0; padding:0 ">1968: </pre>
<pre style="margin:0; padding:0 ">1969: </pre>
<pre style="margin:0; padding:0 ">1970:   //   F[ep]: 23:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1971:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1972:     .DW    (4)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1973:   ) u_rxfifo_ep (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1974:     .re     (rxfifo_ep_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1975:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1976:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1977:     .d      (hw2reg.rxfifo.ep.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1978:     .qre    (reg2hw.rxfifo.ep.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1979:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1980:     .q      (reg2hw.rxfifo.ep.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1981:     .qs     (rxfifo_ep_qs)</pre>
<pre style="margin:0; padding:0 ">1982:   );</pre>
<pre style="margin:0; padding:0 ">1983: </pre>
<pre style="margin:0; padding:0 ">1984: </pre>
<pre style="margin:0; padding:0 ">1985: </pre>
<pre style="margin:0; padding:0 ">1986:   // Subregister 0 of Multireg rxenable_setup</pre>
<pre style="margin:0; padding:0 ">1987:   // R[rxenable_setup]: V(False)</pre>
<pre style="margin:0; padding:0 ">1988: </pre>
<pre style="margin:0; padding:0 ">1989:   // F[setup0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1990:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1991:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1992:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1993:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1994:   ) u_rxenable_setup_setup0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1995:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1996:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1997: </pre>
<pre style="margin:0; padding:0 ">1998:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1999:     .we     (rxenable_setup_setup0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2000:     .wd     (rxenable_setup_setup0_wd),</pre>
<pre style="margin:0; padding:0 ">2001: </pre>
<pre style="margin:0; padding:0 ">2002:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2003:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2004:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2005: </pre>
<pre style="margin:0; padding:0 ">2006:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2007:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2008:     .q      (reg2hw.rxenable_setup[0].q ),</pre>
<pre style="margin:0; padding:0 ">2009: </pre>
<pre style="margin:0; padding:0 ">2010:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2011:     .qs     (rxenable_setup_setup0_qs)</pre>
<pre style="margin:0; padding:0 ">2012:   );</pre>
<pre style="margin:0; padding:0 ">2013: </pre>
<pre style="margin:0; padding:0 ">2014: </pre>
<pre style="margin:0; padding:0 ">2015:   // F[setup1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2016:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2017:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2018:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2019:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2020:   ) u_rxenable_setup_setup1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2021:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2022:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2023: </pre>
<pre style="margin:0; padding:0 ">2024:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2025:     .we     (rxenable_setup_setup1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2026:     .wd     (rxenable_setup_setup1_wd),</pre>
<pre style="margin:0; padding:0 ">2027: </pre>
<pre style="margin:0; padding:0 ">2028:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2029:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2030:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2031: </pre>
<pre style="margin:0; padding:0 ">2032:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2033:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2034:     .q      (reg2hw.rxenable_setup[1].q ),</pre>
<pre style="margin:0; padding:0 ">2035: </pre>
<pre style="margin:0; padding:0 ">2036:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2037:     .qs     (rxenable_setup_setup1_qs)</pre>
<pre style="margin:0; padding:0 ">2038:   );</pre>
<pre style="margin:0; padding:0 ">2039: </pre>
<pre style="margin:0; padding:0 ">2040: </pre>
<pre style="margin:0; padding:0 ">2041:   // F[setup2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2042:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2043:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2044:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2045:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2046:   ) u_rxenable_setup_setup2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2047:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2048:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2049: </pre>
<pre style="margin:0; padding:0 ">2050:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2051:     .we     (rxenable_setup_setup2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2052:     .wd     (rxenable_setup_setup2_wd),</pre>
<pre style="margin:0; padding:0 ">2053: </pre>
<pre style="margin:0; padding:0 ">2054:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2055:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2056:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2057: </pre>
<pre style="margin:0; padding:0 ">2058:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2059:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2060:     .q      (reg2hw.rxenable_setup[2].q ),</pre>
<pre style="margin:0; padding:0 ">2061: </pre>
<pre style="margin:0; padding:0 ">2062:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2063:     .qs     (rxenable_setup_setup2_qs)</pre>
<pre style="margin:0; padding:0 ">2064:   );</pre>
<pre style="margin:0; padding:0 ">2065: </pre>
<pre style="margin:0; padding:0 ">2066: </pre>
<pre style="margin:0; padding:0 ">2067:   // F[setup3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2068:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2069:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2070:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2071:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2072:   ) u_rxenable_setup_setup3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2073:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2074:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2075: </pre>
<pre style="margin:0; padding:0 ">2076:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2077:     .we     (rxenable_setup_setup3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2078:     .wd     (rxenable_setup_setup3_wd),</pre>
<pre style="margin:0; padding:0 ">2079: </pre>
<pre style="margin:0; padding:0 ">2080:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2081:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2082:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2083: </pre>
<pre style="margin:0; padding:0 ">2084:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2085:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2086:     .q      (reg2hw.rxenable_setup[3].q ),</pre>
<pre style="margin:0; padding:0 ">2087: </pre>
<pre style="margin:0; padding:0 ">2088:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2089:     .qs     (rxenable_setup_setup3_qs)</pre>
<pre style="margin:0; padding:0 ">2090:   );</pre>
<pre style="margin:0; padding:0 ">2091: </pre>
<pre style="margin:0; padding:0 ">2092: </pre>
<pre style="margin:0; padding:0 ">2093:   // F[setup4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2094:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2095:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2096:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2097:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2098:   ) u_rxenable_setup_setup4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2099:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2100:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2101: </pre>
<pre style="margin:0; padding:0 ">2102:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2103:     .we     (rxenable_setup_setup4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2104:     .wd     (rxenable_setup_setup4_wd),</pre>
<pre style="margin:0; padding:0 ">2105: </pre>
<pre style="margin:0; padding:0 ">2106:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2107:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2108:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2109: </pre>
<pre style="margin:0; padding:0 ">2110:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2111:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2112:     .q      (reg2hw.rxenable_setup[4].q ),</pre>
<pre style="margin:0; padding:0 ">2113: </pre>
<pre style="margin:0; padding:0 ">2114:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2115:     .qs     (rxenable_setup_setup4_qs)</pre>
<pre style="margin:0; padding:0 ">2116:   );</pre>
<pre style="margin:0; padding:0 ">2117: </pre>
<pre style="margin:0; padding:0 ">2118: </pre>
<pre style="margin:0; padding:0 ">2119:   // F[setup5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2120:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2121:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2122:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2123:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2124:   ) u_rxenable_setup_setup5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2125:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2126:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2127: </pre>
<pre style="margin:0; padding:0 ">2128:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2129:     .we     (rxenable_setup_setup5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2130:     .wd     (rxenable_setup_setup5_wd),</pre>
<pre style="margin:0; padding:0 ">2131: </pre>
<pre style="margin:0; padding:0 ">2132:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2133:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2134:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2135: </pre>
<pre style="margin:0; padding:0 ">2136:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2137:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2138:     .q      (reg2hw.rxenable_setup[5].q ),</pre>
<pre style="margin:0; padding:0 ">2139: </pre>
<pre style="margin:0; padding:0 ">2140:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2141:     .qs     (rxenable_setup_setup5_qs)</pre>
<pre style="margin:0; padding:0 ">2142:   );</pre>
<pre style="margin:0; padding:0 ">2143: </pre>
<pre style="margin:0; padding:0 ">2144: </pre>
<pre style="margin:0; padding:0 ">2145:   // F[setup6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2146:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2147:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2148:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2149:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2150:   ) u_rxenable_setup_setup6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2151:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2152:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2153: </pre>
<pre style="margin:0; padding:0 ">2154:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2155:     .we     (rxenable_setup_setup6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2156:     .wd     (rxenable_setup_setup6_wd),</pre>
<pre style="margin:0; padding:0 ">2157: </pre>
<pre style="margin:0; padding:0 ">2158:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2159:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2160:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2161: </pre>
<pre style="margin:0; padding:0 ">2162:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2163:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2164:     .q      (reg2hw.rxenable_setup[6].q ),</pre>
<pre style="margin:0; padding:0 ">2165: </pre>
<pre style="margin:0; padding:0 ">2166:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2167:     .qs     (rxenable_setup_setup6_qs)</pre>
<pre style="margin:0; padding:0 ">2168:   );</pre>
<pre style="margin:0; padding:0 ">2169: </pre>
<pre style="margin:0; padding:0 ">2170: </pre>
<pre style="margin:0; padding:0 ">2171:   // F[setup7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2172:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2173:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2174:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2175:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2176:   ) u_rxenable_setup_setup7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2177:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2178:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2179: </pre>
<pre style="margin:0; padding:0 ">2180:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2181:     .we     (rxenable_setup_setup7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2182:     .wd     (rxenable_setup_setup7_wd),</pre>
<pre style="margin:0; padding:0 ">2183: </pre>
<pre style="margin:0; padding:0 ">2184:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2185:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2186:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2187: </pre>
<pre style="margin:0; padding:0 ">2188:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2189:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2190:     .q      (reg2hw.rxenable_setup[7].q ),</pre>
<pre style="margin:0; padding:0 ">2191: </pre>
<pre style="margin:0; padding:0 ">2192:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2193:     .qs     (rxenable_setup_setup7_qs)</pre>
<pre style="margin:0; padding:0 ">2194:   );</pre>
<pre style="margin:0; padding:0 ">2195: </pre>
<pre style="margin:0; padding:0 ">2196: </pre>
<pre style="margin:0; padding:0 ">2197:   // F[setup8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2198:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2199:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2200:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2201:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2202:   ) u_rxenable_setup_setup8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2203:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2204:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2205: </pre>
<pre style="margin:0; padding:0 ">2206:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2207:     .we     (rxenable_setup_setup8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2208:     .wd     (rxenable_setup_setup8_wd),</pre>
<pre style="margin:0; padding:0 ">2209: </pre>
<pre style="margin:0; padding:0 ">2210:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2211:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2212:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2213: </pre>
<pre style="margin:0; padding:0 ">2214:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2215:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2216:     .q      (reg2hw.rxenable_setup[8].q ),</pre>
<pre style="margin:0; padding:0 ">2217: </pre>
<pre style="margin:0; padding:0 ">2218:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2219:     .qs     (rxenable_setup_setup8_qs)</pre>
<pre style="margin:0; padding:0 ">2220:   );</pre>
<pre style="margin:0; padding:0 ">2221: </pre>
<pre style="margin:0; padding:0 ">2222: </pre>
<pre style="margin:0; padding:0 ">2223:   // F[setup9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2224:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2225:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2226:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2227:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2228:   ) u_rxenable_setup_setup9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2229:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2230:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2231: </pre>
<pre style="margin:0; padding:0 ">2232:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2233:     .we     (rxenable_setup_setup9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2234:     .wd     (rxenable_setup_setup9_wd),</pre>
<pre style="margin:0; padding:0 ">2235: </pre>
<pre style="margin:0; padding:0 ">2236:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2237:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2238:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2239: </pre>
<pre style="margin:0; padding:0 ">2240:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2241:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2242:     .q      (reg2hw.rxenable_setup[9].q ),</pre>
<pre style="margin:0; padding:0 ">2243: </pre>
<pre style="margin:0; padding:0 ">2244:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2245:     .qs     (rxenable_setup_setup9_qs)</pre>
<pre style="margin:0; padding:0 ">2246:   );</pre>
<pre style="margin:0; padding:0 ">2247: </pre>
<pre style="margin:0; padding:0 ">2248: </pre>
<pre style="margin:0; padding:0 ">2249:   // F[setup10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2250:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2251:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2252:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2253:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2254:   ) u_rxenable_setup_setup10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2255:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2256:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2257: </pre>
<pre style="margin:0; padding:0 ">2258:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2259:     .we     (rxenable_setup_setup10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2260:     .wd     (rxenable_setup_setup10_wd),</pre>
<pre style="margin:0; padding:0 ">2261: </pre>
<pre style="margin:0; padding:0 ">2262:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2263:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2264:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2265: </pre>
<pre style="margin:0; padding:0 ">2266:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2267:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2268:     .q      (reg2hw.rxenable_setup[10].q ),</pre>
<pre style="margin:0; padding:0 ">2269: </pre>
<pre style="margin:0; padding:0 ">2270:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2271:     .qs     (rxenable_setup_setup10_qs)</pre>
<pre style="margin:0; padding:0 ">2272:   );</pre>
<pre style="margin:0; padding:0 ">2273: </pre>
<pre style="margin:0; padding:0 ">2274: </pre>
<pre style="margin:0; padding:0 ">2275:   // F[setup11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2276:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2277:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2278:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2279:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2280:   ) u_rxenable_setup_setup11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2281:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2282:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2283: </pre>
<pre style="margin:0; padding:0 ">2284:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2285:     .we     (rxenable_setup_setup11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2286:     .wd     (rxenable_setup_setup11_wd),</pre>
<pre style="margin:0; padding:0 ">2287: </pre>
<pre style="margin:0; padding:0 ">2288:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2289:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2290:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2291: </pre>
<pre style="margin:0; padding:0 ">2292:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2293:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2294:     .q      (reg2hw.rxenable_setup[11].q ),</pre>
<pre style="margin:0; padding:0 ">2295: </pre>
<pre style="margin:0; padding:0 ">2296:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2297:     .qs     (rxenable_setup_setup11_qs)</pre>
<pre style="margin:0; padding:0 ">2298:   );</pre>
<pre style="margin:0; padding:0 ">2299: </pre>
<pre style="margin:0; padding:0 ">2300: </pre>
<pre style="margin:0; padding:0 ">2301: </pre>
<pre style="margin:0; padding:0 ">2302: </pre>
<pre style="margin:0; padding:0 ">2303:   // Subregister 0 of Multireg rxenable_out</pre>
<pre style="margin:0; padding:0 ">2304:   // R[rxenable_out]: V(False)</pre>
<pre style="margin:0; padding:0 ">2305: </pre>
<pre style="margin:0; padding:0 ">2306:   // F[out0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2307:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2308:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2309:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2310:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2311:   ) u_rxenable_out_out0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2312:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2313:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2314: </pre>
<pre style="margin:0; padding:0 ">2315:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2316:     .we     (rxenable_out_out0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2317:     .wd     (rxenable_out_out0_wd),</pre>
<pre style="margin:0; padding:0 ">2318: </pre>
<pre style="margin:0; padding:0 ">2319:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2320:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2321:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2322: </pre>
<pre style="margin:0; padding:0 ">2323:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2324:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2325:     .q      (reg2hw.rxenable_out[0].q ),</pre>
<pre style="margin:0; padding:0 ">2326: </pre>
<pre style="margin:0; padding:0 ">2327:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2328:     .qs     (rxenable_out_out0_qs)</pre>
<pre style="margin:0; padding:0 ">2329:   );</pre>
<pre style="margin:0; padding:0 ">2330: </pre>
<pre style="margin:0; padding:0 ">2331: </pre>
<pre style="margin:0; padding:0 ">2332:   // F[out1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2333:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2334:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2335:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2336:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2337:   ) u_rxenable_out_out1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2338:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2339:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2340: </pre>
<pre style="margin:0; padding:0 ">2341:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2342:     .we     (rxenable_out_out1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2343:     .wd     (rxenable_out_out1_wd),</pre>
<pre style="margin:0; padding:0 ">2344: </pre>
<pre style="margin:0; padding:0 ">2345:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2346:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2347:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2348: </pre>
<pre style="margin:0; padding:0 ">2349:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2350:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2351:     .q      (reg2hw.rxenable_out[1].q ),</pre>
<pre style="margin:0; padding:0 ">2352: </pre>
<pre style="margin:0; padding:0 ">2353:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2354:     .qs     (rxenable_out_out1_qs)</pre>
<pre style="margin:0; padding:0 ">2355:   );</pre>
<pre style="margin:0; padding:0 ">2356: </pre>
<pre style="margin:0; padding:0 ">2357: </pre>
<pre style="margin:0; padding:0 ">2358:   // F[out2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2359:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2360:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2361:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2362:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2363:   ) u_rxenable_out_out2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2364:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2365:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2366: </pre>
<pre style="margin:0; padding:0 ">2367:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2368:     .we     (rxenable_out_out2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2369:     .wd     (rxenable_out_out2_wd),</pre>
<pre style="margin:0; padding:0 ">2370: </pre>
<pre style="margin:0; padding:0 ">2371:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2372:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2373:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2374: </pre>
<pre style="margin:0; padding:0 ">2375:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2376:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2377:     .q      (reg2hw.rxenable_out[2].q ),</pre>
<pre style="margin:0; padding:0 ">2378: </pre>
<pre style="margin:0; padding:0 ">2379:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2380:     .qs     (rxenable_out_out2_qs)</pre>
<pre style="margin:0; padding:0 ">2381:   );</pre>
<pre style="margin:0; padding:0 ">2382: </pre>
<pre style="margin:0; padding:0 ">2383: </pre>
<pre style="margin:0; padding:0 ">2384:   // F[out3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2385:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2386:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2387:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2388:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2389:   ) u_rxenable_out_out3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2390:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2391:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2392: </pre>
<pre style="margin:0; padding:0 ">2393:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2394:     .we     (rxenable_out_out3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2395:     .wd     (rxenable_out_out3_wd),</pre>
<pre style="margin:0; padding:0 ">2396: </pre>
<pre style="margin:0; padding:0 ">2397:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2398:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2399:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2400: </pre>
<pre style="margin:0; padding:0 ">2401:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2402:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2403:     .q      (reg2hw.rxenable_out[3].q ),</pre>
<pre style="margin:0; padding:0 ">2404: </pre>
<pre style="margin:0; padding:0 ">2405:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2406:     .qs     (rxenable_out_out3_qs)</pre>
<pre style="margin:0; padding:0 ">2407:   );</pre>
<pre style="margin:0; padding:0 ">2408: </pre>
<pre style="margin:0; padding:0 ">2409: </pre>
<pre style="margin:0; padding:0 ">2410:   // F[out4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2411:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2412:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2413:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2414:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2415:   ) u_rxenable_out_out4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2416:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2417:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2418: </pre>
<pre style="margin:0; padding:0 ">2419:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2420:     .we     (rxenable_out_out4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2421:     .wd     (rxenable_out_out4_wd),</pre>
<pre style="margin:0; padding:0 ">2422: </pre>
<pre style="margin:0; padding:0 ">2423:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2425:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2426: </pre>
<pre style="margin:0; padding:0 ">2427:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2428:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2429:     .q      (reg2hw.rxenable_out[4].q ),</pre>
<pre style="margin:0; padding:0 ">2430: </pre>
<pre style="margin:0; padding:0 ">2431:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2432:     .qs     (rxenable_out_out4_qs)</pre>
<pre style="margin:0; padding:0 ">2433:   );</pre>
<pre style="margin:0; padding:0 ">2434: </pre>
<pre style="margin:0; padding:0 ">2435: </pre>
<pre style="margin:0; padding:0 ">2436:   // F[out5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2437:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2438:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2439:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2440:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2441:   ) u_rxenable_out_out5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2442:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2443:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2444: </pre>
<pre style="margin:0; padding:0 ">2445:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2446:     .we     (rxenable_out_out5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2447:     .wd     (rxenable_out_out5_wd),</pre>
<pre style="margin:0; padding:0 ">2448: </pre>
<pre style="margin:0; padding:0 ">2449:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2450:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2451:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2452: </pre>
<pre style="margin:0; padding:0 ">2453:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2454:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2455:     .q      (reg2hw.rxenable_out[5].q ),</pre>
<pre style="margin:0; padding:0 ">2456: </pre>
<pre style="margin:0; padding:0 ">2457:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2458:     .qs     (rxenable_out_out5_qs)</pre>
<pre style="margin:0; padding:0 ">2459:   );</pre>
<pre style="margin:0; padding:0 ">2460: </pre>
<pre style="margin:0; padding:0 ">2461: </pre>
<pre style="margin:0; padding:0 ">2462:   // F[out6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2463:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2464:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2465:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2466:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2467:   ) u_rxenable_out_out6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2468:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2469:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2470: </pre>
<pre style="margin:0; padding:0 ">2471:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2472:     .we     (rxenable_out_out6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2473:     .wd     (rxenable_out_out6_wd),</pre>
<pre style="margin:0; padding:0 ">2474: </pre>
<pre style="margin:0; padding:0 ">2475:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2476:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2477:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2478: </pre>
<pre style="margin:0; padding:0 ">2479:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2480:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2481:     .q      (reg2hw.rxenable_out[6].q ),</pre>
<pre style="margin:0; padding:0 ">2482: </pre>
<pre style="margin:0; padding:0 ">2483:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2484:     .qs     (rxenable_out_out6_qs)</pre>
<pre style="margin:0; padding:0 ">2485:   );</pre>
<pre style="margin:0; padding:0 ">2486: </pre>
<pre style="margin:0; padding:0 ">2487: </pre>
<pre style="margin:0; padding:0 ">2488:   // F[out7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2489:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2490:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2491:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2492:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2493:   ) u_rxenable_out_out7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2494:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2495:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2496: </pre>
<pre style="margin:0; padding:0 ">2497:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2498:     .we     (rxenable_out_out7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2499:     .wd     (rxenable_out_out7_wd),</pre>
<pre style="margin:0; padding:0 ">2500: </pre>
<pre style="margin:0; padding:0 ">2501:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2502:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2503:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2504: </pre>
<pre style="margin:0; padding:0 ">2505:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2506:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2507:     .q      (reg2hw.rxenable_out[7].q ),</pre>
<pre style="margin:0; padding:0 ">2508: </pre>
<pre style="margin:0; padding:0 ">2509:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:     .qs     (rxenable_out_out7_qs)</pre>
<pre style="margin:0; padding:0 ">2511:   );</pre>
<pre style="margin:0; padding:0 ">2512: </pre>
<pre style="margin:0; padding:0 ">2513: </pre>
<pre style="margin:0; padding:0 ">2514:   // F[out8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2515:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2516:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2517:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2518:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2519:   ) u_rxenable_out_out8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2520:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2521:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2522: </pre>
<pre style="margin:0; padding:0 ">2523:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:     .we     (rxenable_out_out8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2525:     .wd     (rxenable_out_out8_wd),</pre>
<pre style="margin:0; padding:0 ">2526: </pre>
<pre style="margin:0; padding:0 ">2527:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2528:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2529:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2530: </pre>
<pre style="margin:0; padding:0 ">2531:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2532:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2533:     .q      (reg2hw.rxenable_out[8].q ),</pre>
<pre style="margin:0; padding:0 ">2534: </pre>
<pre style="margin:0; padding:0 ">2535:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2536:     .qs     (rxenable_out_out8_qs)</pre>
<pre style="margin:0; padding:0 ">2537:   );</pre>
<pre style="margin:0; padding:0 ">2538: </pre>
<pre style="margin:0; padding:0 ">2539: </pre>
<pre style="margin:0; padding:0 ">2540:   // F[out9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2541:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2542:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2543:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2544:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2545:   ) u_rxenable_out_out9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2546:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2547:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2548: </pre>
<pre style="margin:0; padding:0 ">2549:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2550:     .we     (rxenable_out_out9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2551:     .wd     (rxenable_out_out9_wd),</pre>
<pre style="margin:0; padding:0 ">2552: </pre>
<pre style="margin:0; padding:0 ">2553:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2554:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2555:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2556: </pre>
<pre style="margin:0; padding:0 ">2557:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2558:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2559:     .q      (reg2hw.rxenable_out[9].q ),</pre>
<pre style="margin:0; padding:0 ">2560: </pre>
<pre style="margin:0; padding:0 ">2561:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2562:     .qs     (rxenable_out_out9_qs)</pre>
<pre style="margin:0; padding:0 ">2563:   );</pre>
<pre style="margin:0; padding:0 ">2564: </pre>
<pre style="margin:0; padding:0 ">2565: </pre>
<pre style="margin:0; padding:0 ">2566:   // F[out10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2567:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2568:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2569:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2570:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2571:   ) u_rxenable_out_out10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2572:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2573:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2574: </pre>
<pre style="margin:0; padding:0 ">2575:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2576:     .we     (rxenable_out_out10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2577:     .wd     (rxenable_out_out10_wd),</pre>
<pre style="margin:0; padding:0 ">2578: </pre>
<pre style="margin:0; padding:0 ">2579:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2580:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2581:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2582: </pre>
<pre style="margin:0; padding:0 ">2583:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2584:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2585:     .q      (reg2hw.rxenable_out[10].q ),</pre>
<pre style="margin:0; padding:0 ">2586: </pre>
<pre style="margin:0; padding:0 ">2587:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2588:     .qs     (rxenable_out_out10_qs)</pre>
<pre style="margin:0; padding:0 ">2589:   );</pre>
<pre style="margin:0; padding:0 ">2590: </pre>
<pre style="margin:0; padding:0 ">2591: </pre>
<pre style="margin:0; padding:0 ">2592:   // F[out11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2593:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2594:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2595:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2596:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2597:   ) u_rxenable_out_out11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2598:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2599:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2600: </pre>
<pre style="margin:0; padding:0 ">2601:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2602:     .we     (rxenable_out_out11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2603:     .wd     (rxenable_out_out11_wd),</pre>
<pre style="margin:0; padding:0 ">2604: </pre>
<pre style="margin:0; padding:0 ">2605:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2606:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2607:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2608: </pre>
<pre style="margin:0; padding:0 ">2609:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2610:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2611:     .q      (reg2hw.rxenable_out[11].q ),</pre>
<pre style="margin:0; padding:0 ">2612: </pre>
<pre style="margin:0; padding:0 ">2613:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2614:     .qs     (rxenable_out_out11_qs)</pre>
<pre style="margin:0; padding:0 ">2615:   );</pre>
<pre style="margin:0; padding:0 ">2616: </pre>
<pre style="margin:0; padding:0 ">2617: </pre>
<pre style="margin:0; padding:0 ">2618: </pre>
<pre style="margin:0; padding:0 ">2619: </pre>
<pre style="margin:0; padding:0 ">2620:   // Subregister 0 of Multireg in_sent</pre>
<pre style="margin:0; padding:0 ">2621:   // R[in_sent]: V(False)</pre>
<pre style="margin:0; padding:0 ">2622: </pre>
<pre style="margin:0; padding:0 ">2623:   // F[sent0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2624:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2625:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2626:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2627:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2628:   ) u_in_sent_sent0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2629:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2630:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2631: </pre>
<pre style="margin:0; padding:0 ">2632:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2633:     .we     (in_sent_sent0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2634:     .wd     (in_sent_sent0_wd),</pre>
<pre style="margin:0; padding:0 ">2635: </pre>
<pre style="margin:0; padding:0 ">2636:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2637:     .de     (hw2reg.in_sent[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2638:     .d      (hw2reg.in_sent[0].d ),</pre>
<pre style="margin:0; padding:0 ">2639: </pre>
<pre style="margin:0; padding:0 ">2640:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2641:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2642:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2643: </pre>
<pre style="margin:0; padding:0 ">2644:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2645:     .qs     (in_sent_sent0_qs)</pre>
<pre style="margin:0; padding:0 ">2646:   );</pre>
<pre style="margin:0; padding:0 ">2647: </pre>
<pre style="margin:0; padding:0 ">2648: </pre>
<pre style="margin:0; padding:0 ">2649:   // F[sent1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2650:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2651:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2652:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2653:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2654:   ) u_in_sent_sent1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2655:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2656:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2657: </pre>
<pre style="margin:0; padding:0 ">2658:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2659:     .we     (in_sent_sent1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2660:     .wd     (in_sent_sent1_wd),</pre>
<pre style="margin:0; padding:0 ">2661: </pre>
<pre style="margin:0; padding:0 ">2662:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2663:     .de     (hw2reg.in_sent[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2664:     .d      (hw2reg.in_sent[1].d ),</pre>
<pre style="margin:0; padding:0 ">2665: </pre>
<pre style="margin:0; padding:0 ">2666:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2667:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2668:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2669: </pre>
<pre style="margin:0; padding:0 ">2670:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2671:     .qs     (in_sent_sent1_qs)</pre>
<pre style="margin:0; padding:0 ">2672:   );</pre>
<pre style="margin:0; padding:0 ">2673: </pre>
<pre style="margin:0; padding:0 ">2674: </pre>
<pre style="margin:0; padding:0 ">2675:   // F[sent2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2676:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2677:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2678:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2679:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2680:   ) u_in_sent_sent2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2681:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2682:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2683: </pre>
<pre style="margin:0; padding:0 ">2684:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2685:     .we     (in_sent_sent2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2686:     .wd     (in_sent_sent2_wd),</pre>
<pre style="margin:0; padding:0 ">2687: </pre>
<pre style="margin:0; padding:0 ">2688:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2689:     .de     (hw2reg.in_sent[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2690:     .d      (hw2reg.in_sent[2].d ),</pre>
<pre style="margin:0; padding:0 ">2691: </pre>
<pre style="margin:0; padding:0 ">2692:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2693:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2694:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2695: </pre>
<pre style="margin:0; padding:0 ">2696:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2697:     .qs     (in_sent_sent2_qs)</pre>
<pre style="margin:0; padding:0 ">2698:   );</pre>
<pre style="margin:0; padding:0 ">2699: </pre>
<pre style="margin:0; padding:0 ">2700: </pre>
<pre style="margin:0; padding:0 ">2701:   // F[sent3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2703:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2704:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2705:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2706:   ) u_in_sent_sent3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2707:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2708:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2709: </pre>
<pre style="margin:0; padding:0 ">2710:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2711:     .we     (in_sent_sent3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2712:     .wd     (in_sent_sent3_wd),</pre>
<pre style="margin:0; padding:0 ">2713: </pre>
<pre style="margin:0; padding:0 ">2714:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2715:     .de     (hw2reg.in_sent[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2716:     .d      (hw2reg.in_sent[3].d ),</pre>
<pre style="margin:0; padding:0 ">2717: </pre>
<pre style="margin:0; padding:0 ">2718:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2719:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2720:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2721: </pre>
<pre style="margin:0; padding:0 ">2722:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2723:     .qs     (in_sent_sent3_qs)</pre>
<pre style="margin:0; padding:0 ">2724:   );</pre>
<pre style="margin:0; padding:0 ">2725: </pre>
<pre style="margin:0; padding:0 ">2726: </pre>
<pre style="margin:0; padding:0 ">2727:   // F[sent4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2728:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2729:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2730:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2731:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2732:   ) u_in_sent_sent4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2733:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2734:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2735: </pre>
<pre style="margin:0; padding:0 ">2736:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2737:     .we     (in_sent_sent4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2738:     .wd     (in_sent_sent4_wd),</pre>
<pre style="margin:0; padding:0 ">2739: </pre>
<pre style="margin:0; padding:0 ">2740:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2741:     .de     (hw2reg.in_sent[4].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2742:     .d      (hw2reg.in_sent[4].d ),</pre>
<pre style="margin:0; padding:0 ">2743: </pre>
<pre style="margin:0; padding:0 ">2744:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2745:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2746:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2747: </pre>
<pre style="margin:0; padding:0 ">2748:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2749:     .qs     (in_sent_sent4_qs)</pre>
<pre style="margin:0; padding:0 ">2750:   );</pre>
<pre style="margin:0; padding:0 ">2751: </pre>
<pre style="margin:0; padding:0 ">2752: </pre>
<pre style="margin:0; padding:0 ">2753:   // F[sent5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2754:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2755:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2756:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2757:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2758:   ) u_in_sent_sent5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2759:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2760:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2761: </pre>
<pre style="margin:0; padding:0 ">2762:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2763:     .we     (in_sent_sent5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2764:     .wd     (in_sent_sent5_wd),</pre>
<pre style="margin:0; padding:0 ">2765: </pre>
<pre style="margin:0; padding:0 ">2766:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2767:     .de     (hw2reg.in_sent[5].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2768:     .d      (hw2reg.in_sent[5].d ),</pre>
<pre style="margin:0; padding:0 ">2769: </pre>
<pre style="margin:0; padding:0 ">2770:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2771:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2772:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2773: </pre>
<pre style="margin:0; padding:0 ">2774:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2775:     .qs     (in_sent_sent5_qs)</pre>
<pre style="margin:0; padding:0 ">2776:   );</pre>
<pre style="margin:0; padding:0 ">2777: </pre>
<pre style="margin:0; padding:0 ">2778: </pre>
<pre style="margin:0; padding:0 ">2779:   // F[sent6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2780:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2781:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2782:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2783:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2784:   ) u_in_sent_sent6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2785:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2786:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2787: </pre>
<pre style="margin:0; padding:0 ">2788:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2789:     .we     (in_sent_sent6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2790:     .wd     (in_sent_sent6_wd),</pre>
<pre style="margin:0; padding:0 ">2791: </pre>
<pre style="margin:0; padding:0 ">2792:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2793:     .de     (hw2reg.in_sent[6].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2794:     .d      (hw2reg.in_sent[6].d ),</pre>
<pre style="margin:0; padding:0 ">2795: </pre>
<pre style="margin:0; padding:0 ">2796:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2797:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2798:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2799: </pre>
<pre style="margin:0; padding:0 ">2800:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2801:     .qs     (in_sent_sent6_qs)</pre>
<pre style="margin:0; padding:0 ">2802:   );</pre>
<pre style="margin:0; padding:0 ">2803: </pre>
<pre style="margin:0; padding:0 ">2804: </pre>
<pre style="margin:0; padding:0 ">2805:   // F[sent7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2806:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2807:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2808:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2809:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2810:   ) u_in_sent_sent7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2811:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2812:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2813: </pre>
<pre style="margin:0; padding:0 ">2814:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2815:     .we     (in_sent_sent7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2816:     .wd     (in_sent_sent7_wd),</pre>
<pre style="margin:0; padding:0 ">2817: </pre>
<pre style="margin:0; padding:0 ">2818:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2819:     .de     (hw2reg.in_sent[7].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2820:     .d      (hw2reg.in_sent[7].d ),</pre>
<pre style="margin:0; padding:0 ">2821: </pre>
<pre style="margin:0; padding:0 ">2822:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2823:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2824:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2825: </pre>
<pre style="margin:0; padding:0 ">2826:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2827:     .qs     (in_sent_sent7_qs)</pre>
<pre style="margin:0; padding:0 ">2828:   );</pre>
<pre style="margin:0; padding:0 ">2829: </pre>
<pre style="margin:0; padding:0 ">2830: </pre>
<pre style="margin:0; padding:0 ">2831:   // F[sent8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2832:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2833:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2834:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2835:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2836:   ) u_in_sent_sent8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2837:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2838:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2839: </pre>
<pre style="margin:0; padding:0 ">2840:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2841:     .we     (in_sent_sent8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2842:     .wd     (in_sent_sent8_wd),</pre>
<pre style="margin:0; padding:0 ">2843: </pre>
<pre style="margin:0; padding:0 ">2844:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2845:     .de     (hw2reg.in_sent[8].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2846:     .d      (hw2reg.in_sent[8].d ),</pre>
<pre style="margin:0; padding:0 ">2847: </pre>
<pre style="margin:0; padding:0 ">2848:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2850:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2851: </pre>
<pre style="margin:0; padding:0 ">2852:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2853:     .qs     (in_sent_sent8_qs)</pre>
<pre style="margin:0; padding:0 ">2854:   );</pre>
<pre style="margin:0; padding:0 ">2855: </pre>
<pre style="margin:0; padding:0 ">2856: </pre>
<pre style="margin:0; padding:0 ">2857:   // F[sent9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2858:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2859:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2860:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2861:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2862:   ) u_in_sent_sent9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2863:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2864:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2865: </pre>
<pre style="margin:0; padding:0 ">2866:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2867:     .we     (in_sent_sent9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2868:     .wd     (in_sent_sent9_wd),</pre>
<pre style="margin:0; padding:0 ">2869: </pre>
<pre style="margin:0; padding:0 ">2870:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2871:     .de     (hw2reg.in_sent[9].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2872:     .d      (hw2reg.in_sent[9].d ),</pre>
<pre style="margin:0; padding:0 ">2873: </pre>
<pre style="margin:0; padding:0 ">2874:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2875:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2876:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2877: </pre>
<pre style="margin:0; padding:0 ">2878:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2879:     .qs     (in_sent_sent9_qs)</pre>
<pre style="margin:0; padding:0 ">2880:   );</pre>
<pre style="margin:0; padding:0 ">2881: </pre>
<pre style="margin:0; padding:0 ">2882: </pre>
<pre style="margin:0; padding:0 ">2883:   // F[sent10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2884:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2885:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2886:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2887:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2888:   ) u_in_sent_sent10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2889:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2890:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2891: </pre>
<pre style="margin:0; padding:0 ">2892:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2893:     .we     (in_sent_sent10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2894:     .wd     (in_sent_sent10_wd),</pre>
<pre style="margin:0; padding:0 ">2895: </pre>
<pre style="margin:0; padding:0 ">2896:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2897:     .de     (hw2reg.in_sent[10].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2898:     .d      (hw2reg.in_sent[10].d ),</pre>
<pre style="margin:0; padding:0 ">2899: </pre>
<pre style="margin:0; padding:0 ">2900:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2901:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2902:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2903: </pre>
<pre style="margin:0; padding:0 ">2904:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2905:     .qs     (in_sent_sent10_qs)</pre>
<pre style="margin:0; padding:0 ">2906:   );</pre>
<pre style="margin:0; padding:0 ">2907: </pre>
<pre style="margin:0; padding:0 ">2908: </pre>
<pre style="margin:0; padding:0 ">2909:   // F[sent11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2910:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2911:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2912:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2913:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2914:   ) u_in_sent_sent11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2915:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2916:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2917: </pre>
<pre style="margin:0; padding:0 ">2918:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2919:     .we     (in_sent_sent11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2920:     .wd     (in_sent_sent11_wd),</pre>
<pre style="margin:0; padding:0 ">2921: </pre>
<pre style="margin:0; padding:0 ">2922:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2923:     .de     (hw2reg.in_sent[11].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2924:     .d      (hw2reg.in_sent[11].d ),</pre>
<pre style="margin:0; padding:0 ">2925: </pre>
<pre style="margin:0; padding:0 ">2926:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2928:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2929: </pre>
<pre style="margin:0; padding:0 ">2930:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2931:     .qs     (in_sent_sent11_qs)</pre>
<pre style="margin:0; padding:0 ">2932:   );</pre>
<pre style="margin:0; padding:0 ">2933: </pre>
<pre style="margin:0; padding:0 ">2934: </pre>
<pre style="margin:0; padding:0 ">2935: </pre>
<pre style="margin:0; padding:0 ">2936: </pre>
<pre style="margin:0; padding:0 ">2937:   // Subregister 0 of Multireg stall</pre>
<pre style="margin:0; padding:0 ">2938:   // R[stall]: V(False)</pre>
<pre style="margin:0; padding:0 ">2939: </pre>
<pre style="margin:0; padding:0 ">2940:   // F[stall0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2941:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2942:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2943:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2944:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2945:   ) u_stall_stall0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2946:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2947:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2948: </pre>
<pre style="margin:0; padding:0 ">2949:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2950:     .we     (stall_stall0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2951:     .wd     (stall_stall0_wd),</pre>
<pre style="margin:0; padding:0 ">2952: </pre>
<pre style="margin:0; padding:0 ">2953:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2954:     .de     (hw2reg.stall[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2955:     .d      (hw2reg.stall[0].d ),</pre>
<pre style="margin:0; padding:0 ">2956: </pre>
<pre style="margin:0; padding:0 ">2957:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2958:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2959:     .q      (reg2hw.stall[0].q ),</pre>
<pre style="margin:0; padding:0 ">2960: </pre>
<pre style="margin:0; padding:0 ">2961:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2962:     .qs     (stall_stall0_qs)</pre>
<pre style="margin:0; padding:0 ">2963:   );</pre>
<pre style="margin:0; padding:0 ">2964: </pre>
<pre style="margin:0; padding:0 ">2965: </pre>
<pre style="margin:0; padding:0 ">2966:   // F[stall1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2967:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2968:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2969:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2970:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2971:   ) u_stall_stall1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2972:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2973:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2974: </pre>
<pre style="margin:0; padding:0 ">2975:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2976:     .we     (stall_stall1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2977:     .wd     (stall_stall1_wd),</pre>
<pre style="margin:0; padding:0 ">2978: </pre>
<pre style="margin:0; padding:0 ">2979:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2980:     .de     (hw2reg.stall[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2981:     .d      (hw2reg.stall[1].d ),</pre>
<pre style="margin:0; padding:0 ">2982: </pre>
<pre style="margin:0; padding:0 ">2983:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2984:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2985:     .q      (reg2hw.stall[1].q ),</pre>
<pre style="margin:0; padding:0 ">2986: </pre>
<pre style="margin:0; padding:0 ">2987:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2988:     .qs     (stall_stall1_qs)</pre>
<pre style="margin:0; padding:0 ">2989:   );</pre>
<pre style="margin:0; padding:0 ">2990: </pre>
<pre style="margin:0; padding:0 ">2991: </pre>
<pre style="margin:0; padding:0 ">2992:   // F[stall2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2993:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2994:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2995:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2996:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2997:   ) u_stall_stall2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2998:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2999:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3000: </pre>
<pre style="margin:0; padding:0 ">3001:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3002:     .we     (stall_stall2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3003:     .wd     (stall_stall2_wd),</pre>
<pre style="margin:0; padding:0 ">3004: </pre>
<pre style="margin:0; padding:0 ">3005:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:     .de     (hw2reg.stall[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:     .d      (hw2reg.stall[2].d ),</pre>
<pre style="margin:0; padding:0 ">3008: </pre>
<pre style="margin:0; padding:0 ">3009:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3010:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3011:     .q      (reg2hw.stall[2].q ),</pre>
<pre style="margin:0; padding:0 ">3012: </pre>
<pre style="margin:0; padding:0 ">3013:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3014:     .qs     (stall_stall2_qs)</pre>
<pre style="margin:0; padding:0 ">3015:   );</pre>
<pre style="margin:0; padding:0 ">3016: </pre>
<pre style="margin:0; padding:0 ">3017: </pre>
<pre style="margin:0; padding:0 ">3018:   // F[stall3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3019:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3020:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3021:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3022:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3023:   ) u_stall_stall3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3024:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3025:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3026: </pre>
<pre style="margin:0; padding:0 ">3027:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3028:     .we     (stall_stall3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3029:     .wd     (stall_stall3_wd),</pre>
<pre style="margin:0; padding:0 ">3030: </pre>
<pre style="margin:0; padding:0 ">3031:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:     .de     (hw2reg.stall[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:     .d      (hw2reg.stall[3].d ),</pre>
<pre style="margin:0; padding:0 ">3034: </pre>
<pre style="margin:0; padding:0 ">3035:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3036:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3037:     .q      (reg2hw.stall[3].q ),</pre>
<pre style="margin:0; padding:0 ">3038: </pre>
<pre style="margin:0; padding:0 ">3039:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3040:     .qs     (stall_stall3_qs)</pre>
<pre style="margin:0; padding:0 ">3041:   );</pre>
<pre style="margin:0; padding:0 ">3042: </pre>
<pre style="margin:0; padding:0 ">3043: </pre>
<pre style="margin:0; padding:0 ">3044:   // F[stall4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3045:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3046:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3047:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3048:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3049:   ) u_stall_stall4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3050:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3051:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3052: </pre>
<pre style="margin:0; padding:0 ">3053:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3054:     .we     (stall_stall4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3055:     .wd     (stall_stall4_wd),</pre>
<pre style="margin:0; padding:0 ">3056: </pre>
<pre style="margin:0; padding:0 ">3057:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3058:     .de     (hw2reg.stall[4].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3059:     .d      (hw2reg.stall[4].d ),</pre>
<pre style="margin:0; padding:0 ">3060: </pre>
<pre style="margin:0; padding:0 ">3061:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3062:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3063:     .q      (reg2hw.stall[4].q ),</pre>
<pre style="margin:0; padding:0 ">3064: </pre>
<pre style="margin:0; padding:0 ">3065:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3066:     .qs     (stall_stall4_qs)</pre>
<pre style="margin:0; padding:0 ">3067:   );</pre>
<pre style="margin:0; padding:0 ">3068: </pre>
<pre style="margin:0; padding:0 ">3069: </pre>
<pre style="margin:0; padding:0 ">3070:   // F[stall5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3071:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3072:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3073:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3074:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3075:   ) u_stall_stall5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3076:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3077:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3078: </pre>
<pre style="margin:0; padding:0 ">3079:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3080:     .we     (stall_stall5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3081:     .wd     (stall_stall5_wd),</pre>
<pre style="margin:0; padding:0 ">3082: </pre>
<pre style="margin:0; padding:0 ">3083:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3084:     .de     (hw2reg.stall[5].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3085:     .d      (hw2reg.stall[5].d ),</pre>
<pre style="margin:0; padding:0 ">3086: </pre>
<pre style="margin:0; padding:0 ">3087:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3088:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3089:     .q      (reg2hw.stall[5].q ),</pre>
<pre style="margin:0; padding:0 ">3090: </pre>
<pre style="margin:0; padding:0 ">3091:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3092:     .qs     (stall_stall5_qs)</pre>
<pre style="margin:0; padding:0 ">3093:   );</pre>
<pre style="margin:0; padding:0 ">3094: </pre>
<pre style="margin:0; padding:0 ">3095: </pre>
<pre style="margin:0; padding:0 ">3096:   // F[stall6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3097:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3098:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3099:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3100:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3101:   ) u_stall_stall6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3102:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3103:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3104: </pre>
<pre style="margin:0; padding:0 ">3105:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3106:     .we     (stall_stall6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3107:     .wd     (stall_stall6_wd),</pre>
<pre style="margin:0; padding:0 ">3108: </pre>
<pre style="margin:0; padding:0 ">3109:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3110:     .de     (hw2reg.stall[6].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3111:     .d      (hw2reg.stall[6].d ),</pre>
<pre style="margin:0; padding:0 ">3112: </pre>
<pre style="margin:0; padding:0 ">3113:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3114:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3115:     .q      (reg2hw.stall[6].q ),</pre>
<pre style="margin:0; padding:0 ">3116: </pre>
<pre style="margin:0; padding:0 ">3117:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3118:     .qs     (stall_stall6_qs)</pre>
<pre style="margin:0; padding:0 ">3119:   );</pre>
<pre style="margin:0; padding:0 ">3120: </pre>
<pre style="margin:0; padding:0 ">3121: </pre>
<pre style="margin:0; padding:0 ">3122:   // F[stall7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3123:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3124:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3125:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3126:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3127:   ) u_stall_stall7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3128:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3129:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3130: </pre>
<pre style="margin:0; padding:0 ">3131:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3132:     .we     (stall_stall7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3133:     .wd     (stall_stall7_wd),</pre>
<pre style="margin:0; padding:0 ">3134: </pre>
<pre style="margin:0; padding:0 ">3135:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3136:     .de     (hw2reg.stall[7].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3137:     .d      (hw2reg.stall[7].d ),</pre>
<pre style="margin:0; padding:0 ">3138: </pre>
<pre style="margin:0; padding:0 ">3139:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3140:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3141:     .q      (reg2hw.stall[7].q ),</pre>
<pre style="margin:0; padding:0 ">3142: </pre>
<pre style="margin:0; padding:0 ">3143:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3144:     .qs     (stall_stall7_qs)</pre>
<pre style="margin:0; padding:0 ">3145:   );</pre>
<pre style="margin:0; padding:0 ">3146: </pre>
<pre style="margin:0; padding:0 ">3147: </pre>
<pre style="margin:0; padding:0 ">3148:   // F[stall8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3149:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3150:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3151:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3152:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3153:   ) u_stall_stall8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3154:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3155:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3156: </pre>
<pre style="margin:0; padding:0 ">3157:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3158:     .we     (stall_stall8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3159:     .wd     (stall_stall8_wd),</pre>
<pre style="margin:0; padding:0 ">3160: </pre>
<pre style="margin:0; padding:0 ">3161:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3162:     .de     (hw2reg.stall[8].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3163:     .d      (hw2reg.stall[8].d ),</pre>
<pre style="margin:0; padding:0 ">3164: </pre>
<pre style="margin:0; padding:0 ">3165:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3166:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3167:     .q      (reg2hw.stall[8].q ),</pre>
<pre style="margin:0; padding:0 ">3168: </pre>
<pre style="margin:0; padding:0 ">3169:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3170:     .qs     (stall_stall8_qs)</pre>
<pre style="margin:0; padding:0 ">3171:   );</pre>
<pre style="margin:0; padding:0 ">3172: </pre>
<pre style="margin:0; padding:0 ">3173: </pre>
<pre style="margin:0; padding:0 ">3174:   // F[stall9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3175:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3176:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3177:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3178:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3179:   ) u_stall_stall9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3180:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3181:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3182: </pre>
<pre style="margin:0; padding:0 ">3183:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3184:     .we     (stall_stall9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3185:     .wd     (stall_stall9_wd),</pre>
<pre style="margin:0; padding:0 ">3186: </pre>
<pre style="margin:0; padding:0 ">3187:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3188:     .de     (hw2reg.stall[9].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3189:     .d      (hw2reg.stall[9].d ),</pre>
<pre style="margin:0; padding:0 ">3190: </pre>
<pre style="margin:0; padding:0 ">3191:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3192:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3193:     .q      (reg2hw.stall[9].q ),</pre>
<pre style="margin:0; padding:0 ">3194: </pre>
<pre style="margin:0; padding:0 ">3195:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3196:     .qs     (stall_stall9_qs)</pre>
<pre style="margin:0; padding:0 ">3197:   );</pre>
<pre style="margin:0; padding:0 ">3198: </pre>
<pre style="margin:0; padding:0 ">3199: </pre>
<pre style="margin:0; padding:0 ">3200:   // F[stall10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3201:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3202:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3203:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3204:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3205:   ) u_stall_stall10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3206:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3207:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3208: </pre>
<pre style="margin:0; padding:0 ">3209:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3210:     .we     (stall_stall10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3211:     .wd     (stall_stall10_wd),</pre>
<pre style="margin:0; padding:0 ">3212: </pre>
<pre style="margin:0; padding:0 ">3213:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3214:     .de     (hw2reg.stall[10].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3215:     .d      (hw2reg.stall[10].d ),</pre>
<pre style="margin:0; padding:0 ">3216: </pre>
<pre style="margin:0; padding:0 ">3217:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3218:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3219:     .q      (reg2hw.stall[10].q ),</pre>
<pre style="margin:0; padding:0 ">3220: </pre>
<pre style="margin:0; padding:0 ">3221:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3222:     .qs     (stall_stall10_qs)</pre>
<pre style="margin:0; padding:0 ">3223:   );</pre>
<pre style="margin:0; padding:0 ">3224: </pre>
<pre style="margin:0; padding:0 ">3225: </pre>
<pre style="margin:0; padding:0 ">3226:   // F[stall11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3227:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3228:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3229:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3230:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3231:   ) u_stall_stall11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3232:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3233:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3234: </pre>
<pre style="margin:0; padding:0 ">3235:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3236:     .we     (stall_stall11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3237:     .wd     (stall_stall11_wd),</pre>
<pre style="margin:0; padding:0 ">3238: </pre>
<pre style="margin:0; padding:0 ">3239:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3240:     .de     (hw2reg.stall[11].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3241:     .d      (hw2reg.stall[11].d ),</pre>
<pre style="margin:0; padding:0 ">3242: </pre>
<pre style="margin:0; padding:0 ">3243:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3244:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3245:     .q      (reg2hw.stall[11].q ),</pre>
<pre style="margin:0; padding:0 ">3246: </pre>
<pre style="margin:0; padding:0 ">3247:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3248:     .qs     (stall_stall11_qs)</pre>
<pre style="margin:0; padding:0 ">3249:   );</pre>
<pre style="margin:0; padding:0 ">3250: </pre>
<pre style="margin:0; padding:0 ">3251: </pre>
<pre style="margin:0; padding:0 ">3252: </pre>
<pre style="margin:0; padding:0 ">3253: </pre>
<pre style="margin:0; padding:0 ">3254:   // Subregister 0 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3255:   // R[configin0]: V(False)</pre>
<pre style="margin:0; padding:0 ">3256: </pre>
<pre style="margin:0; padding:0 ">3257:   // F[buffer0]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3258:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3259:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3260:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3261:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3262:   ) u_configin0_buffer0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3263:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3264:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3265: </pre>
<pre style="margin:0; padding:0 ">3266:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3267:     .we     (configin0_buffer0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3268:     .wd     (configin0_buffer0_wd),</pre>
<pre style="margin:0; padding:0 ">3269: </pre>
<pre style="margin:0; padding:0 ">3270:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3271:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3272:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3273: </pre>
<pre style="margin:0; padding:0 ">3274:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3275:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3276:     .q      (reg2hw.configin[0].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3277: </pre>
<pre style="margin:0; padding:0 ">3278:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3279:     .qs     (configin0_buffer0_qs)</pre>
<pre style="margin:0; padding:0 ">3280:   );</pre>
<pre style="margin:0; padding:0 ">3281: </pre>
<pre style="margin:0; padding:0 ">3282: </pre>
<pre style="margin:0; padding:0 ">3283:   // F[size0]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3284:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3285:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3286:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3287:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3288:   ) u_configin0_size0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3289:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3290:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3291: </pre>
<pre style="margin:0; padding:0 ">3292:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3293:     .we     (configin0_size0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3294:     .wd     (configin0_size0_wd),</pre>
<pre style="margin:0; padding:0 ">3295: </pre>
<pre style="margin:0; padding:0 ">3296:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3297:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3298:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3299: </pre>
<pre style="margin:0; padding:0 ">3300:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3301:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3302:     .q      (reg2hw.configin[0].size.q ),</pre>
<pre style="margin:0; padding:0 ">3303: </pre>
<pre style="margin:0; padding:0 ">3304:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3305:     .qs     (configin0_size0_qs)</pre>
<pre style="margin:0; padding:0 ">3306:   );</pre>
<pre style="margin:0; padding:0 ">3307: </pre>
<pre style="margin:0; padding:0 ">3308: </pre>
<pre style="margin:0; padding:0 ">3309:   // F[pend0]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3310:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3311:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3312:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3313:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3314:   ) u_configin0_pend0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3315:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3316:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3317: </pre>
<pre style="margin:0; padding:0 ">3318:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3319:     .we     (configin0_pend0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3320:     .wd     (configin0_pend0_wd),</pre>
<pre style="margin:0; padding:0 ">3321: </pre>
<pre style="margin:0; padding:0 ">3322:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3323:     .de     (hw2reg.configin[0].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3324:     .d      (hw2reg.configin[0].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3325: </pre>
<pre style="margin:0; padding:0 ">3326:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3327:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3328:     .q      (reg2hw.configin[0].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3329: </pre>
<pre style="margin:0; padding:0 ">3330:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3331:     .qs     (configin0_pend0_qs)</pre>
<pre style="margin:0; padding:0 ">3332:   );</pre>
<pre style="margin:0; padding:0 ">3333: </pre>
<pre style="margin:0; padding:0 ">3334: </pre>
<pre style="margin:0; padding:0 ">3335:   // F[rdy0]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3336:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3337:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3338:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3339:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3340:   ) u_configin0_rdy0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3341:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3342:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3343: </pre>
<pre style="margin:0; padding:0 ">3344:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3345:     .we     (configin0_rdy0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3346:     .wd     (configin0_rdy0_wd),</pre>
<pre style="margin:0; padding:0 ">3347: </pre>
<pre style="margin:0; padding:0 ">3348:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3349:     .de     (hw2reg.configin[0].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3350:     .d      (hw2reg.configin[0].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3351: </pre>
<pre style="margin:0; padding:0 ">3352:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3353:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3354:     .q      (reg2hw.configin[0].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3355: </pre>
<pre style="margin:0; padding:0 ">3356:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3357:     .qs     (configin0_rdy0_qs)</pre>
<pre style="margin:0; padding:0 ">3358:   );</pre>
<pre style="margin:0; padding:0 ">3359: </pre>
<pre style="margin:0; padding:0 ">3360: </pre>
<pre style="margin:0; padding:0 ">3361:   // Subregister 1 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3362:   // R[configin1]: V(False)</pre>
<pre style="margin:0; padding:0 ">3363: </pre>
<pre style="margin:0; padding:0 ">3364:   // F[buffer1]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3365:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3366:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3367:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3368:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3369:   ) u_configin1_buffer1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3370:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3371:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3372: </pre>
<pre style="margin:0; padding:0 ">3373:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3374:     .we     (configin1_buffer1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3375:     .wd     (configin1_buffer1_wd),</pre>
<pre style="margin:0; padding:0 ">3376: </pre>
<pre style="margin:0; padding:0 ">3377:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3378:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3379:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3380: </pre>
<pre style="margin:0; padding:0 ">3381:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3382:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3383:     .q      (reg2hw.configin[1].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3384: </pre>
<pre style="margin:0; padding:0 ">3385:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3386:     .qs     (configin1_buffer1_qs)</pre>
<pre style="margin:0; padding:0 ">3387:   );</pre>
<pre style="margin:0; padding:0 ">3388: </pre>
<pre style="margin:0; padding:0 ">3389: </pre>
<pre style="margin:0; padding:0 ">3390:   // F[size1]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3391:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3392:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3393:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3394:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3395:   ) u_configin1_size1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3396:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3397:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3398: </pre>
<pre style="margin:0; padding:0 ">3399:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3400:     .we     (configin1_size1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3401:     .wd     (configin1_size1_wd),</pre>
<pre style="margin:0; padding:0 ">3402: </pre>
<pre style="margin:0; padding:0 ">3403:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3404:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3405:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3406: </pre>
<pre style="margin:0; padding:0 ">3407:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3408:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3409:     .q      (reg2hw.configin[1].size.q ),</pre>
<pre style="margin:0; padding:0 ">3410: </pre>
<pre style="margin:0; padding:0 ">3411:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3412:     .qs     (configin1_size1_qs)</pre>
<pre style="margin:0; padding:0 ">3413:   );</pre>
<pre style="margin:0; padding:0 ">3414: </pre>
<pre style="margin:0; padding:0 ">3415: </pre>
<pre style="margin:0; padding:0 ">3416:   // F[pend1]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3417:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3418:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3419:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3420:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3421:   ) u_configin1_pend1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3422:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3423:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3424: </pre>
<pre style="margin:0; padding:0 ">3425:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3426:     .we     (configin1_pend1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3427:     .wd     (configin1_pend1_wd),</pre>
<pre style="margin:0; padding:0 ">3428: </pre>
<pre style="margin:0; padding:0 ">3429:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3430:     .de     (hw2reg.configin[1].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3431:     .d      (hw2reg.configin[1].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3432: </pre>
<pre style="margin:0; padding:0 ">3433:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3434:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3435:     .q      (reg2hw.configin[1].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3436: </pre>
<pre style="margin:0; padding:0 ">3437:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3438:     .qs     (configin1_pend1_qs)</pre>
<pre style="margin:0; padding:0 ">3439:   );</pre>
<pre style="margin:0; padding:0 ">3440: </pre>
<pre style="margin:0; padding:0 ">3441: </pre>
<pre style="margin:0; padding:0 ">3442:   // F[rdy1]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3443:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3444:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3445:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3446:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3447:   ) u_configin1_rdy1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3448:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3449:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3450: </pre>
<pre style="margin:0; padding:0 ">3451:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3452:     .we     (configin1_rdy1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3453:     .wd     (configin1_rdy1_wd),</pre>
<pre style="margin:0; padding:0 ">3454: </pre>
<pre style="margin:0; padding:0 ">3455:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3456:     .de     (hw2reg.configin[1].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3457:     .d      (hw2reg.configin[1].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3458: </pre>
<pre style="margin:0; padding:0 ">3459:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3460:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3461:     .q      (reg2hw.configin[1].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3462: </pre>
<pre style="margin:0; padding:0 ">3463:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3464:     .qs     (configin1_rdy1_qs)</pre>
<pre style="margin:0; padding:0 ">3465:   );</pre>
<pre style="margin:0; padding:0 ">3466: </pre>
<pre style="margin:0; padding:0 ">3467: </pre>
<pre style="margin:0; padding:0 ">3468:   // Subregister 2 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3469:   // R[configin2]: V(False)</pre>
<pre style="margin:0; padding:0 ">3470: </pre>
<pre style="margin:0; padding:0 ">3471:   // F[buffer2]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3472:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3473:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3474:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3475:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3476:   ) u_configin2_buffer2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3477:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3478:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3479: </pre>
<pre style="margin:0; padding:0 ">3480:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3481:     .we     (configin2_buffer2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3482:     .wd     (configin2_buffer2_wd),</pre>
<pre style="margin:0; padding:0 ">3483: </pre>
<pre style="margin:0; padding:0 ">3484:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3485:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3486:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3487: </pre>
<pre style="margin:0; padding:0 ">3488:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3489:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3490:     .q      (reg2hw.configin[2].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3491: </pre>
<pre style="margin:0; padding:0 ">3492:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3493:     .qs     (configin2_buffer2_qs)</pre>
<pre style="margin:0; padding:0 ">3494:   );</pre>
<pre style="margin:0; padding:0 ">3495: </pre>
<pre style="margin:0; padding:0 ">3496: </pre>
<pre style="margin:0; padding:0 ">3497:   // F[size2]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3498:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3499:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3500:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3501:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3502:   ) u_configin2_size2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3503:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3504:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3505: </pre>
<pre style="margin:0; padding:0 ">3506:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3507:     .we     (configin2_size2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3508:     .wd     (configin2_size2_wd),</pre>
<pre style="margin:0; padding:0 ">3509: </pre>
<pre style="margin:0; padding:0 ">3510:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3511:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3512:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3513: </pre>
<pre style="margin:0; padding:0 ">3514:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3515:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3516:     .q      (reg2hw.configin[2].size.q ),</pre>
<pre style="margin:0; padding:0 ">3517: </pre>
<pre style="margin:0; padding:0 ">3518:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3519:     .qs     (configin2_size2_qs)</pre>
<pre style="margin:0; padding:0 ">3520:   );</pre>
<pre style="margin:0; padding:0 ">3521: </pre>
<pre style="margin:0; padding:0 ">3522: </pre>
<pre style="margin:0; padding:0 ">3523:   // F[pend2]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3524:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3525:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3526:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3527:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3528:   ) u_configin2_pend2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3529:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3530:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3531: </pre>
<pre style="margin:0; padding:0 ">3532:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3533:     .we     (configin2_pend2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3534:     .wd     (configin2_pend2_wd),</pre>
<pre style="margin:0; padding:0 ">3535: </pre>
<pre style="margin:0; padding:0 ">3536:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3537:     .de     (hw2reg.configin[2].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3538:     .d      (hw2reg.configin[2].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3539: </pre>
<pre style="margin:0; padding:0 ">3540:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3541:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3542:     .q      (reg2hw.configin[2].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3543: </pre>
<pre style="margin:0; padding:0 ">3544:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3545:     .qs     (configin2_pend2_qs)</pre>
<pre style="margin:0; padding:0 ">3546:   );</pre>
<pre style="margin:0; padding:0 ">3547: </pre>
<pre style="margin:0; padding:0 ">3548: </pre>
<pre style="margin:0; padding:0 ">3549:   // F[rdy2]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3550:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3551:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3552:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3553:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3554:   ) u_configin2_rdy2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3555:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3556:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3557: </pre>
<pre style="margin:0; padding:0 ">3558:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3559:     .we     (configin2_rdy2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3560:     .wd     (configin2_rdy2_wd),</pre>
<pre style="margin:0; padding:0 ">3561: </pre>
<pre style="margin:0; padding:0 ">3562:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3563:     .de     (hw2reg.configin[2].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3564:     .d      (hw2reg.configin[2].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3565: </pre>
<pre style="margin:0; padding:0 ">3566:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3567:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3568:     .q      (reg2hw.configin[2].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3569: </pre>
<pre style="margin:0; padding:0 ">3570:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3571:     .qs     (configin2_rdy2_qs)</pre>
<pre style="margin:0; padding:0 ">3572:   );</pre>
<pre style="margin:0; padding:0 ">3573: </pre>
<pre style="margin:0; padding:0 ">3574: </pre>
<pre style="margin:0; padding:0 ">3575:   // Subregister 3 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3576:   // R[configin3]: V(False)</pre>
<pre style="margin:0; padding:0 ">3577: </pre>
<pre style="margin:0; padding:0 ">3578:   // F[buffer3]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3579:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3580:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3581:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3582:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3583:   ) u_configin3_buffer3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3584:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3585:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3586: </pre>
<pre style="margin:0; padding:0 ">3587:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3588:     .we     (configin3_buffer3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3589:     .wd     (configin3_buffer3_wd),</pre>
<pre style="margin:0; padding:0 ">3590: </pre>
<pre style="margin:0; padding:0 ">3591:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3592:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3593:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3594: </pre>
<pre style="margin:0; padding:0 ">3595:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3596:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3597:     .q      (reg2hw.configin[3].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3598: </pre>
<pre style="margin:0; padding:0 ">3599:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3600:     .qs     (configin3_buffer3_qs)</pre>
<pre style="margin:0; padding:0 ">3601:   );</pre>
<pre style="margin:0; padding:0 ">3602: </pre>
<pre style="margin:0; padding:0 ">3603: </pre>
<pre style="margin:0; padding:0 ">3604:   // F[size3]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3605:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3606:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3607:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3608:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3609:   ) u_configin3_size3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3610:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3611:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3612: </pre>
<pre style="margin:0; padding:0 ">3613:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3614:     .we     (configin3_size3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3615:     .wd     (configin3_size3_wd),</pre>
<pre style="margin:0; padding:0 ">3616: </pre>
<pre style="margin:0; padding:0 ">3617:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3618:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3619:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3620: </pre>
<pre style="margin:0; padding:0 ">3621:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3622:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3623:     .q      (reg2hw.configin[3].size.q ),</pre>
<pre style="margin:0; padding:0 ">3624: </pre>
<pre style="margin:0; padding:0 ">3625:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3626:     .qs     (configin3_size3_qs)</pre>
<pre style="margin:0; padding:0 ">3627:   );</pre>
<pre style="margin:0; padding:0 ">3628: </pre>
<pre style="margin:0; padding:0 ">3629: </pre>
<pre style="margin:0; padding:0 ">3630:   // F[pend3]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3631:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3632:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3633:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3634:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3635:   ) u_configin3_pend3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3636:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3637:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3638: </pre>
<pre style="margin:0; padding:0 ">3639:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3640:     .we     (configin3_pend3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3641:     .wd     (configin3_pend3_wd),</pre>
<pre style="margin:0; padding:0 ">3642: </pre>
<pre style="margin:0; padding:0 ">3643:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3644:     .de     (hw2reg.configin[3].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3645:     .d      (hw2reg.configin[3].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3646: </pre>
<pre style="margin:0; padding:0 ">3647:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3648:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3649:     .q      (reg2hw.configin[3].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3650: </pre>
<pre style="margin:0; padding:0 ">3651:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3652:     .qs     (configin3_pend3_qs)</pre>
<pre style="margin:0; padding:0 ">3653:   );</pre>
<pre style="margin:0; padding:0 ">3654: </pre>
<pre style="margin:0; padding:0 ">3655: </pre>
<pre style="margin:0; padding:0 ">3656:   // F[rdy3]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3657:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3658:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3659:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3660:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3661:   ) u_configin3_rdy3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3662:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3663:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3664: </pre>
<pre style="margin:0; padding:0 ">3665:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3666:     .we     (configin3_rdy3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3667:     .wd     (configin3_rdy3_wd),</pre>
<pre style="margin:0; padding:0 ">3668: </pre>
<pre style="margin:0; padding:0 ">3669:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3670:     .de     (hw2reg.configin[3].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3671:     .d      (hw2reg.configin[3].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3672: </pre>
<pre style="margin:0; padding:0 ">3673:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3674:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3675:     .q      (reg2hw.configin[3].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3676: </pre>
<pre style="margin:0; padding:0 ">3677:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3678:     .qs     (configin3_rdy3_qs)</pre>
<pre style="margin:0; padding:0 ">3679:   );</pre>
<pre style="margin:0; padding:0 ">3680: </pre>
<pre style="margin:0; padding:0 ">3681: </pre>
<pre style="margin:0; padding:0 ">3682:   // Subregister 4 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3683:   // R[configin4]: V(False)</pre>
<pre style="margin:0; padding:0 ">3684: </pre>
<pre style="margin:0; padding:0 ">3685:   // F[buffer4]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3686:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3687:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3688:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3689:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3690:   ) u_configin4_buffer4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3691:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3692:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3693: </pre>
<pre style="margin:0; padding:0 ">3694:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3695:     .we     (configin4_buffer4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3696:     .wd     (configin4_buffer4_wd),</pre>
<pre style="margin:0; padding:0 ">3697: </pre>
<pre style="margin:0; padding:0 ">3698:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3699:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3700:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3701: </pre>
<pre style="margin:0; padding:0 ">3702:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3703:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3704:     .q      (reg2hw.configin[4].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3705: </pre>
<pre style="margin:0; padding:0 ">3706:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3707:     .qs     (configin4_buffer4_qs)</pre>
<pre style="margin:0; padding:0 ">3708:   );</pre>
<pre style="margin:0; padding:0 ">3709: </pre>
<pre style="margin:0; padding:0 ">3710: </pre>
<pre style="margin:0; padding:0 ">3711:   // F[size4]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3712:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3713:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3714:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3715:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3716:   ) u_configin4_size4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3717:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3718:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3719: </pre>
<pre style="margin:0; padding:0 ">3720:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3721:     .we     (configin4_size4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3722:     .wd     (configin4_size4_wd),</pre>
<pre style="margin:0; padding:0 ">3723: </pre>
<pre style="margin:0; padding:0 ">3724:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3725:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3726:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3727: </pre>
<pre style="margin:0; padding:0 ">3728:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3729:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3730:     .q      (reg2hw.configin[4].size.q ),</pre>
<pre style="margin:0; padding:0 ">3731: </pre>
<pre style="margin:0; padding:0 ">3732:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3733:     .qs     (configin4_size4_qs)</pre>
<pre style="margin:0; padding:0 ">3734:   );</pre>
<pre style="margin:0; padding:0 ">3735: </pre>
<pre style="margin:0; padding:0 ">3736: </pre>
<pre style="margin:0; padding:0 ">3737:   // F[pend4]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3738:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3739:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3740:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3741:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3742:   ) u_configin4_pend4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3743:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3744:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3745: </pre>
<pre style="margin:0; padding:0 ">3746:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3747:     .we     (configin4_pend4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3748:     .wd     (configin4_pend4_wd),</pre>
<pre style="margin:0; padding:0 ">3749: </pre>
<pre style="margin:0; padding:0 ">3750:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3751:     .de     (hw2reg.configin[4].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3752:     .d      (hw2reg.configin[4].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3753: </pre>
<pre style="margin:0; padding:0 ">3754:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3755:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3756:     .q      (reg2hw.configin[4].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3757: </pre>
<pre style="margin:0; padding:0 ">3758:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3759:     .qs     (configin4_pend4_qs)</pre>
<pre style="margin:0; padding:0 ">3760:   );</pre>
<pre style="margin:0; padding:0 ">3761: </pre>
<pre style="margin:0; padding:0 ">3762: </pre>
<pre style="margin:0; padding:0 ">3763:   // F[rdy4]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3764:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3765:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3766:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3767:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3768:   ) u_configin4_rdy4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3769:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3770:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3771: </pre>
<pre style="margin:0; padding:0 ">3772:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3773:     .we     (configin4_rdy4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3774:     .wd     (configin4_rdy4_wd),</pre>
<pre style="margin:0; padding:0 ">3775: </pre>
<pre style="margin:0; padding:0 ">3776:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3777:     .de     (hw2reg.configin[4].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3778:     .d      (hw2reg.configin[4].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3779: </pre>
<pre style="margin:0; padding:0 ">3780:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3781:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3782:     .q      (reg2hw.configin[4].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3783: </pre>
<pre style="margin:0; padding:0 ">3784:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3785:     .qs     (configin4_rdy4_qs)</pre>
<pre style="margin:0; padding:0 ">3786:   );</pre>
<pre style="margin:0; padding:0 ">3787: </pre>
<pre style="margin:0; padding:0 ">3788: </pre>
<pre style="margin:0; padding:0 ">3789:   // Subregister 5 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3790:   // R[configin5]: V(False)</pre>
<pre style="margin:0; padding:0 ">3791: </pre>
<pre style="margin:0; padding:0 ">3792:   // F[buffer5]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3793:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3794:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3795:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3796:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3797:   ) u_configin5_buffer5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3798:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3799:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3800: </pre>
<pre style="margin:0; padding:0 ">3801:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3802:     .we     (configin5_buffer5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3803:     .wd     (configin5_buffer5_wd),</pre>
<pre style="margin:0; padding:0 ">3804: </pre>
<pre style="margin:0; padding:0 ">3805:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3806:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3807:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3808: </pre>
<pre style="margin:0; padding:0 ">3809:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3810:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3811:     .q      (reg2hw.configin[5].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3812: </pre>
<pre style="margin:0; padding:0 ">3813:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3814:     .qs     (configin5_buffer5_qs)</pre>
<pre style="margin:0; padding:0 ">3815:   );</pre>
<pre style="margin:0; padding:0 ">3816: </pre>
<pre style="margin:0; padding:0 ">3817: </pre>
<pre style="margin:0; padding:0 ">3818:   // F[size5]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3819:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3820:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3821:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3822:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3823:   ) u_configin5_size5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3824:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3825:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3826: </pre>
<pre style="margin:0; padding:0 ">3827:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3828:     .we     (configin5_size5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3829:     .wd     (configin5_size5_wd),</pre>
<pre style="margin:0; padding:0 ">3830: </pre>
<pre style="margin:0; padding:0 ">3831:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3832:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3833:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3834: </pre>
<pre style="margin:0; padding:0 ">3835:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3836:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3837:     .q      (reg2hw.configin[5].size.q ),</pre>
<pre style="margin:0; padding:0 ">3838: </pre>
<pre style="margin:0; padding:0 ">3839:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3840:     .qs     (configin5_size5_qs)</pre>
<pre style="margin:0; padding:0 ">3841:   );</pre>
<pre style="margin:0; padding:0 ">3842: </pre>
<pre style="margin:0; padding:0 ">3843: </pre>
<pre style="margin:0; padding:0 ">3844:   // F[pend5]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3845:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3846:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3847:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3848:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3849:   ) u_configin5_pend5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3850:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3851:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3852: </pre>
<pre style="margin:0; padding:0 ">3853:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3854:     .we     (configin5_pend5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3855:     .wd     (configin5_pend5_wd),</pre>
<pre style="margin:0; padding:0 ">3856: </pre>
<pre style="margin:0; padding:0 ">3857:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3858:     .de     (hw2reg.configin[5].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3859:     .d      (hw2reg.configin[5].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3860: </pre>
<pre style="margin:0; padding:0 ">3861:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3862:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3863:     .q      (reg2hw.configin[5].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3864: </pre>
<pre style="margin:0; padding:0 ">3865:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3866:     .qs     (configin5_pend5_qs)</pre>
<pre style="margin:0; padding:0 ">3867:   );</pre>
<pre style="margin:0; padding:0 ">3868: </pre>
<pre style="margin:0; padding:0 ">3869: </pre>
<pre style="margin:0; padding:0 ">3870:   // F[rdy5]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3871:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3872:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3873:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3874:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3875:   ) u_configin5_rdy5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3876:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3877:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3878: </pre>
<pre style="margin:0; padding:0 ">3879:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3880:     .we     (configin5_rdy5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3881:     .wd     (configin5_rdy5_wd),</pre>
<pre style="margin:0; padding:0 ">3882: </pre>
<pre style="margin:0; padding:0 ">3883:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3884:     .de     (hw2reg.configin[5].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3885:     .d      (hw2reg.configin[5].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3886: </pre>
<pre style="margin:0; padding:0 ">3887:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3888:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3889:     .q      (reg2hw.configin[5].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3890: </pre>
<pre style="margin:0; padding:0 ">3891:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3892:     .qs     (configin5_rdy5_qs)</pre>
<pre style="margin:0; padding:0 ">3893:   );</pre>
<pre style="margin:0; padding:0 ">3894: </pre>
<pre style="margin:0; padding:0 ">3895: </pre>
<pre style="margin:0; padding:0 ">3896:   // Subregister 6 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">3897:   // R[configin6]: V(False)</pre>
<pre style="margin:0; padding:0 ">3898: </pre>
<pre style="margin:0; padding:0 ">3899:   // F[buffer6]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3900:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3901:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3902:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3903:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3904:   ) u_configin6_buffer6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3905:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3906:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3907: </pre>
<pre style="margin:0; padding:0 ">3908:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3909:     .we     (configin6_buffer6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3910:     .wd     (configin6_buffer6_wd),</pre>
<pre style="margin:0; padding:0 ">3911: </pre>
<pre style="margin:0; padding:0 ">3912:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3913:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3914:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3915: </pre>
<pre style="margin:0; padding:0 ">3916:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3917:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3918:     .q      (reg2hw.configin[6].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">3919: </pre>
<pre style="margin:0; padding:0 ">3920:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3921:     .qs     (configin6_buffer6_qs)</pre>
<pre style="margin:0; padding:0 ">3922:   );</pre>
<pre style="margin:0; padding:0 ">3923: </pre>
<pre style="margin:0; padding:0 ">3924: </pre>
<pre style="margin:0; padding:0 ">3925:   // F[size6]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3926:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3927:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3928:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3929:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3930:   ) u_configin6_size6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3931:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3932:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3933: </pre>
<pre style="margin:0; padding:0 ">3934:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3935:     .we     (configin6_size6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3936:     .wd     (configin6_size6_wd),</pre>
<pre style="margin:0; padding:0 ">3937: </pre>
<pre style="margin:0; padding:0 ">3938:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3939:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3940:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3941: </pre>
<pre style="margin:0; padding:0 ">3942:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3943:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3944:     .q      (reg2hw.configin[6].size.q ),</pre>
<pre style="margin:0; padding:0 ">3945: </pre>
<pre style="margin:0; padding:0 ">3946:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3947:     .qs     (configin6_size6_qs)</pre>
<pre style="margin:0; padding:0 ">3948:   );</pre>
<pre style="margin:0; padding:0 ">3949: </pre>
<pre style="margin:0; padding:0 ">3950: </pre>
<pre style="margin:0; padding:0 ">3951:   // F[pend6]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3952:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3953:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3954:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3955:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3956:   ) u_configin6_pend6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3957:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3958:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3959: </pre>
<pre style="margin:0; padding:0 ">3960:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3961:     .we     (configin6_pend6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3962:     .wd     (configin6_pend6_wd),</pre>
<pre style="margin:0; padding:0 ">3963: </pre>
<pre style="margin:0; padding:0 ">3964:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3965:     .de     (hw2reg.configin[6].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3966:     .d      (hw2reg.configin[6].pend.d ),</pre>
<pre style="margin:0; padding:0 ">3967: </pre>
<pre style="margin:0; padding:0 ">3968:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3969:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3970:     .q      (reg2hw.configin[6].pend.q ),</pre>
<pre style="margin:0; padding:0 ">3971: </pre>
<pre style="margin:0; padding:0 ">3972:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3973:     .qs     (configin6_pend6_qs)</pre>
<pre style="margin:0; padding:0 ">3974:   );</pre>
<pre style="margin:0; padding:0 ">3975: </pre>
<pre style="margin:0; padding:0 ">3976: </pre>
<pre style="margin:0; padding:0 ">3977:   // F[rdy6]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3978:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3979:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3980:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3981:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3982:   ) u_configin6_rdy6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3983:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3984:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3985: </pre>
<pre style="margin:0; padding:0 ">3986:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3987:     .we     (configin6_rdy6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3988:     .wd     (configin6_rdy6_wd),</pre>
<pre style="margin:0; padding:0 ">3989: </pre>
<pre style="margin:0; padding:0 ">3990:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3991:     .de     (hw2reg.configin[6].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3992:     .d      (hw2reg.configin[6].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">3993: </pre>
<pre style="margin:0; padding:0 ">3994:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3995:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3996:     .q      (reg2hw.configin[6].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">3997: </pre>
<pre style="margin:0; padding:0 ">3998:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3999:     .qs     (configin6_rdy6_qs)</pre>
<pre style="margin:0; padding:0 ">4000:   );</pre>
<pre style="margin:0; padding:0 ">4001: </pre>
<pre style="margin:0; padding:0 ">4002: </pre>
<pre style="margin:0; padding:0 ">4003:   // Subregister 7 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4004:   // R[configin7]: V(False)</pre>
<pre style="margin:0; padding:0 ">4005: </pre>
<pre style="margin:0; padding:0 ">4006:   // F[buffer7]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4007:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4008:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4009:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4010:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4011:   ) u_configin7_buffer7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4012:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4013:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4014: </pre>
<pre style="margin:0; padding:0 ">4015:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4016:     .we     (configin7_buffer7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4017:     .wd     (configin7_buffer7_wd),</pre>
<pre style="margin:0; padding:0 ">4018: </pre>
<pre style="margin:0; padding:0 ">4019:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4020:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4021:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4022: </pre>
<pre style="margin:0; padding:0 ">4023:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4024:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4025:     .q      (reg2hw.configin[7].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4026: </pre>
<pre style="margin:0; padding:0 ">4027:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4028:     .qs     (configin7_buffer7_qs)</pre>
<pre style="margin:0; padding:0 ">4029:   );</pre>
<pre style="margin:0; padding:0 ">4030: </pre>
<pre style="margin:0; padding:0 ">4031: </pre>
<pre style="margin:0; padding:0 ">4032:   // F[size7]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4033:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4034:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4035:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4036:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4037:   ) u_configin7_size7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4038:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4039:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4040: </pre>
<pre style="margin:0; padding:0 ">4041:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4042:     .we     (configin7_size7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4043:     .wd     (configin7_size7_wd),</pre>
<pre style="margin:0; padding:0 ">4044: </pre>
<pre style="margin:0; padding:0 ">4045:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4046:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4047:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4048: </pre>
<pre style="margin:0; padding:0 ">4049:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4050:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4051:     .q      (reg2hw.configin[7].size.q ),</pre>
<pre style="margin:0; padding:0 ">4052: </pre>
<pre style="margin:0; padding:0 ">4053:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4054:     .qs     (configin7_size7_qs)</pre>
<pre style="margin:0; padding:0 ">4055:   );</pre>
<pre style="margin:0; padding:0 ">4056: </pre>
<pre style="margin:0; padding:0 ">4057: </pre>
<pre style="margin:0; padding:0 ">4058:   // F[pend7]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4059:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4060:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4061:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4062:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4063:   ) u_configin7_pend7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4064:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4065:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4066: </pre>
<pre style="margin:0; padding:0 ">4067:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4068:     .we     (configin7_pend7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4069:     .wd     (configin7_pend7_wd),</pre>
<pre style="margin:0; padding:0 ">4070: </pre>
<pre style="margin:0; padding:0 ">4071:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4072:     .de     (hw2reg.configin[7].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4073:     .d      (hw2reg.configin[7].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4074: </pre>
<pre style="margin:0; padding:0 ">4075:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4076:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4077:     .q      (reg2hw.configin[7].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4078: </pre>
<pre style="margin:0; padding:0 ">4079:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4080:     .qs     (configin7_pend7_qs)</pre>
<pre style="margin:0; padding:0 ">4081:   );</pre>
<pre style="margin:0; padding:0 ">4082: </pre>
<pre style="margin:0; padding:0 ">4083: </pre>
<pre style="margin:0; padding:0 ">4084:   // F[rdy7]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4085:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4086:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4087:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4088:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4089:   ) u_configin7_rdy7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4090:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4091:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4092: </pre>
<pre style="margin:0; padding:0 ">4093:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4094:     .we     (configin7_rdy7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4095:     .wd     (configin7_rdy7_wd),</pre>
<pre style="margin:0; padding:0 ">4096: </pre>
<pre style="margin:0; padding:0 ">4097:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4098:     .de     (hw2reg.configin[7].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4099:     .d      (hw2reg.configin[7].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4100: </pre>
<pre style="margin:0; padding:0 ">4101:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4102:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4103:     .q      (reg2hw.configin[7].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4104: </pre>
<pre style="margin:0; padding:0 ">4105:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4106:     .qs     (configin7_rdy7_qs)</pre>
<pre style="margin:0; padding:0 ">4107:   );</pre>
<pre style="margin:0; padding:0 ">4108: </pre>
<pre style="margin:0; padding:0 ">4109: </pre>
<pre style="margin:0; padding:0 ">4110:   // Subregister 8 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4111:   // R[configin8]: V(False)</pre>
<pre style="margin:0; padding:0 ">4112: </pre>
<pre style="margin:0; padding:0 ">4113:   // F[buffer8]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4114:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4115:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4116:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4117:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4118:   ) u_configin8_buffer8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4119:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4120:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4121: </pre>
<pre style="margin:0; padding:0 ">4122:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4123:     .we     (configin8_buffer8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4124:     .wd     (configin8_buffer8_wd),</pre>
<pre style="margin:0; padding:0 ">4125: </pre>
<pre style="margin:0; padding:0 ">4126:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4127:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4128:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4129: </pre>
<pre style="margin:0; padding:0 ">4130:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4131:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4132:     .q      (reg2hw.configin[8].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4133: </pre>
<pre style="margin:0; padding:0 ">4134:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4135:     .qs     (configin8_buffer8_qs)</pre>
<pre style="margin:0; padding:0 ">4136:   );</pre>
<pre style="margin:0; padding:0 ">4137: </pre>
<pre style="margin:0; padding:0 ">4138: </pre>
<pre style="margin:0; padding:0 ">4139:   // F[size8]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4140:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4141:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4142:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4143:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4144:   ) u_configin8_size8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4145:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4146:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4147: </pre>
<pre style="margin:0; padding:0 ">4148:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4149:     .we     (configin8_size8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4150:     .wd     (configin8_size8_wd),</pre>
<pre style="margin:0; padding:0 ">4151: </pre>
<pre style="margin:0; padding:0 ">4152:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4153:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4154:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4155: </pre>
<pre style="margin:0; padding:0 ">4156:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4157:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4158:     .q      (reg2hw.configin[8].size.q ),</pre>
<pre style="margin:0; padding:0 ">4159: </pre>
<pre style="margin:0; padding:0 ">4160:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4161:     .qs     (configin8_size8_qs)</pre>
<pre style="margin:0; padding:0 ">4162:   );</pre>
<pre style="margin:0; padding:0 ">4163: </pre>
<pre style="margin:0; padding:0 ">4164: </pre>
<pre style="margin:0; padding:0 ">4165:   // F[pend8]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4166:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4167:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4168:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4169:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4170:   ) u_configin8_pend8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4171:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4172:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4173: </pre>
<pre style="margin:0; padding:0 ">4174:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4175:     .we     (configin8_pend8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4176:     .wd     (configin8_pend8_wd),</pre>
<pre style="margin:0; padding:0 ">4177: </pre>
<pre style="margin:0; padding:0 ">4178:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4179:     .de     (hw2reg.configin[8].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4180:     .d      (hw2reg.configin[8].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4181: </pre>
<pre style="margin:0; padding:0 ">4182:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4183:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4184:     .q      (reg2hw.configin[8].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4185: </pre>
<pre style="margin:0; padding:0 ">4186:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4187:     .qs     (configin8_pend8_qs)</pre>
<pre style="margin:0; padding:0 ">4188:   );</pre>
<pre style="margin:0; padding:0 ">4189: </pre>
<pre style="margin:0; padding:0 ">4190: </pre>
<pre style="margin:0; padding:0 ">4191:   // F[rdy8]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4192:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4193:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4194:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4195:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4196:   ) u_configin8_rdy8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4197:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4198:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4199: </pre>
<pre style="margin:0; padding:0 ">4200:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4201:     .we     (configin8_rdy8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4202:     .wd     (configin8_rdy8_wd),</pre>
<pre style="margin:0; padding:0 ">4203: </pre>
<pre style="margin:0; padding:0 ">4204:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4205:     .de     (hw2reg.configin[8].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4206:     .d      (hw2reg.configin[8].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4207: </pre>
<pre style="margin:0; padding:0 ">4208:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4209:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4210:     .q      (reg2hw.configin[8].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4211: </pre>
<pre style="margin:0; padding:0 ">4212:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4213:     .qs     (configin8_rdy8_qs)</pre>
<pre style="margin:0; padding:0 ">4214:   );</pre>
<pre style="margin:0; padding:0 ">4215: </pre>
<pre style="margin:0; padding:0 ">4216: </pre>
<pre style="margin:0; padding:0 ">4217:   // Subregister 9 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4218:   // R[configin9]: V(False)</pre>
<pre style="margin:0; padding:0 ">4219: </pre>
<pre style="margin:0; padding:0 ">4220:   // F[buffer9]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4221:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4222:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4223:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4224:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4225:   ) u_configin9_buffer9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4226:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4227:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4228: </pre>
<pre style="margin:0; padding:0 ">4229:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4230:     .we     (configin9_buffer9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4231:     .wd     (configin9_buffer9_wd),</pre>
<pre style="margin:0; padding:0 ">4232: </pre>
<pre style="margin:0; padding:0 ">4233:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4234:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4235:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4236: </pre>
<pre style="margin:0; padding:0 ">4237:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4238:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4239:     .q      (reg2hw.configin[9].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4240: </pre>
<pre style="margin:0; padding:0 ">4241:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4242:     .qs     (configin9_buffer9_qs)</pre>
<pre style="margin:0; padding:0 ">4243:   );</pre>
<pre style="margin:0; padding:0 ">4244: </pre>
<pre style="margin:0; padding:0 ">4245: </pre>
<pre style="margin:0; padding:0 ">4246:   // F[size9]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4247:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4248:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4249:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4250:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4251:   ) u_configin9_size9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4252:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4253:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4254: </pre>
<pre style="margin:0; padding:0 ">4255:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4256:     .we     (configin9_size9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4257:     .wd     (configin9_size9_wd),</pre>
<pre style="margin:0; padding:0 ">4258: </pre>
<pre style="margin:0; padding:0 ">4259:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4260:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4261:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4262: </pre>
<pre style="margin:0; padding:0 ">4263:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4264:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4265:     .q      (reg2hw.configin[9].size.q ),</pre>
<pre style="margin:0; padding:0 ">4266: </pre>
<pre style="margin:0; padding:0 ">4267:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4268:     .qs     (configin9_size9_qs)</pre>
<pre style="margin:0; padding:0 ">4269:   );</pre>
<pre style="margin:0; padding:0 ">4270: </pre>
<pre style="margin:0; padding:0 ">4271: </pre>
<pre style="margin:0; padding:0 ">4272:   // F[pend9]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4273:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4274:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4275:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4276:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4277:   ) u_configin9_pend9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4278:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4279:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4280: </pre>
<pre style="margin:0; padding:0 ">4281:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4282:     .we     (configin9_pend9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4283:     .wd     (configin9_pend9_wd),</pre>
<pre style="margin:0; padding:0 ">4284: </pre>
<pre style="margin:0; padding:0 ">4285:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4286:     .de     (hw2reg.configin[9].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4287:     .d      (hw2reg.configin[9].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4288: </pre>
<pre style="margin:0; padding:0 ">4289:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4290:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4291:     .q      (reg2hw.configin[9].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4292: </pre>
<pre style="margin:0; padding:0 ">4293:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4294:     .qs     (configin9_pend9_qs)</pre>
<pre style="margin:0; padding:0 ">4295:   );</pre>
<pre style="margin:0; padding:0 ">4296: </pre>
<pre style="margin:0; padding:0 ">4297: </pre>
<pre style="margin:0; padding:0 ">4298:   // F[rdy9]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4299:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4300:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4301:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4302:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4303:   ) u_configin9_rdy9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4304:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4305:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4306: </pre>
<pre style="margin:0; padding:0 ">4307:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4308:     .we     (configin9_rdy9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4309:     .wd     (configin9_rdy9_wd),</pre>
<pre style="margin:0; padding:0 ">4310: </pre>
<pre style="margin:0; padding:0 ">4311:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4312:     .de     (hw2reg.configin[9].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4313:     .d      (hw2reg.configin[9].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4314: </pre>
<pre style="margin:0; padding:0 ">4315:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4316:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4317:     .q      (reg2hw.configin[9].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4318: </pre>
<pre style="margin:0; padding:0 ">4319:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4320:     .qs     (configin9_rdy9_qs)</pre>
<pre style="margin:0; padding:0 ">4321:   );</pre>
<pre style="margin:0; padding:0 ">4322: </pre>
<pre style="margin:0; padding:0 ">4323: </pre>
<pre style="margin:0; padding:0 ">4324:   // Subregister 10 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4325:   // R[configin10]: V(False)</pre>
<pre style="margin:0; padding:0 ">4326: </pre>
<pre style="margin:0; padding:0 ">4327:   // F[buffer10]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4328:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4329:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4330:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4331:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4332:   ) u_configin10_buffer10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4333:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4334:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4335: </pre>
<pre style="margin:0; padding:0 ">4336:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4337:     .we     (configin10_buffer10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4338:     .wd     (configin10_buffer10_wd),</pre>
<pre style="margin:0; padding:0 ">4339: </pre>
<pre style="margin:0; padding:0 ">4340:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4341:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4342:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4343: </pre>
<pre style="margin:0; padding:0 ">4344:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4345:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4346:     .q      (reg2hw.configin[10].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4347: </pre>
<pre style="margin:0; padding:0 ">4348:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4349:     .qs     (configin10_buffer10_qs)</pre>
<pre style="margin:0; padding:0 ">4350:   );</pre>
<pre style="margin:0; padding:0 ">4351: </pre>
<pre style="margin:0; padding:0 ">4352: </pre>
<pre style="margin:0; padding:0 ">4353:   // F[size10]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4354:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4355:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4356:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4357:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4358:   ) u_configin10_size10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4359:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4360:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4361: </pre>
<pre style="margin:0; padding:0 ">4362:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4363:     .we     (configin10_size10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4364:     .wd     (configin10_size10_wd),</pre>
<pre style="margin:0; padding:0 ">4365: </pre>
<pre style="margin:0; padding:0 ">4366:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4367:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4368:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4369: </pre>
<pre style="margin:0; padding:0 ">4370:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4371:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4372:     .q      (reg2hw.configin[10].size.q ),</pre>
<pre style="margin:0; padding:0 ">4373: </pre>
<pre style="margin:0; padding:0 ">4374:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4375:     .qs     (configin10_size10_qs)</pre>
<pre style="margin:0; padding:0 ">4376:   );</pre>
<pre style="margin:0; padding:0 ">4377: </pre>
<pre style="margin:0; padding:0 ">4378: </pre>
<pre style="margin:0; padding:0 ">4379:   // F[pend10]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4380:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4381:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4382:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4383:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4384:   ) u_configin10_pend10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4385:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4386:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4387: </pre>
<pre style="margin:0; padding:0 ">4388:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4389:     .we     (configin10_pend10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4390:     .wd     (configin10_pend10_wd),</pre>
<pre style="margin:0; padding:0 ">4391: </pre>
<pre style="margin:0; padding:0 ">4392:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4393:     .de     (hw2reg.configin[10].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4394:     .d      (hw2reg.configin[10].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4395: </pre>
<pre style="margin:0; padding:0 ">4396:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4397:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4398:     .q      (reg2hw.configin[10].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4399: </pre>
<pre style="margin:0; padding:0 ">4400:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4401:     .qs     (configin10_pend10_qs)</pre>
<pre style="margin:0; padding:0 ">4402:   );</pre>
<pre style="margin:0; padding:0 ">4403: </pre>
<pre style="margin:0; padding:0 ">4404: </pre>
<pre style="margin:0; padding:0 ">4405:   // F[rdy10]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4406:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4407:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4408:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4409:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4410:   ) u_configin10_rdy10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4411:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4412:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4413: </pre>
<pre style="margin:0; padding:0 ">4414:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4415:     .we     (configin10_rdy10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4416:     .wd     (configin10_rdy10_wd),</pre>
<pre style="margin:0; padding:0 ">4417: </pre>
<pre style="margin:0; padding:0 ">4418:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4419:     .de     (hw2reg.configin[10].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4420:     .d      (hw2reg.configin[10].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4421: </pre>
<pre style="margin:0; padding:0 ">4422:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4423:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4424:     .q      (reg2hw.configin[10].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4425: </pre>
<pre style="margin:0; padding:0 ">4426:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4427:     .qs     (configin10_rdy10_qs)</pre>
<pre style="margin:0; padding:0 ">4428:   );</pre>
<pre style="margin:0; padding:0 ">4429: </pre>
<pre style="margin:0; padding:0 ">4430: </pre>
<pre style="margin:0; padding:0 ">4431:   // Subregister 11 of Multireg configin</pre>
<pre style="margin:0; padding:0 ">4432:   // R[configin11]: V(False)</pre>
<pre style="margin:0; padding:0 ">4433: </pre>
<pre style="margin:0; padding:0 ">4434:   // F[buffer11]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4435:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4436:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4437:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4438:     .RESVAL  (5'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4439:   ) u_configin11_buffer11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4440:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4441:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4442: </pre>
<pre style="margin:0; padding:0 ">4443:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4444:     .we     (configin11_buffer11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4445:     .wd     (configin11_buffer11_wd),</pre>
<pre style="margin:0; padding:0 ">4446: </pre>
<pre style="margin:0; padding:0 ">4447:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4448:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4449:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4450: </pre>
<pre style="margin:0; padding:0 ">4451:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4452:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4453:     .q      (reg2hw.configin[11].buffer.q ),</pre>
<pre style="margin:0; padding:0 ">4454: </pre>
<pre style="margin:0; padding:0 ">4455:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4456:     .qs     (configin11_buffer11_qs)</pre>
<pre style="margin:0; padding:0 ">4457:   );</pre>
<pre style="margin:0; padding:0 ">4458: </pre>
<pre style="margin:0; padding:0 ">4459: </pre>
<pre style="margin:0; padding:0 ">4460:   // F[size11]: 14:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4461:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4462:     .DW      (7),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4463:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4464:     .RESVAL  (7'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4465:   ) u_configin11_size11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4466:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4467:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4468: </pre>
<pre style="margin:0; padding:0 ">4469:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4470:     .we     (configin11_size11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4471:     .wd     (configin11_size11_wd),</pre>
<pre style="margin:0; padding:0 ">4472: </pre>
<pre style="margin:0; padding:0 ">4473:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4474:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4475:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4476: </pre>
<pre style="margin:0; padding:0 ">4477:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4478:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4479:     .q      (reg2hw.configin[11].size.q ),</pre>
<pre style="margin:0; padding:0 ">4480: </pre>
<pre style="margin:0; padding:0 ">4481:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4482:     .qs     (configin11_size11_qs)</pre>
<pre style="margin:0; padding:0 ">4483:   );</pre>
<pre style="margin:0; padding:0 ">4484: </pre>
<pre style="margin:0; padding:0 ">4485: </pre>
<pre style="margin:0; padding:0 ">4486:   // F[pend11]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4487:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4488:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4489:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4490:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4491:   ) u_configin11_pend11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4492:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4493:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4494: </pre>
<pre style="margin:0; padding:0 ">4495:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4496:     .we     (configin11_pend11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4497:     .wd     (configin11_pend11_wd),</pre>
<pre style="margin:0; padding:0 ">4498: </pre>
<pre style="margin:0; padding:0 ">4499:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4500:     .de     (hw2reg.configin[11].pend.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4501:     .d      (hw2reg.configin[11].pend.d ),</pre>
<pre style="margin:0; padding:0 ">4502: </pre>
<pre style="margin:0; padding:0 ">4503:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4504:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4505:     .q      (reg2hw.configin[11].pend.q ),</pre>
<pre style="margin:0; padding:0 ">4506: </pre>
<pre style="margin:0; padding:0 ">4507:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4508:     .qs     (configin11_pend11_qs)</pre>
<pre style="margin:0; padding:0 ">4509:   );</pre>
<pre style="margin:0; padding:0 ">4510: </pre>
<pre style="margin:0; padding:0 ">4511: </pre>
<pre style="margin:0; padding:0 ">4512:   // F[rdy11]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4513:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4514:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4515:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4516:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4517:   ) u_configin11_rdy11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4518:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4519:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4520: </pre>
<pre style="margin:0; padding:0 ">4521:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4522:     .we     (configin11_rdy11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4523:     .wd     (configin11_rdy11_wd),</pre>
<pre style="margin:0; padding:0 ">4524: </pre>
<pre style="margin:0; padding:0 ">4525:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4526:     .de     (hw2reg.configin[11].rdy.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4527:     .d      (hw2reg.configin[11].rdy.d ),</pre>
<pre style="margin:0; padding:0 ">4528: </pre>
<pre style="margin:0; padding:0 ">4529:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4530:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4531:     .q      (reg2hw.configin[11].rdy.q ),</pre>
<pre style="margin:0; padding:0 ">4532: </pre>
<pre style="margin:0; padding:0 ">4533:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4534:     .qs     (configin11_rdy11_qs)</pre>
<pre style="margin:0; padding:0 ">4535:   );</pre>
<pre style="margin:0; padding:0 ">4536: </pre>
<pre style="margin:0; padding:0 ">4537: </pre>
<pre style="margin:0; padding:0 ">4538: </pre>
<pre style="margin:0; padding:0 ">4539: </pre>
<pre style="margin:0; padding:0 ">4540:   // Subregister 0 of Multireg iso</pre>
<pre style="margin:0; padding:0 ">4541:   // R[iso]: V(False)</pre>
<pre style="margin:0; padding:0 ">4542: </pre>
<pre style="margin:0; padding:0 ">4543:   // F[iso0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4544:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4545:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4546:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4547:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4548:   ) u_iso_iso0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4549:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4550:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4551: </pre>
<pre style="margin:0; padding:0 ">4552:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4553:     .we     (iso_iso0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4554:     .wd     (iso_iso0_wd),</pre>
<pre style="margin:0; padding:0 ">4555: </pre>
<pre style="margin:0; padding:0 ">4556:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4557:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4558:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4559: </pre>
<pre style="margin:0; padding:0 ">4560:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4561:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4562:     .q      (reg2hw.iso[0].q ),</pre>
<pre style="margin:0; padding:0 ">4563: </pre>
<pre style="margin:0; padding:0 ">4564:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4565:     .qs     (iso_iso0_qs)</pre>
<pre style="margin:0; padding:0 ">4566:   );</pre>
<pre style="margin:0; padding:0 ">4567: </pre>
<pre style="margin:0; padding:0 ">4568: </pre>
<pre style="margin:0; padding:0 ">4569:   // F[iso1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4570:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4571:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4572:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4573:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4574:   ) u_iso_iso1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4575:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4576:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4577: </pre>
<pre style="margin:0; padding:0 ">4578:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4579:     .we     (iso_iso1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4580:     .wd     (iso_iso1_wd),</pre>
<pre style="margin:0; padding:0 ">4581: </pre>
<pre style="margin:0; padding:0 ">4582:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4583:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4584:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4585: </pre>
<pre style="margin:0; padding:0 ">4586:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4587:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4588:     .q      (reg2hw.iso[1].q ),</pre>
<pre style="margin:0; padding:0 ">4589: </pre>
<pre style="margin:0; padding:0 ">4590:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4591:     .qs     (iso_iso1_qs)</pre>
<pre style="margin:0; padding:0 ">4592:   );</pre>
<pre style="margin:0; padding:0 ">4593: </pre>
<pre style="margin:0; padding:0 ">4594: </pre>
<pre style="margin:0; padding:0 ">4595:   // F[iso2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4596:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4597:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4598:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4599:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4600:   ) u_iso_iso2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4601:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4602:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4603: </pre>
<pre style="margin:0; padding:0 ">4604:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4605:     .we     (iso_iso2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4606:     .wd     (iso_iso2_wd),</pre>
<pre style="margin:0; padding:0 ">4607: </pre>
<pre style="margin:0; padding:0 ">4608:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4609:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4610:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4611: </pre>
<pre style="margin:0; padding:0 ">4612:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4613:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4614:     .q      (reg2hw.iso[2].q ),</pre>
<pre style="margin:0; padding:0 ">4615: </pre>
<pre style="margin:0; padding:0 ">4616:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4617:     .qs     (iso_iso2_qs)</pre>
<pre style="margin:0; padding:0 ">4618:   );</pre>
<pre style="margin:0; padding:0 ">4619: </pre>
<pre style="margin:0; padding:0 ">4620: </pre>
<pre style="margin:0; padding:0 ">4621:   // F[iso3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4622:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4623:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4624:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4625:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4626:   ) u_iso_iso3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4627:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4628:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4629: </pre>
<pre style="margin:0; padding:0 ">4630:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4631:     .we     (iso_iso3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4632:     .wd     (iso_iso3_wd),</pre>
<pre style="margin:0; padding:0 ">4633: </pre>
<pre style="margin:0; padding:0 ">4634:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4635:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4636:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4637: </pre>
<pre style="margin:0; padding:0 ">4638:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4639:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4640:     .q      (reg2hw.iso[3].q ),</pre>
<pre style="margin:0; padding:0 ">4641: </pre>
<pre style="margin:0; padding:0 ">4642:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4643:     .qs     (iso_iso3_qs)</pre>
<pre style="margin:0; padding:0 ">4644:   );</pre>
<pre style="margin:0; padding:0 ">4645: </pre>
<pre style="margin:0; padding:0 ">4646: </pre>
<pre style="margin:0; padding:0 ">4647:   // F[iso4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4648:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4649:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4650:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4651:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4652:   ) u_iso_iso4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4653:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4654:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4655: </pre>
<pre style="margin:0; padding:0 ">4656:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4657:     .we     (iso_iso4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4658:     .wd     (iso_iso4_wd),</pre>
<pre style="margin:0; padding:0 ">4659: </pre>
<pre style="margin:0; padding:0 ">4660:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4661:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4662:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4663: </pre>
<pre style="margin:0; padding:0 ">4664:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4665:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4666:     .q      (reg2hw.iso[4].q ),</pre>
<pre style="margin:0; padding:0 ">4667: </pre>
<pre style="margin:0; padding:0 ">4668:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4669:     .qs     (iso_iso4_qs)</pre>
<pre style="margin:0; padding:0 ">4670:   );</pre>
<pre style="margin:0; padding:0 ">4671: </pre>
<pre style="margin:0; padding:0 ">4672: </pre>
<pre style="margin:0; padding:0 ">4673:   // F[iso5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4674:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4675:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4676:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4677:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4678:   ) u_iso_iso5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4679:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4680:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4681: </pre>
<pre style="margin:0; padding:0 ">4682:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4683:     .we     (iso_iso5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4684:     .wd     (iso_iso5_wd),</pre>
<pre style="margin:0; padding:0 ">4685: </pre>
<pre style="margin:0; padding:0 ">4686:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4687:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4688:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4689: </pre>
<pre style="margin:0; padding:0 ">4690:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4691:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4692:     .q      (reg2hw.iso[5].q ),</pre>
<pre style="margin:0; padding:0 ">4693: </pre>
<pre style="margin:0; padding:0 ">4694:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4695:     .qs     (iso_iso5_qs)</pre>
<pre style="margin:0; padding:0 ">4696:   );</pre>
<pre style="margin:0; padding:0 ">4697: </pre>
<pre style="margin:0; padding:0 ">4698: </pre>
<pre style="margin:0; padding:0 ">4699:   // F[iso6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4700:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4701:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4702:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4703:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4704:   ) u_iso_iso6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4705:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4706:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4707: </pre>
<pre style="margin:0; padding:0 ">4708:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4709:     .we     (iso_iso6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4710:     .wd     (iso_iso6_wd),</pre>
<pre style="margin:0; padding:0 ">4711: </pre>
<pre style="margin:0; padding:0 ">4712:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4713:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4714:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4715: </pre>
<pre style="margin:0; padding:0 ">4716:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4717:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4718:     .q      (reg2hw.iso[6].q ),</pre>
<pre style="margin:0; padding:0 ">4719: </pre>
<pre style="margin:0; padding:0 ">4720:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4721:     .qs     (iso_iso6_qs)</pre>
<pre style="margin:0; padding:0 ">4722:   );</pre>
<pre style="margin:0; padding:0 ">4723: </pre>
<pre style="margin:0; padding:0 ">4724: </pre>
<pre style="margin:0; padding:0 ">4725:   // F[iso7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4726:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4727:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4728:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4729:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4730:   ) u_iso_iso7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4731:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4732:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4733: </pre>
<pre style="margin:0; padding:0 ">4734:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4735:     .we     (iso_iso7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4736:     .wd     (iso_iso7_wd),</pre>
<pre style="margin:0; padding:0 ">4737: </pre>
<pre style="margin:0; padding:0 ">4738:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4739:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4740:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4741: </pre>
<pre style="margin:0; padding:0 ">4742:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4743:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4744:     .q      (reg2hw.iso[7].q ),</pre>
<pre style="margin:0; padding:0 ">4745: </pre>
<pre style="margin:0; padding:0 ">4746:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4747:     .qs     (iso_iso7_qs)</pre>
<pre style="margin:0; padding:0 ">4748:   );</pre>
<pre style="margin:0; padding:0 ">4749: </pre>
<pre style="margin:0; padding:0 ">4750: </pre>
<pre style="margin:0; padding:0 ">4751:   // F[iso8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4752:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4753:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4754:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4755:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4756:   ) u_iso_iso8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4757:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4758:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4759: </pre>
<pre style="margin:0; padding:0 ">4760:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4761:     .we     (iso_iso8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4762:     .wd     (iso_iso8_wd),</pre>
<pre style="margin:0; padding:0 ">4763: </pre>
<pre style="margin:0; padding:0 ">4764:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4765:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4766:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4767: </pre>
<pre style="margin:0; padding:0 ">4768:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4769:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4770:     .q      (reg2hw.iso[8].q ),</pre>
<pre style="margin:0; padding:0 ">4771: </pre>
<pre style="margin:0; padding:0 ">4772:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4773:     .qs     (iso_iso8_qs)</pre>
<pre style="margin:0; padding:0 ">4774:   );</pre>
<pre style="margin:0; padding:0 ">4775: </pre>
<pre style="margin:0; padding:0 ">4776: </pre>
<pre style="margin:0; padding:0 ">4777:   // F[iso9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4778:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4779:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4780:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4781:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4782:   ) u_iso_iso9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4783:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4784:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4785: </pre>
<pre style="margin:0; padding:0 ">4786:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4787:     .we     (iso_iso9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4788:     .wd     (iso_iso9_wd),</pre>
<pre style="margin:0; padding:0 ">4789: </pre>
<pre style="margin:0; padding:0 ">4790:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4791:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4792:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4793: </pre>
<pre style="margin:0; padding:0 ">4794:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4795:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4796:     .q      (reg2hw.iso[9].q ),</pre>
<pre style="margin:0; padding:0 ">4797: </pre>
<pre style="margin:0; padding:0 ">4798:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4799:     .qs     (iso_iso9_qs)</pre>
<pre style="margin:0; padding:0 ">4800:   );</pre>
<pre style="margin:0; padding:0 ">4801: </pre>
<pre style="margin:0; padding:0 ">4802: </pre>
<pre style="margin:0; padding:0 ">4803:   // F[iso10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4804:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4805:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4806:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4807:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4808:   ) u_iso_iso10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4809:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4810:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4811: </pre>
<pre style="margin:0; padding:0 ">4812:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4813:     .we     (iso_iso10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4814:     .wd     (iso_iso10_wd),</pre>
<pre style="margin:0; padding:0 ">4815: </pre>
<pre style="margin:0; padding:0 ">4816:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4817:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4818:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4819: </pre>
<pre style="margin:0; padding:0 ">4820:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4821:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4822:     .q      (reg2hw.iso[10].q ),</pre>
<pre style="margin:0; padding:0 ">4823: </pre>
<pre style="margin:0; padding:0 ">4824:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4825:     .qs     (iso_iso10_qs)</pre>
<pre style="margin:0; padding:0 ">4826:   );</pre>
<pre style="margin:0; padding:0 ">4827: </pre>
<pre style="margin:0; padding:0 ">4828: </pre>
<pre style="margin:0; padding:0 ">4829:   // F[iso11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4830:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4831:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4832:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4833:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4834:   ) u_iso_iso11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4835:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4836:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4837: </pre>
<pre style="margin:0; padding:0 ">4838:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4839:     .we     (iso_iso11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4840:     .wd     (iso_iso11_wd),</pre>
<pre style="margin:0; padding:0 ">4841: </pre>
<pre style="margin:0; padding:0 ">4842:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4843:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4844:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4845: </pre>
<pre style="margin:0; padding:0 ">4846:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4847:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4848:     .q      (reg2hw.iso[11].q ),</pre>
<pre style="margin:0; padding:0 ">4849: </pre>
<pre style="margin:0; padding:0 ">4850:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4851:     .qs     (iso_iso11_qs)</pre>
<pre style="margin:0; padding:0 ">4852:   );</pre>
<pre style="margin:0; padding:0 ">4853: </pre>
<pre style="margin:0; padding:0 ">4854: </pre>
<pre style="margin:0; padding:0 ">4855: </pre>
<pre style="margin:0; padding:0 ">4856: </pre>
<pre style="margin:0; padding:0 ">4857:   // Subregister 0 of Multireg data_toggle_clear</pre>
<pre style="margin:0; padding:0 ">4858:   // R[data_toggle_clear]: V(False)</pre>
<pre style="margin:0; padding:0 ">4859: </pre>
<pre style="margin:0; padding:0 ">4860:   // F[clear0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4861:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4862:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4863:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4864:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4865:   ) u_data_toggle_clear_clear0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4866:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4867:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4868: </pre>
<pre style="margin:0; padding:0 ">4869:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4870:     .we     (data_toggle_clear_clear0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4871:     .wd     (data_toggle_clear_clear0_wd),</pre>
<pre style="margin:0; padding:0 ">4872: </pre>
<pre style="margin:0; padding:0 ">4873:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4874:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4875:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4876: </pre>
<pre style="margin:0; padding:0 ">4877:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4878:     .qe     (reg2hw.data_toggle_clear[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4879:     .q      (reg2hw.data_toggle_clear[0].q ),</pre>
<pre style="margin:0; padding:0 ">4880: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4881:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4882:   );</pre>
<pre style="margin:0; padding:0 ">4883: </pre>
<pre style="margin:0; padding:0 ">4884: </pre>
<pre style="margin:0; padding:0 ">4885:   // F[clear1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4886:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4887:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4888:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4889:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4890:   ) u_data_toggle_clear_clear1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4891:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4892:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4893: </pre>
<pre style="margin:0; padding:0 ">4894:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4895:     .we     (data_toggle_clear_clear1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4896:     .wd     (data_toggle_clear_clear1_wd),</pre>
<pre style="margin:0; padding:0 ">4897: </pre>
<pre style="margin:0; padding:0 ">4898:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4899:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4900:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4901: </pre>
<pre style="margin:0; padding:0 ">4902:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4903:     .qe     (reg2hw.data_toggle_clear[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4904:     .q      (reg2hw.data_toggle_clear[1].q ),</pre>
<pre style="margin:0; padding:0 ">4905: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4906:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4907:   );</pre>
<pre style="margin:0; padding:0 ">4908: </pre>
<pre style="margin:0; padding:0 ">4909: </pre>
<pre style="margin:0; padding:0 ">4910:   // F[clear2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4911:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4912:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4913:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4914:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4915:   ) u_data_toggle_clear_clear2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4916:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4917:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4918: </pre>
<pre style="margin:0; padding:0 ">4919:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4920:     .we     (data_toggle_clear_clear2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4921:     .wd     (data_toggle_clear_clear2_wd),</pre>
<pre style="margin:0; padding:0 ">4922: </pre>
<pre style="margin:0; padding:0 ">4923:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4924:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4925:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4926: </pre>
<pre style="margin:0; padding:0 ">4927:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4928:     .qe     (reg2hw.data_toggle_clear[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4929:     .q      (reg2hw.data_toggle_clear[2].q ),</pre>
<pre style="margin:0; padding:0 ">4930: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4931:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4932:   );</pre>
<pre style="margin:0; padding:0 ">4933: </pre>
<pre style="margin:0; padding:0 ">4934: </pre>
<pre style="margin:0; padding:0 ">4935:   // F[clear3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4936:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4937:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4938:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4939:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4940:   ) u_data_toggle_clear_clear3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4941:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4942:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4943: </pre>
<pre style="margin:0; padding:0 ">4944:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4945:     .we     (data_toggle_clear_clear3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4946:     .wd     (data_toggle_clear_clear3_wd),</pre>
<pre style="margin:0; padding:0 ">4947: </pre>
<pre style="margin:0; padding:0 ">4948:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4949:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4950:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4951: </pre>
<pre style="margin:0; padding:0 ">4952:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4953:     .qe     (reg2hw.data_toggle_clear[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4954:     .q      (reg2hw.data_toggle_clear[3].q ),</pre>
<pre style="margin:0; padding:0 ">4955: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4956:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4957:   );</pre>
<pre style="margin:0; padding:0 ">4958: </pre>
<pre style="margin:0; padding:0 ">4959: </pre>
<pre style="margin:0; padding:0 ">4960:   // F[clear4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4961:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4962:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4963:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4964:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4965:   ) u_data_toggle_clear_clear4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4966:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4967:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4968: </pre>
<pre style="margin:0; padding:0 ">4969:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4970:     .we     (data_toggle_clear_clear4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4971:     .wd     (data_toggle_clear_clear4_wd),</pre>
<pre style="margin:0; padding:0 ">4972: </pre>
<pre style="margin:0; padding:0 ">4973:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4974:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4975:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4976: </pre>
<pre style="margin:0; padding:0 ">4977:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4978:     .qe     (reg2hw.data_toggle_clear[4].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4979:     .q      (reg2hw.data_toggle_clear[4].q ),</pre>
<pre style="margin:0; padding:0 ">4980: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4981:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">4982:   );</pre>
<pre style="margin:0; padding:0 ">4983: </pre>
<pre style="margin:0; padding:0 ">4984: </pre>
<pre style="margin:0; padding:0 ">4985:   // F[clear5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4986:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4987:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4988:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4989:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4990:   ) u_data_toggle_clear_clear5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4991:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4992:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4993: </pre>
<pre style="margin:0; padding:0 ">4994:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4995:     .we     (data_toggle_clear_clear5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4996:     .wd     (data_toggle_clear_clear5_wd),</pre>
<pre style="margin:0; padding:0 ">4997: </pre>
<pre style="margin:0; padding:0 ">4998:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4999:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5000:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5001: </pre>
<pre style="margin:0; padding:0 ">5002:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5003:     .qe     (reg2hw.data_toggle_clear[5].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5004:     .q      (reg2hw.data_toggle_clear[5].q ),</pre>
<pre style="margin:0; padding:0 ">5005: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5006:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5007:   );</pre>
<pre style="margin:0; padding:0 ">5008: </pre>
<pre style="margin:0; padding:0 ">5009: </pre>
<pre style="margin:0; padding:0 ">5010:   // F[clear6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5011:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5012:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5013:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5014:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5015:   ) u_data_toggle_clear_clear6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5016:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5017:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5018: </pre>
<pre style="margin:0; padding:0 ">5019:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5020:     .we     (data_toggle_clear_clear6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5021:     .wd     (data_toggle_clear_clear6_wd),</pre>
<pre style="margin:0; padding:0 ">5022: </pre>
<pre style="margin:0; padding:0 ">5023:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5024:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5025:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5026: </pre>
<pre style="margin:0; padding:0 ">5027:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5028:     .qe     (reg2hw.data_toggle_clear[6].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5029:     .q      (reg2hw.data_toggle_clear[6].q ),</pre>
<pre style="margin:0; padding:0 ">5030: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5031:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5032:   );</pre>
<pre style="margin:0; padding:0 ">5033: </pre>
<pre style="margin:0; padding:0 ">5034: </pre>
<pre style="margin:0; padding:0 ">5035:   // F[clear7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5036:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5037:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5038:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5039:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5040:   ) u_data_toggle_clear_clear7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5041:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5042:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5043: </pre>
<pre style="margin:0; padding:0 ">5044:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5045:     .we     (data_toggle_clear_clear7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5046:     .wd     (data_toggle_clear_clear7_wd),</pre>
<pre style="margin:0; padding:0 ">5047: </pre>
<pre style="margin:0; padding:0 ">5048:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5049:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5050:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5051: </pre>
<pre style="margin:0; padding:0 ">5052:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5053:     .qe     (reg2hw.data_toggle_clear[7].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5054:     .q      (reg2hw.data_toggle_clear[7].q ),</pre>
<pre style="margin:0; padding:0 ">5055: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5056:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5057:   );</pre>
<pre style="margin:0; padding:0 ">5058: </pre>
<pre style="margin:0; padding:0 ">5059: </pre>
<pre style="margin:0; padding:0 ">5060:   // F[clear8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5061:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5062:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5063:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5064:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5065:   ) u_data_toggle_clear_clear8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5066:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5067:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5068: </pre>
<pre style="margin:0; padding:0 ">5069:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5070:     .we     (data_toggle_clear_clear8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5071:     .wd     (data_toggle_clear_clear8_wd),</pre>
<pre style="margin:0; padding:0 ">5072: </pre>
<pre style="margin:0; padding:0 ">5073:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5074:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5075:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5076: </pre>
<pre style="margin:0; padding:0 ">5077:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5078:     .qe     (reg2hw.data_toggle_clear[8].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5079:     .q      (reg2hw.data_toggle_clear[8].q ),</pre>
<pre style="margin:0; padding:0 ">5080: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5081:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5082:   );</pre>
<pre style="margin:0; padding:0 ">5083: </pre>
<pre style="margin:0; padding:0 ">5084: </pre>
<pre style="margin:0; padding:0 ">5085:   // F[clear9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5086:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5087:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5088:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5089:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5090:   ) u_data_toggle_clear_clear9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5091:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5092:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5093: </pre>
<pre style="margin:0; padding:0 ">5094:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5095:     .we     (data_toggle_clear_clear9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5096:     .wd     (data_toggle_clear_clear9_wd),</pre>
<pre style="margin:0; padding:0 ">5097: </pre>
<pre style="margin:0; padding:0 ">5098:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5099:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5100:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5101: </pre>
<pre style="margin:0; padding:0 ">5102:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5103:     .qe     (reg2hw.data_toggle_clear[9].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5104:     .q      (reg2hw.data_toggle_clear[9].q ),</pre>
<pre style="margin:0; padding:0 ">5105: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5106:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5107:   );</pre>
<pre style="margin:0; padding:0 ">5108: </pre>
<pre style="margin:0; padding:0 ">5109: </pre>
<pre style="margin:0; padding:0 ">5110:   // F[clear10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5111:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5112:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5113:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5114:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5115:   ) u_data_toggle_clear_clear10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5116:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5117:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5118: </pre>
<pre style="margin:0; padding:0 ">5119:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5120:     .we     (data_toggle_clear_clear10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5121:     .wd     (data_toggle_clear_clear10_wd),</pre>
<pre style="margin:0; padding:0 ">5122: </pre>
<pre style="margin:0; padding:0 ">5123:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5124:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5125:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5126: </pre>
<pre style="margin:0; padding:0 ">5127:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5128:     .qe     (reg2hw.data_toggle_clear[10].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5129:     .q      (reg2hw.data_toggle_clear[10].q ),</pre>
<pre style="margin:0; padding:0 ">5130: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5131:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5132:   );</pre>
<pre style="margin:0; padding:0 ">5133: </pre>
<pre style="margin:0; padding:0 ">5134: </pre>
<pre style="margin:0; padding:0 ">5135:   // F[clear11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5136:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5137:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5138:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5139:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5140:   ) u_data_toggle_clear_clear11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5141:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5142:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5143: </pre>
<pre style="margin:0; padding:0 ">5144:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5145:     .we     (data_toggle_clear_clear11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5146:     .wd     (data_toggle_clear_clear11_wd),</pre>
<pre style="margin:0; padding:0 ">5147: </pre>
<pre style="margin:0; padding:0 ">5148:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5149:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5150:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5151: </pre>
<pre style="margin:0; padding:0 ">5152:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5153:     .qe     (reg2hw.data_toggle_clear[11].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5154:     .q      (reg2hw.data_toggle_clear[11].q ),</pre>
<pre style="margin:0; padding:0 ">5155: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5156:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">5157:   );</pre>
<pre style="margin:0; padding:0 ">5158: </pre>
<pre style="margin:0; padding:0 ">5159: </pre>
<pre style="margin:0; padding:0 ">5160: </pre>
<pre style="margin:0; padding:0 ">5161:   // R[phy_config]: V(False)</pre>
<pre style="margin:0; padding:0 ">5162: </pre>
<pre style="margin:0; padding:0 ">5163:   //   F[rx_differential_mode]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5164:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5165:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5166:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5167:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5168:   ) u_phy_config_rx_differential_mode (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5169:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5170:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5171: </pre>
<pre style="margin:0; padding:0 ">5172:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5173:     .we     (phy_config_rx_differential_mode_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5174:     .wd     (phy_config_rx_differential_mode_wd),</pre>
<pre style="margin:0; padding:0 ">5175: </pre>
<pre style="margin:0; padding:0 ">5176:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5177:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5178:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5179: </pre>
<pre style="margin:0; padding:0 ">5180:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5181:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5182:     .q      (reg2hw.phy_config.rx_differential_mode.q ),</pre>
<pre style="margin:0; padding:0 ">5183: </pre>
<pre style="margin:0; padding:0 ">5184:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5185:     .qs     (phy_config_rx_differential_mode_qs)</pre>
<pre style="margin:0; padding:0 ">5186:   );</pre>
<pre style="margin:0; padding:0 ">5187: </pre>
<pre style="margin:0; padding:0 ">5188: </pre>
<pre style="margin:0; padding:0 ">5189:   //   F[tx_differential_mode]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5190:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5191:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5192:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5193:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5194:   ) u_phy_config_tx_differential_mode (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5195:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5196:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5197: </pre>
<pre style="margin:0; padding:0 ">5198:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5199:     .we     (phy_config_tx_differential_mode_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5200:     .wd     (phy_config_tx_differential_mode_wd),</pre>
<pre style="margin:0; padding:0 ">5201: </pre>
<pre style="margin:0; padding:0 ">5202:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5203:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5204:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5205: </pre>
<pre style="margin:0; padding:0 ">5206:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5207:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5208:     .q      (reg2hw.phy_config.tx_differential_mode.q ),</pre>
<pre style="margin:0; padding:0 ">5209: </pre>
<pre style="margin:0; padding:0 ">5210:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5211:     .qs     (phy_config_tx_differential_mode_qs)</pre>
<pre style="margin:0; padding:0 ">5212:   );</pre>
<pre style="margin:0; padding:0 ">5213: </pre>
<pre style="margin:0; padding:0 ">5214: </pre>
<pre style="margin:0; padding:0 ">5215:   //   F[eop_single_bit]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5216:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5217:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5218:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5219:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5220:   ) u_phy_config_eop_single_bit (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5221:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5222:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5223: </pre>
<pre style="margin:0; padding:0 ">5224:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5225:     .we     (phy_config_eop_single_bit_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5226:     .wd     (phy_config_eop_single_bit_wd),</pre>
<pre style="margin:0; padding:0 ">5227: </pre>
<pre style="margin:0; padding:0 ">5228:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5229:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5230:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5231: </pre>
<pre style="margin:0; padding:0 ">5232:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5233:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5234:     .q      (reg2hw.phy_config.eop_single_bit.q ),</pre>
<pre style="margin:0; padding:0 ">5235: </pre>
<pre style="margin:0; padding:0 ">5236:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5237:     .qs     (phy_config_eop_single_bit_qs)</pre>
<pre style="margin:0; padding:0 ">5238:   );</pre>
<pre style="margin:0; padding:0 ">5239: </pre>
<pre style="margin:0; padding:0 ">5240: </pre>
<pre style="margin:0; padding:0 ">5241:   //   F[override_pwr_sense_en]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5242:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5243:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5244:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5245:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5246:   ) u_phy_config_override_pwr_sense_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5247:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5248:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5249: </pre>
<pre style="margin:0; padding:0 ">5250:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5251:     .we     (phy_config_override_pwr_sense_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5252:     .wd     (phy_config_override_pwr_sense_en_wd),</pre>
<pre style="margin:0; padding:0 ">5253: </pre>
<pre style="margin:0; padding:0 ">5254:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5255:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5256:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5257: </pre>
<pre style="margin:0; padding:0 ">5258:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5259:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5260:     .q      (reg2hw.phy_config.override_pwr_sense_en.q ),</pre>
<pre style="margin:0; padding:0 ">5261: </pre>
<pre style="margin:0; padding:0 ">5262:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5263:     .qs     (phy_config_override_pwr_sense_en_qs)</pre>
<pre style="margin:0; padding:0 ">5264:   );</pre>
<pre style="margin:0; padding:0 ">5265: </pre>
<pre style="margin:0; padding:0 ">5266: </pre>
<pre style="margin:0; padding:0 ">5267:   //   F[override_pwr_sense_val]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5268:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5269:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5270:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5271:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5272:   ) u_phy_config_override_pwr_sense_val (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5273:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5274:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5275: </pre>
<pre style="margin:0; padding:0 ">5276:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5277:     .we     (phy_config_override_pwr_sense_val_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5278:     .wd     (phy_config_override_pwr_sense_val_wd),</pre>
<pre style="margin:0; padding:0 ">5279: </pre>
<pre style="margin:0; padding:0 ">5280:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5281:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5282:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5283: </pre>
<pre style="margin:0; padding:0 ">5284:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5285:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5286:     .q      (reg2hw.phy_config.override_pwr_sense_val.q ),</pre>
<pre style="margin:0; padding:0 ">5287: </pre>
<pre style="margin:0; padding:0 ">5288:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5289:     .qs     (phy_config_override_pwr_sense_val_qs)</pre>
<pre style="margin:0; padding:0 ">5290:   );</pre>
<pre style="margin:0; padding:0 ">5291: </pre>
<pre style="margin:0; padding:0 ">5292: </pre>
<pre style="margin:0; padding:0 ">5293: </pre>
<pre style="margin:0; padding:0 ">5294: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5295:   logic [25:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5296:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5297:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5298:     addr_hit[ 0] = (reg_addr == USBDEV_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5299:     addr_hit[ 1] = (reg_addr == USBDEV_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5300:     addr_hit[ 2] = (reg_addr == USBDEV_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5301:     addr_hit[ 3] = (reg_addr == USBDEV_USBCTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5302:     addr_hit[ 4] = (reg_addr == USBDEV_USBSTAT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5303:     addr_hit[ 5] = (reg_addr == USBDEV_AVBUFFER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5304:     addr_hit[ 6] = (reg_addr == USBDEV_RXFIFO_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5305:     addr_hit[ 7] = (reg_addr == USBDEV_RXENABLE_SETUP_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5306:     addr_hit[ 8] = (reg_addr == USBDEV_RXENABLE_OUT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5307:     addr_hit[ 9] = (reg_addr == USBDEV_IN_SENT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5308:     addr_hit[10] = (reg_addr == USBDEV_STALL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5309:     addr_hit[11] = (reg_addr == USBDEV_CONFIGIN0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5310:     addr_hit[12] = (reg_addr == USBDEV_CONFIGIN1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5311:     addr_hit[13] = (reg_addr == USBDEV_CONFIGIN2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5312:     addr_hit[14] = (reg_addr == USBDEV_CONFIGIN3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5313:     addr_hit[15] = (reg_addr == USBDEV_CONFIGIN4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5314:     addr_hit[16] = (reg_addr == USBDEV_CONFIGIN5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5315:     addr_hit[17] = (reg_addr == USBDEV_CONFIGIN6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5316:     addr_hit[18] = (reg_addr == USBDEV_CONFIGIN7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5317:     addr_hit[19] = (reg_addr == USBDEV_CONFIGIN8_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5318:     addr_hit[20] = (reg_addr == USBDEV_CONFIGIN9_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5319:     addr_hit[21] = (reg_addr == USBDEV_CONFIGIN10_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5320:     addr_hit[22] = (reg_addr == USBDEV_CONFIGIN11_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5321:     addr_hit[23] = (reg_addr == USBDEV_ISO_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5322:     addr_hit[24] = (reg_addr == USBDEV_DATA_TOGGLE_CLEAR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5323:     addr_hit[25] = (reg_addr == USBDEV_PHY_CONFIG_OFFSET);</pre>
<pre style="margin:0; padding:0 ">5324:   end</pre>
<pre style="margin:0; padding:0 ">5325: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5326:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">5327: </pre>
<pre style="margin:0; padding:0 ">5328:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5329:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5330:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5331:     if (addr_hit[ 0] && reg_we && (USBDEV_PERMIT[ 0] != (USBDEV_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5332:     if (addr_hit[ 1] && reg_we && (USBDEV_PERMIT[ 1] != (USBDEV_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5333:     if (addr_hit[ 2] && reg_we && (USBDEV_PERMIT[ 2] != (USBDEV_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5334:     if (addr_hit[ 3] && reg_we && (USBDEV_PERMIT[ 3] != (USBDEV_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5335:     if (addr_hit[ 4] && reg_we && (USBDEV_PERMIT[ 4] != (USBDEV_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5336:     if (addr_hit[ 5] && reg_we && (USBDEV_PERMIT[ 5] != (USBDEV_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5337:     if (addr_hit[ 6] && reg_we && (USBDEV_PERMIT[ 6] != (USBDEV_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5338:     if (addr_hit[ 7] && reg_we && (USBDEV_PERMIT[ 7] != (USBDEV_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5339:     if (addr_hit[ 8] && reg_we && (USBDEV_PERMIT[ 8] != (USBDEV_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5340:     if (addr_hit[ 9] && reg_we && (USBDEV_PERMIT[ 9] != (USBDEV_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5341:     if (addr_hit[10] && reg_we && (USBDEV_PERMIT[10] != (USBDEV_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5342:     if (addr_hit[11] && reg_we && (USBDEV_PERMIT[11] != (USBDEV_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5343:     if (addr_hit[12] && reg_we && (USBDEV_PERMIT[12] != (USBDEV_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5344:     if (addr_hit[13] && reg_we && (USBDEV_PERMIT[13] != (USBDEV_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5345:     if (addr_hit[14] && reg_we && (USBDEV_PERMIT[14] != (USBDEV_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5346:     if (addr_hit[15] && reg_we && (USBDEV_PERMIT[15] != (USBDEV_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5347:     if (addr_hit[16] && reg_we && (USBDEV_PERMIT[16] != (USBDEV_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5348:     if (addr_hit[17] && reg_we && (USBDEV_PERMIT[17] != (USBDEV_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5349:     if (addr_hit[18] && reg_we && (USBDEV_PERMIT[18] != (USBDEV_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5350:     if (addr_hit[19] && reg_we && (USBDEV_PERMIT[19] != (USBDEV_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5351:     if (addr_hit[20] && reg_we && (USBDEV_PERMIT[20] != (USBDEV_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5352:     if (addr_hit[21] && reg_we && (USBDEV_PERMIT[21] != (USBDEV_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5353:     if (addr_hit[22] && reg_we && (USBDEV_PERMIT[22] != (USBDEV_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5354:     if (addr_hit[23] && reg_we && (USBDEV_PERMIT[23] != (USBDEV_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5355:     if (addr_hit[24] && reg_we && (USBDEV_PERMIT[24] != (USBDEV_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5356:     if (addr_hit[25] && reg_we && (USBDEV_PERMIT[25] != (USBDEV_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">5357:   end</pre>
<pre style="margin:0; padding:0 ">5358: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5359:   assign intr_state_pkt_received_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5360:   assign intr_state_pkt_received_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5361: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5362:   assign intr_state_pkt_sent_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5363:   assign intr_state_pkt_sent_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5364: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5365:   assign intr_state_disconnected_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5366:   assign intr_state_disconnected_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5367: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5368:   assign intr_state_host_lost_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5369:   assign intr_state_host_lost_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5370: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5371:   assign intr_state_link_reset_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5372:   assign intr_state_link_reset_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5373: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5374:   assign intr_state_link_suspend_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5375:   assign intr_state_link_suspend_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5376: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5377:   assign intr_state_link_resume_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5378:   assign intr_state_link_resume_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5379: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5380:   assign intr_state_av_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5381:   assign intr_state_av_empty_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5382: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5383:   assign intr_state_rx_full_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5384:   assign intr_state_rx_full_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5385: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5386:   assign intr_state_av_overflow_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5387:   assign intr_state_av_overflow_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5388: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5389:   assign intr_state_link_in_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5390:   assign intr_state_link_in_err_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5391: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5392:   assign intr_state_rx_crc_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5393:   assign intr_state_rx_crc_err_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5394: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5395:   assign intr_state_rx_pid_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5396:   assign intr_state_rx_pid_err_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">5397: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5398:   assign intr_state_rx_bitstuff_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5399:   assign intr_state_rx_bitstuff_err_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">5400: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5401:   assign intr_state_frame_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5402:   assign intr_state_frame_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">5403: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5404:   assign intr_state_connected_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5405:   assign intr_state_connected_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">5406: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5407:   assign intr_enable_pkt_received_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5408:   assign intr_enable_pkt_received_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5409: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5410:   assign intr_enable_pkt_sent_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5411:   assign intr_enable_pkt_sent_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5412: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5413:   assign intr_enable_disconnected_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5414:   assign intr_enable_disconnected_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5415: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5416:   assign intr_enable_host_lost_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5417:   assign intr_enable_host_lost_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5418: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5419:   assign intr_enable_link_reset_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5420:   assign intr_enable_link_reset_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5421: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5422:   assign intr_enable_link_suspend_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5423:   assign intr_enable_link_suspend_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5424: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5425:   assign intr_enable_link_resume_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5426:   assign intr_enable_link_resume_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5427: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5428:   assign intr_enable_av_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5429:   assign intr_enable_av_empty_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5430: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5431:   assign intr_enable_rx_full_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5432:   assign intr_enable_rx_full_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5433: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5434:   assign intr_enable_av_overflow_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5435:   assign intr_enable_av_overflow_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5436: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5437:   assign intr_enable_link_in_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5438:   assign intr_enable_link_in_err_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5439: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5440:   assign intr_enable_rx_crc_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5441:   assign intr_enable_rx_crc_err_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5442: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5443:   assign intr_enable_rx_pid_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5444:   assign intr_enable_rx_pid_err_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">5445: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5446:   assign intr_enable_rx_bitstuff_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5447:   assign intr_enable_rx_bitstuff_err_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">5448: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5449:   assign intr_enable_frame_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5450:   assign intr_enable_frame_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">5451: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5452:   assign intr_enable_connected_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5453:   assign intr_enable_connected_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">5454: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5455:   assign intr_test_pkt_received_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5456:   assign intr_test_pkt_received_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5457: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5458:   assign intr_test_pkt_sent_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5459:   assign intr_test_pkt_sent_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5460: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5461:   assign intr_test_disconnected_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5462:   assign intr_test_disconnected_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5463: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5464:   assign intr_test_host_lost_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5465:   assign intr_test_host_lost_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5466: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5467:   assign intr_test_link_reset_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5468:   assign intr_test_link_reset_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5469: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5470:   assign intr_test_link_suspend_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5471:   assign intr_test_link_suspend_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5472: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5473:   assign intr_test_link_resume_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5474:   assign intr_test_link_resume_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5475: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5476:   assign intr_test_av_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5477:   assign intr_test_av_empty_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5478: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5479:   assign intr_test_rx_full_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5480:   assign intr_test_rx_full_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5481: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5482:   assign intr_test_av_overflow_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5483:   assign intr_test_av_overflow_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5484: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5485:   assign intr_test_link_in_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5486:   assign intr_test_link_in_err_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5487: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5488:   assign intr_test_rx_crc_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5489:   assign intr_test_rx_crc_err_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5490: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5491:   assign intr_test_rx_pid_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5492:   assign intr_test_rx_pid_err_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">5493: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5494:   assign intr_test_rx_bitstuff_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5495:   assign intr_test_rx_bitstuff_err_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">5496: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5497:   assign intr_test_frame_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5498:   assign intr_test_frame_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">5499: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5500:   assign intr_test_connected_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5501:   assign intr_test_connected_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">5502: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5503:   assign usbctrl_enable_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5504:   assign usbctrl_enable_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5505: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5506:   assign usbctrl_device_address_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5507:   assign usbctrl_device_address_wd = reg_wdata[22:16];</pre>
<pre style="margin:0; padding:0 ">5508: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5509:   assign usbstat_frame_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5510: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5511:   assign usbstat_host_lost_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5512: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5513:   assign usbstat_link_state_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5514: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5515:   assign usbstat_usb_sense_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5516: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5517:   assign usbstat_av_depth_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5518: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5519:   assign usbstat_av_full_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5520: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5521:   assign usbstat_rx_depth_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5522: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5523:   assign usbstat_rx_empty_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5524: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5525:   assign avbuffer_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5526:   assign avbuffer_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5527: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5528:   assign rxfifo_buffer_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5529: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5530:   assign rxfifo_size_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5531: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5532:   assign rxfifo_setup_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5533: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5534:   assign rxfifo_ep_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 ">5535: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5536:   assign rxenable_setup_setup0_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5537:   assign rxenable_setup_setup0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5538: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5539:   assign rxenable_setup_setup1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5540:   assign rxenable_setup_setup1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5541: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5542:   assign rxenable_setup_setup2_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5543:   assign rxenable_setup_setup2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5544: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5545:   assign rxenable_setup_setup3_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5546:   assign rxenable_setup_setup3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5547: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5548:   assign rxenable_setup_setup4_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5549:   assign rxenable_setup_setup4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5550: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5551:   assign rxenable_setup_setup5_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5552:   assign rxenable_setup_setup5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5553: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5554:   assign rxenable_setup_setup6_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5555:   assign rxenable_setup_setup6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5556: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5557:   assign rxenable_setup_setup7_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5558:   assign rxenable_setup_setup7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5559: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5560:   assign rxenable_setup_setup8_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5561:   assign rxenable_setup_setup8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5562: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5563:   assign rxenable_setup_setup9_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5564:   assign rxenable_setup_setup9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5565: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5566:   assign rxenable_setup_setup10_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5567:   assign rxenable_setup_setup10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5568: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5569:   assign rxenable_setup_setup11_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5570:   assign rxenable_setup_setup11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5571: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5572:   assign rxenable_out_out0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5573:   assign rxenable_out_out0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5574: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5575:   assign rxenable_out_out1_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5576:   assign rxenable_out_out1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5577: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5578:   assign rxenable_out_out2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5579:   assign rxenable_out_out2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5580: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5581:   assign rxenable_out_out3_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5582:   assign rxenable_out_out3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5583: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5584:   assign rxenable_out_out4_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5585:   assign rxenable_out_out4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5586: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5587:   assign rxenable_out_out5_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5588:   assign rxenable_out_out5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5589: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5590:   assign rxenable_out_out6_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5591:   assign rxenable_out_out6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5592: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5593:   assign rxenable_out_out7_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5594:   assign rxenable_out_out7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5595: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5596:   assign rxenable_out_out8_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5597:   assign rxenable_out_out8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5598: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5599:   assign rxenable_out_out9_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5600:   assign rxenable_out_out9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5601: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5602:   assign rxenable_out_out10_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5603:   assign rxenable_out_out10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5604: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5605:   assign rxenable_out_out11_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5606:   assign rxenable_out_out11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5607: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5608:   assign in_sent_sent0_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5609:   assign in_sent_sent0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5610: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5611:   assign in_sent_sent1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5612:   assign in_sent_sent1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5613: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5614:   assign in_sent_sent2_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5615:   assign in_sent_sent2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5616: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5617:   assign in_sent_sent3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5618:   assign in_sent_sent3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5619: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5620:   assign in_sent_sent4_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5621:   assign in_sent_sent4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5622: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5623:   assign in_sent_sent5_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5624:   assign in_sent_sent5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5625: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5626:   assign in_sent_sent6_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5627:   assign in_sent_sent6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5628: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5629:   assign in_sent_sent7_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5630:   assign in_sent_sent7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5631: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5632:   assign in_sent_sent8_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5633:   assign in_sent_sent8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5634: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5635:   assign in_sent_sent9_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5636:   assign in_sent_sent9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5637: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5638:   assign in_sent_sent10_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5639:   assign in_sent_sent10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5640: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5641:   assign in_sent_sent11_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5642:   assign in_sent_sent11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5643: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5644:   assign stall_stall0_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5645:   assign stall_stall0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5646: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5647:   assign stall_stall1_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5648:   assign stall_stall1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5649: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5650:   assign stall_stall2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5651:   assign stall_stall2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5652: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5653:   assign stall_stall3_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5654:   assign stall_stall3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5655: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5656:   assign stall_stall4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5657:   assign stall_stall4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5658: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5659:   assign stall_stall5_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5660:   assign stall_stall5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5661: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5662:   assign stall_stall6_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5663:   assign stall_stall6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5664: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5665:   assign stall_stall7_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5666:   assign stall_stall7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5667: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5668:   assign stall_stall8_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5669:   assign stall_stall8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5670: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5671:   assign stall_stall9_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5672:   assign stall_stall9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5673: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5674:   assign stall_stall10_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5675:   assign stall_stall10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5676: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5677:   assign stall_stall11_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5678:   assign stall_stall11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5679: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5680:   assign configin0_buffer0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5681:   assign configin0_buffer0_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5682: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5683:   assign configin0_size0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5684:   assign configin0_size0_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5685: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5686:   assign configin0_pend0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5687:   assign configin0_pend0_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5688: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5689:   assign configin0_rdy0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5690:   assign configin0_rdy0_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5691: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5692:   assign configin1_buffer1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5693:   assign configin1_buffer1_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5694: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5695:   assign configin1_size1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5696:   assign configin1_size1_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5697: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5698:   assign configin1_pend1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5699:   assign configin1_pend1_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5700: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5701:   assign configin1_rdy1_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5702:   assign configin1_rdy1_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5703: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5704:   assign configin2_buffer2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5705:   assign configin2_buffer2_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5706: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5707:   assign configin2_size2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5708:   assign configin2_size2_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5709: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5710:   assign configin2_pend2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5711:   assign configin2_pend2_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5712: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5713:   assign configin2_rdy2_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5714:   assign configin2_rdy2_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5715: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5716:   assign configin3_buffer3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5717:   assign configin3_buffer3_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5718: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5719:   assign configin3_size3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5720:   assign configin3_size3_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5721: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5722:   assign configin3_pend3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5723:   assign configin3_pend3_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5725:   assign configin3_rdy3_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5726:   assign configin3_rdy3_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5727: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5728:   assign configin4_buffer4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5729:   assign configin4_buffer4_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5731:   assign configin4_size4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5732:   assign configin4_size4_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5733: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5734:   assign configin4_pend4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5735:   assign configin4_pend4_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5736: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5737:   assign configin4_rdy4_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5738:   assign configin4_rdy4_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5739: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5740:   assign configin5_buffer5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5741:   assign configin5_buffer5_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5742: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5743:   assign configin5_size5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5744:   assign configin5_size5_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5745: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5746:   assign configin5_pend5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5747:   assign configin5_pend5_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5748: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5749:   assign configin5_rdy5_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5750:   assign configin5_rdy5_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5751: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5752:   assign configin6_buffer6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5753:   assign configin6_buffer6_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5755:   assign configin6_size6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5756:   assign configin6_size6_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5757: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5758:   assign configin6_pend6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5759:   assign configin6_pend6_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5760: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5761:   assign configin6_rdy6_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5762:   assign configin6_rdy6_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5763: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5764:   assign configin7_buffer7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5765:   assign configin7_buffer7_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5766: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5767:   assign configin7_size7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5768:   assign configin7_size7_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5769: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5770:   assign configin7_pend7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5771:   assign configin7_pend7_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5772: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5773:   assign configin7_rdy7_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5774:   assign configin7_rdy7_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5775: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5776:   assign configin8_buffer8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5777:   assign configin8_buffer8_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5779:   assign configin8_size8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5780:   assign configin8_size8_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5781: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5782:   assign configin8_pend8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5783:   assign configin8_pend8_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5784: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5785:   assign configin8_rdy8_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5786:   assign configin8_rdy8_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5787: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5788:   assign configin9_buffer9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5789:   assign configin9_buffer9_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5790: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5791:   assign configin9_size9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5792:   assign configin9_size9_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5793: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5794:   assign configin9_pend9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5795:   assign configin9_pend9_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5796: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5797:   assign configin9_rdy9_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5798:   assign configin9_rdy9_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5799: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5800:   assign configin10_buffer10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5801:   assign configin10_buffer10_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5802: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5803:   assign configin10_size10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5804:   assign configin10_size10_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5805: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5806:   assign configin10_pend10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5807:   assign configin10_pend10_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5808: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5809:   assign configin10_rdy10_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5810:   assign configin10_rdy10_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5811: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5812:   assign configin11_buffer11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5813:   assign configin11_buffer11_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">5814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5815:   assign configin11_size11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5816:   assign configin11_size11_wd = reg_wdata[14:8];</pre>
<pre style="margin:0; padding:0 ">5817: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5818:   assign configin11_pend11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5819:   assign configin11_pend11_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">5820: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5821:   assign configin11_rdy11_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5822:   assign configin11_rdy11_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">5823: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5824:   assign iso_iso0_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5825:   assign iso_iso0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5827:   assign iso_iso1_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5828:   assign iso_iso1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5829: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5830:   assign iso_iso2_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5831:   assign iso_iso2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5832: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5833:   assign iso_iso3_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5834:   assign iso_iso3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5835: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5836:   assign iso_iso4_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5837:   assign iso_iso4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5838: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5839:   assign iso_iso5_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5840:   assign iso_iso5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5841: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5842:   assign iso_iso6_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5843:   assign iso_iso6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5844: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5845:   assign iso_iso7_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5846:   assign iso_iso7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5847: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5848:   assign iso_iso8_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5849:   assign iso_iso8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5850: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5851:   assign iso_iso9_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5852:   assign iso_iso9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5853: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5854:   assign iso_iso10_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5855:   assign iso_iso10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5856: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5857:   assign iso_iso11_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5858:   assign iso_iso11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5859: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5860:   assign data_toggle_clear_clear0_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5861:   assign data_toggle_clear_clear0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5862: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5863:   assign data_toggle_clear_clear1_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5864:   assign data_toggle_clear_clear1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5865: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5866:   assign data_toggle_clear_clear2_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5867:   assign data_toggle_clear_clear2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5868: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5869:   assign data_toggle_clear_clear3_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5870:   assign data_toggle_clear_clear3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5871: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5872:   assign data_toggle_clear_clear4_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5873:   assign data_toggle_clear_clear4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5874: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5875:   assign data_toggle_clear_clear5_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5876:   assign data_toggle_clear_clear5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">5877: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5878:   assign data_toggle_clear_clear6_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5879:   assign data_toggle_clear_clear6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">5880: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5881:   assign data_toggle_clear_clear7_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5882:   assign data_toggle_clear_clear7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">5883: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5884:   assign data_toggle_clear_clear8_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5885:   assign data_toggle_clear_clear8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">5886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5887:   assign data_toggle_clear_clear9_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5888:   assign data_toggle_clear_clear9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">5889: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5890:   assign data_toggle_clear_clear10_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5891:   assign data_toggle_clear_clear10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">5892: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5893:   assign data_toggle_clear_clear11_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5894:   assign data_toggle_clear_clear11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">5895: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5896:   assign phy_config_rx_differential_mode_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5897:   assign phy_config_rx_differential_mode_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">5898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5899:   assign phy_config_tx_differential_mode_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5900:   assign phy_config_tx_differential_mode_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">5901: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5902:   assign phy_config_eop_single_bit_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5903:   assign phy_config_eop_single_bit_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">5904: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5905:   assign phy_config_override_pwr_sense_en_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5906:   assign phy_config_override_pwr_sense_en_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">5907: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5908:   assign phy_config_override_pwr_sense_val_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5909:   assign phy_config_override_pwr_sense_val_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">5910: </pre>
<pre style="margin:0; padding:0 ">5911:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5912:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5913:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5914:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5915:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5916:         reg_rdata_next[0] = intr_state_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5917:         reg_rdata_next[1] = intr_state_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5918:         reg_rdata_next[2] = intr_state_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5919:         reg_rdata_next[3] = intr_state_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5920:         reg_rdata_next[4] = intr_state_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5921:         reg_rdata_next[5] = intr_state_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5922:         reg_rdata_next[6] = intr_state_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5923:         reg_rdata_next[7] = intr_state_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5924:         reg_rdata_next[8] = intr_state_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5925:         reg_rdata_next[9] = intr_state_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5926:         reg_rdata_next[10] = intr_state_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5927:         reg_rdata_next[11] = intr_state_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5928:         reg_rdata_next[12] = intr_state_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5929:         reg_rdata_next[13] = intr_state_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5930:         reg_rdata_next[14] = intr_state_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5931:         reg_rdata_next[15] = intr_state_connected_qs;</pre>
<pre style="margin:0; padding:0 ">5932:       end</pre>
<pre style="margin:0; padding:0 ">5933: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5934:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5935:         reg_rdata_next[0] = intr_enable_pkt_received_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5936:         reg_rdata_next[1] = intr_enable_pkt_sent_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5937:         reg_rdata_next[2] = intr_enable_disconnected_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5938:         reg_rdata_next[3] = intr_enable_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5939:         reg_rdata_next[4] = intr_enable_link_reset_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5940:         reg_rdata_next[5] = intr_enable_link_suspend_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5941:         reg_rdata_next[6] = intr_enable_link_resume_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5942:         reg_rdata_next[7] = intr_enable_av_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5943:         reg_rdata_next[8] = intr_enable_rx_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5944:         reg_rdata_next[9] = intr_enable_av_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5945:         reg_rdata_next[10] = intr_enable_link_in_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5946:         reg_rdata_next[11] = intr_enable_rx_crc_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5947:         reg_rdata_next[12] = intr_enable_rx_pid_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5948:         reg_rdata_next[13] = intr_enable_rx_bitstuff_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5949:         reg_rdata_next[14] = intr_enable_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5950:         reg_rdata_next[15] = intr_enable_connected_qs;</pre>
<pre style="margin:0; padding:0 ">5951:       end</pre>
<pre style="margin:0; padding:0 ">5952: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5953:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5954:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5955:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5956:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5957:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5958:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5959:         reg_rdata_next[5] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5960:         reg_rdata_next[6] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5961:         reg_rdata_next[7] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5962:         reg_rdata_next[8] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5963:         reg_rdata_next[9] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5964:         reg_rdata_next[10] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5965:         reg_rdata_next[11] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5966:         reg_rdata_next[12] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5967:         reg_rdata_next[13] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5968:         reg_rdata_next[14] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5969:         reg_rdata_next[15] = '0;</pre>
<pre style="margin:0; padding:0 ">5970:       end</pre>
<pre style="margin:0; padding:0 ">5971: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5972:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5973:         reg_rdata_next[0] = usbctrl_enable_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5974:         reg_rdata_next[22:16] = usbctrl_device_address_qs;</pre>
<pre style="margin:0; padding:0 ">5975:       end</pre>
<pre style="margin:0; padding:0 ">5976: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5977:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5978:         reg_rdata_next[10:0] = usbstat_frame_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5979:         reg_rdata_next[11] = usbstat_host_lost_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5980:         reg_rdata_next[14:12] = usbstat_link_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5981:         reg_rdata_next[15] = usbstat_usb_sense_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5982:         reg_rdata_next[18:16] = usbstat_av_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5983:         reg_rdata_next[23] = usbstat_av_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5984:         reg_rdata_next[26:24] = usbstat_rx_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5985:         reg_rdata_next[31] = usbstat_rx_empty_qs;</pre>
<pre style="margin:0; padding:0 ">5986:       end</pre>
<pre style="margin:0; padding:0 ">5987: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5988:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5989:         reg_rdata_next[4:0] = '0;</pre>
<pre style="margin:0; padding:0 ">5990:       end</pre>
<pre style="margin:0; padding:0 ">5991: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5992:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5993:         reg_rdata_next[4:0] = rxfifo_buffer_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5994:         reg_rdata_next[14:8] = rxfifo_size_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5995:         reg_rdata_next[19] = rxfifo_setup_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5996:         reg_rdata_next[23:20] = rxfifo_ep_qs;</pre>
<pre style="margin:0; padding:0 ">5997:       end</pre>
<pre style="margin:0; padding:0 ">5998: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5999:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6000:         reg_rdata_next[0] = rxenable_setup_setup0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6001:         reg_rdata_next[1] = rxenable_setup_setup1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6002:         reg_rdata_next[2] = rxenable_setup_setup2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6003:         reg_rdata_next[3] = rxenable_setup_setup3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6004:         reg_rdata_next[4] = rxenable_setup_setup4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6005:         reg_rdata_next[5] = rxenable_setup_setup5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6006:         reg_rdata_next[6] = rxenable_setup_setup6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6007:         reg_rdata_next[7] = rxenable_setup_setup7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6008:         reg_rdata_next[8] = rxenable_setup_setup8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6009:         reg_rdata_next[9] = rxenable_setup_setup9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6010:         reg_rdata_next[10] = rxenable_setup_setup10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6011:         reg_rdata_next[11] = rxenable_setup_setup11_qs;</pre>
<pre style="margin:0; padding:0 ">6012:       end</pre>
<pre style="margin:0; padding:0 ">6013: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6014:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6015:         reg_rdata_next[0] = rxenable_out_out0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6016:         reg_rdata_next[1] = rxenable_out_out1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6017:         reg_rdata_next[2] = rxenable_out_out2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6018:         reg_rdata_next[3] = rxenable_out_out3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6019:         reg_rdata_next[4] = rxenable_out_out4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6020:         reg_rdata_next[5] = rxenable_out_out5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6021:         reg_rdata_next[6] = rxenable_out_out6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6022:         reg_rdata_next[7] = rxenable_out_out7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6023:         reg_rdata_next[8] = rxenable_out_out8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6024:         reg_rdata_next[9] = rxenable_out_out9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6025:         reg_rdata_next[10] = rxenable_out_out10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6026:         reg_rdata_next[11] = rxenable_out_out11_qs;</pre>
<pre style="margin:0; padding:0 ">6027:       end</pre>
<pre style="margin:0; padding:0 ">6028: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6029:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6030:         reg_rdata_next[0] = in_sent_sent0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6031:         reg_rdata_next[1] = in_sent_sent1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6032:         reg_rdata_next[2] = in_sent_sent2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6033:         reg_rdata_next[3] = in_sent_sent3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6034:         reg_rdata_next[4] = in_sent_sent4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6035:         reg_rdata_next[5] = in_sent_sent5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6036:         reg_rdata_next[6] = in_sent_sent6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6037:         reg_rdata_next[7] = in_sent_sent7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6038:         reg_rdata_next[8] = in_sent_sent8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6039:         reg_rdata_next[9] = in_sent_sent9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6040:         reg_rdata_next[10] = in_sent_sent10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6041:         reg_rdata_next[11] = in_sent_sent11_qs;</pre>
<pre style="margin:0; padding:0 ">6042:       end</pre>
<pre style="margin:0; padding:0 ">6043: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6044:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6045:         reg_rdata_next[0] = stall_stall0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6046:         reg_rdata_next[1] = stall_stall1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6047:         reg_rdata_next[2] = stall_stall2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6048:         reg_rdata_next[3] = stall_stall3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6049:         reg_rdata_next[4] = stall_stall4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6050:         reg_rdata_next[5] = stall_stall5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6051:         reg_rdata_next[6] = stall_stall6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6052:         reg_rdata_next[7] = stall_stall7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6053:         reg_rdata_next[8] = stall_stall8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6054:         reg_rdata_next[9] = stall_stall9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6055:         reg_rdata_next[10] = stall_stall10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6056:         reg_rdata_next[11] = stall_stall11_qs;</pre>
<pre style="margin:0; padding:0 ">6057:       end</pre>
<pre style="margin:0; padding:0 ">6058: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6059:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6060:         reg_rdata_next[4:0] = configin0_buffer0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6061:         reg_rdata_next[14:8] = configin0_size0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6062:         reg_rdata_next[30] = configin0_pend0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6063:         reg_rdata_next[31] = configin0_rdy0_qs;</pre>
<pre style="margin:0; padding:0 ">6064:       end</pre>
<pre style="margin:0; padding:0 ">6065: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6066:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6067:         reg_rdata_next[4:0] = configin1_buffer1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6068:         reg_rdata_next[14:8] = configin1_size1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6069:         reg_rdata_next[30] = configin1_pend1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6070:         reg_rdata_next[31] = configin1_rdy1_qs;</pre>
<pre style="margin:0; padding:0 ">6071:       end</pre>
<pre style="margin:0; padding:0 ">6072: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6073:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6074:         reg_rdata_next[4:0] = configin2_buffer2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6075:         reg_rdata_next[14:8] = configin2_size2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6076:         reg_rdata_next[30] = configin2_pend2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6077:         reg_rdata_next[31] = configin2_rdy2_qs;</pre>
<pre style="margin:0; padding:0 ">6078:       end</pre>
<pre style="margin:0; padding:0 ">6079: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6080:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6081:         reg_rdata_next[4:0] = configin3_buffer3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6082:         reg_rdata_next[14:8] = configin3_size3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6083:         reg_rdata_next[30] = configin3_pend3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6084:         reg_rdata_next[31] = configin3_rdy3_qs;</pre>
<pre style="margin:0; padding:0 ">6085:       end</pre>
<pre style="margin:0; padding:0 ">6086: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6087:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6088:         reg_rdata_next[4:0] = configin4_buffer4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6089:         reg_rdata_next[14:8] = configin4_size4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6090:         reg_rdata_next[30] = configin4_pend4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6091:         reg_rdata_next[31] = configin4_rdy4_qs;</pre>
<pre style="margin:0; padding:0 ">6092:       end</pre>
<pre style="margin:0; padding:0 ">6093: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6094:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6095:         reg_rdata_next[4:0] = configin5_buffer5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6096:         reg_rdata_next[14:8] = configin5_size5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6097:         reg_rdata_next[30] = configin5_pend5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6098:         reg_rdata_next[31] = configin5_rdy5_qs;</pre>
<pre style="margin:0; padding:0 ">6099:       end</pre>
<pre style="margin:0; padding:0 ">6100: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6101:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6102:         reg_rdata_next[4:0] = configin6_buffer6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6103:         reg_rdata_next[14:8] = configin6_size6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6104:         reg_rdata_next[30] = configin6_pend6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6105:         reg_rdata_next[31] = configin6_rdy6_qs;</pre>
<pre style="margin:0; padding:0 ">6106:       end</pre>
<pre style="margin:0; padding:0 ">6107: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6108:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6109:         reg_rdata_next[4:0] = configin7_buffer7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6110:         reg_rdata_next[14:8] = configin7_size7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6111:         reg_rdata_next[30] = configin7_pend7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6112:         reg_rdata_next[31] = configin7_rdy7_qs;</pre>
<pre style="margin:0; padding:0 ">6113:       end</pre>
<pre style="margin:0; padding:0 ">6114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6115:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6116:         reg_rdata_next[4:0] = configin8_buffer8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6117:         reg_rdata_next[14:8] = configin8_size8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6118:         reg_rdata_next[30] = configin8_pend8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6119:         reg_rdata_next[31] = configin8_rdy8_qs;</pre>
<pre style="margin:0; padding:0 ">6120:       end</pre>
<pre style="margin:0; padding:0 ">6121: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6122:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6123:         reg_rdata_next[4:0] = configin9_buffer9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6124:         reg_rdata_next[14:8] = configin9_size9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6125:         reg_rdata_next[30] = configin9_pend9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6126:         reg_rdata_next[31] = configin9_rdy9_qs;</pre>
<pre style="margin:0; padding:0 ">6127:       end</pre>
<pre style="margin:0; padding:0 ">6128: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6129:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6130:         reg_rdata_next[4:0] = configin10_buffer10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6131:         reg_rdata_next[14:8] = configin10_size10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6132:         reg_rdata_next[30] = configin10_pend10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6133:         reg_rdata_next[31] = configin10_rdy10_qs;</pre>
<pre style="margin:0; padding:0 ">6134:       end</pre>
<pre style="margin:0; padding:0 ">6135: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6136:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6137:         reg_rdata_next[4:0] = configin11_buffer11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6138:         reg_rdata_next[14:8] = configin11_size11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6139:         reg_rdata_next[30] = configin11_pend11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6140:         reg_rdata_next[31] = configin11_rdy11_qs;</pre>
<pre style="margin:0; padding:0 ">6141:       end</pre>
<pre style="margin:0; padding:0 ">6142: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6143:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6144:         reg_rdata_next[0] = iso_iso0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6145:         reg_rdata_next[1] = iso_iso1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6146:         reg_rdata_next[2] = iso_iso2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6147:         reg_rdata_next[3] = iso_iso3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6148:         reg_rdata_next[4] = iso_iso4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6149:         reg_rdata_next[5] = iso_iso5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6150:         reg_rdata_next[6] = iso_iso6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6151:         reg_rdata_next[7] = iso_iso7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6152:         reg_rdata_next[8] = iso_iso8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6153:         reg_rdata_next[9] = iso_iso9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6154:         reg_rdata_next[10] = iso_iso10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6155:         reg_rdata_next[11] = iso_iso11_qs;</pre>
<pre style="margin:0; padding:0 ">6156:       end</pre>
<pre style="margin:0; padding:0 ">6157: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6158:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6159:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6160:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6161:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6162:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6163:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6164:         reg_rdata_next[5] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6165:         reg_rdata_next[6] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6166:         reg_rdata_next[7] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6167:         reg_rdata_next[8] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6168:         reg_rdata_next[9] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6169:         reg_rdata_next[10] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6170:         reg_rdata_next[11] = '0;</pre>
<pre style="margin:0; padding:0 ">6171:       end</pre>
<pre style="margin:0; padding:0 ">6172: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6173:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6174:         reg_rdata_next[0] = phy_config_rx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6175:         reg_rdata_next[1] = phy_config_tx_differential_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6176:         reg_rdata_next[2] = phy_config_eop_single_bit_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6177:         reg_rdata_next[3] = phy_config_override_pwr_sense_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6178:         reg_rdata_next[4] = phy_config_override_pwr_sense_val_qs;</pre>
<pre style="margin:0; padding:0 ">6179:       end</pre>
<pre style="margin:0; padding:0 ">6180: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6181:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6182:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">6183:       end</pre>
<pre style="margin:0; padding:0 ">6184:     endcase</pre>
<pre style="margin:0; padding:0 ">6185:   end</pre>
<pre style="margin:0; padding:0 ">6186: </pre>
<pre style="margin:0; padding:0 ">6187:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">6188:   `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">6189:   `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">6190: </pre>
<pre style="margin:0; padding:0 ">6191:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">6192: </pre>
<pre style="margin:0; padding:0 ">6193:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">6194: </pre>
<pre style="margin:0; padding:0 ">6195:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">6196:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">6197:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">6198: </pre>
<pre style="margin:0; padding:0 ">6199: endmodule</pre>
<pre style="margin:0; padding:0 ">6200: </pre>
</body>
</html>
