# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/imports/new" -d "+UVM=+UVM" \
"../../../../../../../Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort.v" \
"../../../../../../../Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2.v" \
"../../../../../../../Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_flow_control_loop_pipe_sequential_init.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/imports/new" -d "+UVM=+UVM" \
"../../../../project_1.srcs/sources_1/imports/new/bubble_sort_if.sv" \
"../../../../project_1.srcs/sim_1/new/top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
