;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2017-02-17 20:06:28.152, builtAtMillis: 1487361988152
circuit Decorder : 
  module Decorder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, flip br_eq : UInt<1>, flip br_lt : UInt<1>, flip br_ltu : UInt<1>, flip DataMem_rdy : UInt<1>, BUS_A_sel : UInt<1>, BUS_B_sel : UInt<2>, WB_sel : UInt<2>, BRJMP_sel : UInt<1>, JBType_sel : UInt<1>, PC_MUX_sel : UInt<2>, WEN_RegFile : UInt<1>, Mem_rd : UInt<1>, Mem_wr_valid : UInt<1>, ALU_func : UInt<4>}
    
    io is invalid
    io is invalid
    node _T_32 = bits(io.IR, 6, 6) @[Decorder.scala 24:25]
    node _T_34 = eq(_T_32, UInt<1>("h00")) @[Decorder.scala 24:19]
    node _T_35 = bits(io.IR, 5, 5) @[Decorder.scala 24:37]
    node _T_36 = and(_T_34, _T_35) @[Decorder.scala 24:29]
    node _T_37 = bits(io.IR, 4, 4) @[Decorder.scala 24:49]
    node rs2 = and(_T_36, _T_37) @[Decorder.scala 24:41]
    node _T_38 = bits(io.IR, 5, 5) @[Decorder.scala 25:20]
    node _T_40 = eq(_T_38, UInt<1>("h00")) @[Decorder.scala 25:14]
    node _T_41 = bits(io.IR, 2, 2) @[Decorder.scala 25:33]
    node _T_43 = eq(_T_41, UInt<1>("h00")) @[Decorder.scala 25:27]
    node _T_44 = and(_T_40, _T_43) @[Decorder.scala 25:24]
    node _T_45 = bits(io.IR, 4, 4) @[Decorder.scala 25:48]
    node _T_47 = eq(_T_45, UInt<1>("h00")) @[Decorder.scala 25:42]
    node _T_48 = bits(io.IR, 3, 3) @[Decorder.scala 25:61]
    node _T_50 = eq(_T_48, UInt<1>("h00")) @[Decorder.scala 25:55]
    node _T_51 = and(_T_47, _T_50) @[Decorder.scala 25:52]
    node _T_52 = bits(io.IR, 2, 2) @[Decorder.scala 25:73]
    node _T_53 = and(_T_51, _T_52) @[Decorder.scala 25:65]
    node i = or(_T_44, _T_53) @[Decorder.scala 25:38]
    node _T_54 = bits(io.IR, 6, 6) @[Decorder.scala 26:19]
    node _T_56 = eq(_T_54, UInt<1>("h00")) @[Decorder.scala 26:13]
    node _T_57 = bits(io.IR, 5, 5) @[Decorder.scala 26:31]
    node _T_58 = and(_T_56, _T_57) @[Decorder.scala 26:23]
    node _T_59 = bits(io.IR, 4, 4) @[Decorder.scala 26:44]
    node _T_61 = eq(_T_59, UInt<1>("h00")) @[Decorder.scala 26:38]
    node s = and(_T_58, _T_61) @[Decorder.scala 26:35]
    node _T_62 = bits(io.IR, 5, 5) @[Decorder.scala 27:21]
    node _T_64 = eq(_T_62, UInt<1>("h00")) @[Decorder.scala 27:15]
    node _T_65 = bits(io.IR, 3, 3) @[Decorder.scala 27:34]
    node _T_67 = eq(_T_65, UInt<1>("h00")) @[Decorder.scala 27:28]
    node _T_68 = and(_T_64, _T_67) @[Decorder.scala 27:25]
    node _T_69 = bits(io.IR, 2, 2) @[Decorder.scala 27:46]
    node pcb = and(_T_68, _T_69) @[Decorder.scala 27:38]
    node _T_70 = bits(io.IR, 6, 6) @[Decorder.scala 29:22]
    node _T_72 = eq(_T_70, UInt<1>("h00")) @[Decorder.scala 29:16]
    node _T_73 = bits(io.IR, 2, 2) @[Decorder.scala 29:35]
    node _T_75 = eq(_T_73, UInt<1>("h00")) @[Decorder.scala 29:29]
    node _T_76 = and(_T_72, _T_75) @[Decorder.scala 29:26]
    node _T_77 = bits(io.IR, 4, 4) @[Decorder.scala 29:50]
    node _T_79 = eq(_T_77, UInt<1>("h00")) @[Decorder.scala 29:44]
    node _T_80 = bits(io.IR, 3, 3) @[Decorder.scala 29:63]
    node _T_82 = eq(_T_80, UInt<1>("h00")) @[Decorder.scala 29:57]
    node _T_83 = and(_T_79, _T_82) @[Decorder.scala 29:54]
    node _T_84 = bits(io.IR, 2, 2) @[Decorder.scala 29:75]
    node _T_85 = and(_T_83, _T_84) @[Decorder.scala 29:67]
    node rs1 = or(_T_76, _T_85) @[Decorder.scala 29:40]
    node _T_86 = bits(io.IR, 4, 4) @[Decorder.scala 30:18]
    node _T_87 = bits(io.IR, 2, 2) @[Decorder.scala 30:30]
    node u = and(_T_86, _T_87) @[Decorder.scala 30:22]
    node _T_88 = bits(io.IR, 3, 3) @[Decorder.scala 32:22]
    node _T_90 = eq(_T_88, UInt<1>("h00")) @[Decorder.scala 32:16]
    node _T_91 = bits(io.IR, 2, 2) @[Decorder.scala 32:34]
    node _T_92 = and(_T_90, _T_91) @[Decorder.scala 32:26]
    node _T_93 = bits(io.IR, 6, 6) @[Decorder.scala 32:49]
    node _T_95 = eq(_T_93, UInt<1>("h00")) @[Decorder.scala 32:43]
    node _T_96 = bits(io.IR, 4, 4) @[Decorder.scala 32:61]
    node _T_97 = and(_T_95, _T_96) @[Decorder.scala 32:53]
    node alu = or(_T_92, _T_97) @[Decorder.scala 32:39]
    node _T_98 = bits(io.IR, 5, 5) @[Decorder.scala 33:21]
    node _T_100 = eq(_T_98, UInt<1>("h00")) @[Decorder.scala 33:15]
    node _T_101 = bits(io.IR, 4, 4) @[Decorder.scala 33:34]
    node _T_103 = eq(_T_101, UInt<1>("h00")) @[Decorder.scala 33:28]
    node _T_104 = and(_T_100, _T_103) @[Decorder.scala 33:25]
    node _T_105 = bits(io.IR, 3, 3) @[Decorder.scala 33:47]
    node _T_107 = eq(_T_105, UInt<1>("h00")) @[Decorder.scala 33:41]
    node mem = and(_T_104, _T_107) @[Decorder.scala 33:38]
    node _T_108 = bits(io.IR, 5, 5) @[Decorder.scala 34:21]
    node _T_109 = bits(io.IR, 3, 3) @[Decorder.scala 34:33]
    node pcwb = and(_T_108, _T_109) @[Decorder.scala 34:25]
    node _T_110 = bits(io.IR, 5, 5) @[Decorder.scala 35:24]
    node _T_111 = bits(io.IR, 3, 3) @[Decorder.scala 35:36]
    node _T_112 = and(_T_110, _T_111) @[Decorder.scala 35:28]
    node _T_113 = bits(io.IR, 6, 6) @[Decorder.scala 35:50]
    node _T_114 = bits(io.IR, 4, 4) @[Decorder.scala 35:63]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[Decorder.scala 35:57]
    node _T_117 = and(_T_113, _T_116) @[Decorder.scala 35:54]
    node _T_118 = bits(io.IR, 2, 2) @[Decorder.scala 35:76]
    node _T_120 = eq(_T_118, UInt<1>("h00")) @[Decorder.scala 35:70]
    node _T_121 = and(_T_117, _T_120) @[Decorder.scala 35:67]
    node br_jmp = or(_T_112, _T_121) @[Decorder.scala 35:41]
    node _T_122 = bits(io.IR, 4, 4) @[Decorder.scala 36:22]
    node _T_124 = eq(_T_122, UInt<1>("h00")) @[Decorder.scala 36:16]
    node _T_125 = bits(io.IR, 3, 3) @[Decorder.scala 36:35]
    node _T_127 = eq(_T_125, UInt<1>("h00")) @[Decorder.scala 36:29]
    node _T_128 = and(_T_124, _T_127) @[Decorder.scala 36:26]
    node _T_129 = bits(io.IR, 2, 2) @[Decorder.scala 36:47]
    node jalr = and(_T_128, _T_129) @[Decorder.scala 36:39]
    node _T_130 = bits(io.IR, 5, 5) @[Decorder.scala 37:21]
    node _T_131 = bits(io.IR, 3, 3) @[Decorder.scala 37:33]
    node jtyp = and(_T_130, _T_131) @[Decorder.scala 37:25]
    node _T_132 = bits(io.IR, 6, 6) @[Decorder.scala 38:21]
    node _T_133 = bits(io.IR, 4, 4) @[Decorder.scala 38:34]
    node _T_135 = eq(_T_133, UInt<1>("h00")) @[Decorder.scala 38:28]
    node _T_136 = and(_T_132, _T_135) @[Decorder.scala 38:25]
    node _T_137 = bits(io.IR, 2, 2) @[Decorder.scala 38:47]
    node _T_139 = eq(_T_137, UInt<1>("h00")) @[Decorder.scala 38:41]
    node btyp = and(_T_136, _T_139) @[Decorder.scala 38:38]
    node func3 = bits(io.IR, 14, 12) @[Decorder.scala 40:22]
    when rs2 : @[Decorder.scala 49:16]
      io.BUS_B_sel <= UInt<2>("h03") @[Decorder.scala 50:22]
      skip @[Decorder.scala 49:16]
    when i : @[Decorder.scala 52:14]
      io.BUS_B_sel <= UInt<2>("h02") @[Decorder.scala 53:22]
      skip @[Decorder.scala 52:14]
    when s : @[Decorder.scala 55:14]
      io.BUS_B_sel <= UInt<2>("h01") @[Decorder.scala 56:22]
      skip @[Decorder.scala 55:14]
    when pcb : @[Decorder.scala 58:16]
      io.BUS_B_sel <= UInt<2>("h00") @[Decorder.scala 59:22]
      skip @[Decorder.scala 58:16]
    when rs1 : @[Decorder.scala 63:16]
      io.BUS_A_sel <= UInt<1>("h00") @[Decorder.scala 64:22]
      skip @[Decorder.scala 63:16]
    when u : @[Decorder.scala 66:14]
      io.BUS_A_sel <= UInt<1>("h01") @[Decorder.scala 67:22]
      skip @[Decorder.scala 66:14]
    when alu : @[Decorder.scala 70:16]
      io.WB_sel <= UInt<2>("h01") @[Decorder.scala 71:19]
      skip @[Decorder.scala 70:16]
    when mem : @[Decorder.scala 73:16]
      io.WB_sel <= UInt<2>("h00") @[Decorder.scala 74:19]
      skip @[Decorder.scala 73:16]
    when pcwb : @[Decorder.scala 76:17]
      io.WB_sel <= UInt<2>("h02") @[Decorder.scala 77:19]
      skip @[Decorder.scala 76:17]
    when br_jmp : @[Decorder.scala 80:18]
      io.BRJMP_sel <= UInt<1>("h00") @[Decorder.scala 81:22]
      skip @[Decorder.scala 80:18]
    when jalr : @[Decorder.scala 83:16]
      io.BRJMP_sel <= UInt<1>("h01") @[Decorder.scala 84:22]
      skip @[Decorder.scala 83:16]
    when jtyp : @[Decorder.scala 87:16]
      io.JBType_sel <= UInt<1>("h00") @[Decorder.scala 88:23]
      skip @[Decorder.scala 87:16]
    when btyp : @[Decorder.scala 90:16]
      io.JBType_sel <= UInt<1>("h01") @[Decorder.scala 91:23]
      skip @[Decorder.scala 90:16]
    node _T_153 = eq(func3, UInt<3>("h00")) @[Decorder.scala 95:26]
    node _T_155 = eq(io.br_eq, UInt<1>("h01")) @[Decorder.scala 95:53]
    node _T_156 = and(_T_153, _T_155) @[Decorder.scala 95:40]
    node _T_157 = eq(func3, UInt<3>("h01")) @[Decorder.scala 95:78]
    node _T_159 = eq(io.br_eq, UInt<1>("h00")) @[Decorder.scala 95:105]
    node _T_160 = and(_T_157, _T_159) @[Decorder.scala 95:92]
    node _T_161 = or(_T_156, _T_160) @[Decorder.scala 95:68]
    node _T_162 = eq(func3, UInt<3>("h04")) @[Decorder.scala 95:130]
    node _T_164 = eq(io.br_lt, UInt<1>("h01")) @[Decorder.scala 95:157]
    node _T_165 = and(_T_162, _T_164) @[Decorder.scala 95:144]
    node _T_166 = or(_T_161, _T_165) @[Decorder.scala 95:120]
    node _T_167 = eq(func3, UInt<3>("h05")) @[Decorder.scala 95:182]
    node _T_169 = eq(io.br_lt, UInt<1>("h00")) @[Decorder.scala 95:209]
    node _T_170 = and(_T_167, _T_169) @[Decorder.scala 95:196]
    node _T_171 = or(_T_166, _T_170) @[Decorder.scala 95:172]
    node _T_172 = eq(func3, UInt<3>("h06")) @[Decorder.scala 95:234]
    node _T_174 = eq(io.br_ltu, UInt<1>("h01")) @[Decorder.scala 95:263]
    node _T_175 = and(_T_172, _T_174) @[Decorder.scala 95:249]
    node _T_176 = or(_T_171, _T_175) @[Decorder.scala 95:224]
    node _T_177 = eq(func3, UInt<3>("h05")) @[Decorder.scala 95:288]
    node _T_179 = eq(io.br_ltu, UInt<1>("h00")) @[Decorder.scala 95:316]
    node _T_180 = and(_T_177, _T_179) @[Decorder.scala 95:302]
    node branch = or(_T_176, _T_180) @[Decorder.scala 95:278]
    node _T_181 = bits(io.IR, 6, 6) @[Decorder.scala 97:25]
    node _T_182 = bits(io.IR, 2, 2) @[Decorder.scala 97:37]
    node jmp_jalr = and(_T_181, _T_182) @[Decorder.scala 97:29]
    node _T_183 = bits(io.IR, 6, 6) @[Decorder.scala 98:19]
    node _T_184 = bits(io.IR, 4, 4) @[Decorder.scala 98:32]
    node _T_186 = eq(_T_184, UInt<1>("h00")) @[Decorder.scala 98:26]
    node _T_187 = and(_T_183, _T_186) @[Decorder.scala 98:23]
    node _T_188 = bits(io.IR, 2, 2) @[Decorder.scala 98:45]
    node _T_190 = eq(_T_188, UInt<1>("h00")) @[Decorder.scala 98:39]
    node br = and(_T_187, _T_190) @[Decorder.scala 98:36]
    node _T_191 = and(br, branch) @[Decorder.scala 101:26]
    node _T_192 = or(jmp_jalr, _T_191) @[Decorder.scala 101:19]
    when _T_192 : @[Decorder.scala 101:38]
      io.PC_MUX_sel <= UInt<2>("h02") @[Decorder.scala 102:22]
      skip @[Decorder.scala 101:38]
    node _T_195 = eq(_T_192, UInt<1>("h00")) @[Decorder.scala 101:38]
    when _T_195 : @[Decorder.scala 103:17]
      node _T_197 = eq(io.Mem_rd, UInt<1>("h01")) @[Decorder.scala 104:24]
      node _T_199 = eq(io.Mem_wr_valid, UInt<1>("h01")) @[Decorder.scala 104:57]
      node _T_200 = or(_T_197, _T_199) @[Decorder.scala 104:38]
      when _T_200 : @[Decorder.scala 104:71]
        node _T_202 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 105:33]
        when _T_202 : @[Decorder.scala 105:48]
          io.PC_MUX_sel <= UInt<2>("h01") @[Decorder.scala 106:31]
          skip @[Decorder.scala 105:48]
        node _T_205 = eq(io.DataMem_rdy, UInt<1>("h01")) @[Decorder.scala 108:33]
        when _T_205 : @[Decorder.scala 108:48]
          io.PC_MUX_sel <= UInt<2>("h00") @[Decorder.scala 109:31]
          skip @[Decorder.scala 108:48]
        skip @[Decorder.scala 104:71]
      node _T_208 = eq(_T_200, UInt<1>("h00")) @[Decorder.scala 104:71]
      when _T_208 : @[Decorder.scala 111:20]
        io.PC_MUX_sel <= UInt<2>("h00") @[Decorder.scala 112:27]
        skip @[Decorder.scala 111:20]
      skip @[Decorder.scala 103:17]
    node _T_210 = bits(io.IR, 6, 6) @[Decorder.scala 117:30]
    node _T_212 = eq(_T_210, UInt<1>("h00")) @[Decorder.scala 117:24]
    node _T_213 = bits(io.IR, 4, 4) @[Decorder.scala 117:42]
    node _T_214 = and(_T_212, _T_213) @[Decorder.scala 117:34]
    node _T_215 = bits(io.IR, 3, 3) @[Decorder.scala 117:55]
    node _T_217 = eq(_T_215, UInt<1>("h00")) @[Decorder.scala 117:49]
    node _T_218 = and(_T_214, _T_217) @[Decorder.scala 117:46]
    node _T_219 = bits(io.IR, 6, 6) @[Decorder.scala 117:70]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[Decorder.scala 117:64]
    node _T_222 = bits(io.IR, 5, 5) @[Decorder.scala 117:83]
    node _T_224 = eq(_T_222, UInt<1>("h00")) @[Decorder.scala 117:77]
    node _T_225 = and(_T_221, _T_224) @[Decorder.scala 117:74]
    node _T_226 = bits(io.IR, 3, 3) @[Decorder.scala 117:96]
    node _T_228 = eq(_T_226, UInt<1>("h00")) @[Decorder.scala 117:90]
    node _T_229 = and(_T_225, _T_228) @[Decorder.scala 117:87]
    node _T_230 = bits(io.IR, 2, 2) @[Decorder.scala 117:109]
    node _T_232 = eq(_T_230, UInt<1>("h00")) @[Decorder.scala 117:103]
    node _T_233 = and(_T_229, _T_232) @[Decorder.scala 117:100]
    node _T_234 = or(_T_218, _T_233) @[Decorder.scala 117:60]
    node _T_235 = bits(io.IR, 6, 6) @[Decorder.scala 117:123]
    node _T_236 = bits(io.IR, 5, 5) @[Decorder.scala 117:135]
    node _T_237 = and(_T_235, _T_236) @[Decorder.scala 117:127]
    node _T_238 = bits(io.IR, 4, 4) @[Decorder.scala 117:148]
    node _T_240 = eq(_T_238, UInt<1>("h00")) @[Decorder.scala 117:142]
    node _T_241 = and(_T_237, _T_240) @[Decorder.scala 117:139]
    node _T_242 = bits(io.IR, 2, 2) @[Decorder.scala 117:161]
    node _T_244 = eq(_T_242, UInt<1>("h00")) @[Decorder.scala 117:155]
    node _T_245 = and(_T_241, _T_244) @[Decorder.scala 117:152]
    node _T_246 = or(_T_234, _T_245) @[Decorder.scala 117:114]
    io.WEN_RegFile <= _T_246 @[Decorder.scala 117:20]
    node _T_247 = bits(io.IR, 5, 5) @[Decorder.scala 119:24]
    node _T_249 = eq(_T_247, UInt<1>("h00")) @[Decorder.scala 119:18]
    node _T_250 = bits(io.IR, 4, 4) @[Decorder.scala 119:37]
    node _T_252 = eq(_T_250, UInt<1>("h00")) @[Decorder.scala 119:31]
    node _T_253 = and(_T_249, _T_252) @[Decorder.scala 119:28]
    node _T_254 = bits(io.IR, 3, 3) @[Decorder.scala 119:50]
    node _T_256 = eq(_T_254, UInt<1>("h00")) @[Decorder.scala 119:44]
    node _T_257 = and(_T_253, _T_256) @[Decorder.scala 119:41]
    io.Mem_rd <= _T_257 @[Decorder.scala 119:15]
    node _T_258 = bits(io.IR, 6, 6) @[Decorder.scala 120:30]
    node _T_260 = eq(_T_258, UInt<1>("h00")) @[Decorder.scala 120:24]
    node _T_261 = bits(io.IR, 5, 5) @[Decorder.scala 120:42]
    node _T_262 = and(_T_260, _T_261) @[Decorder.scala 120:34]
    node _T_263 = bits(io.IR, 4, 4) @[Decorder.scala 120:55]
    node _T_265 = eq(_T_263, UInt<1>("h00")) @[Decorder.scala 120:49]
    node _T_266 = and(_T_262, _T_265) @[Decorder.scala 120:46]
    io.Mem_wr_valid <= _T_266 @[Decorder.scala 120:21]
    node _T_267 = bits(io.IR, 6, 6) @[Decorder.scala 122:33]
    node _T_269 = eq(_T_267, UInt<1>("h00")) @[Decorder.scala 122:27]
    node _T_270 = bits(io.IR, 5, 5) @[Decorder.scala 122:45]
    node _T_271 = and(_T_269, _T_270) @[Decorder.scala 122:37]
    node _T_272 = bits(io.IR, 4, 4) @[Decorder.scala 122:57]
    node _T_273 = and(_T_271, _T_272) @[Decorder.scala 122:49]
    node _T_274 = bits(io.IR, 2, 2) @[Decorder.scala 122:70]
    node _T_276 = eq(_T_274, UInt<1>("h00")) @[Decorder.scala 122:64]
    node _T_277 = and(_T_273, _T_276) @[Decorder.scala 122:61]
    node _T_278 = bits(io.IR, 14, 14) @[Decorder.scala 122:83]
    node _T_280 = eq(_T_278, UInt<1>("h00")) @[Decorder.scala 122:77]
    node _T_281 = and(_T_277, _T_280) @[Decorder.scala 122:74]
    node _T_282 = bits(io.IR, 13, 13) @[Decorder.scala 122:96]
    node _T_283 = and(_T_281, _T_282) @[Decorder.scala 122:88]
    node _T_284 = bits(io.IR, 30, 30) @[Decorder.scala 122:110]
    node ALU_func4_bit = or(_T_283, _T_284) @[Decorder.scala 122:102]
    node _T_285 = bits(io.IR, 6, 6) @[Decorder.scala 125:17]
    node _T_287 = eq(_T_285, UInt<1>("h00")) @[Decorder.scala 125:11]
    node _T_288 = bits(io.IR, 4, 4) @[Decorder.scala 125:29]
    node _T_289 = and(_T_287, _T_288) @[Decorder.scala 125:21]
    node _T_290 = bits(io.IR, 2, 2) @[Decorder.scala 125:42]
    node _T_292 = eq(_T_290, UInt<1>("h00")) @[Decorder.scala 125:36]
    node _T_293 = and(_T_289, _T_292) @[Decorder.scala 125:33]
    when _T_293 : @[Decorder.scala 125:46]
      when ALU_func4_bit : @[Decorder.scala 126:30]
        node _T_295 = bits(io.IR, 14, 12) @[Decorder.scala 127:47]
        node _T_296 = cat(UInt<1>("h01"), _T_295) @[Cat.scala 30:58]
        io.ALU_func <= _T_296 @[Decorder.scala 127:25]
        skip @[Decorder.scala 126:30]
      node _T_298 = eq(ALU_func4_bit, UInt<1>("h00")) @[Decorder.scala 126:30]
      when _T_298 : @[Decorder.scala 128:21]
        node _T_300 = bits(io.IR, 14, 12) @[Decorder.scala 129:47]
        node _T_301 = cat(UInt<1>("h00"), _T_300) @[Cat.scala 30:58]
        io.ALU_func <= _T_301 @[Decorder.scala 129:25]
        skip @[Decorder.scala 128:21]
      skip @[Decorder.scala 125:46]
    node _T_303 = eq(_T_293, UInt<1>("h00")) @[Decorder.scala 125:46]
    when _T_303 : @[Decorder.scala 131:17]
      io.ALU_func <= UInt<4>("h00") @[Decorder.scala 132:21]
      skip @[Decorder.scala 131:17]
    
