{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660052543196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660052543196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 09 16:42:23 2022 " "Processing started: Tue Aug 09 16:42:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660052543196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052543196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052543196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660052543514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660052543514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-one " "Found design unit 1: ALU-one" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660052550756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660052550756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660052550772 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[0\] ALU.vhd(15) " "Inferred latch for \"outpt\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[1\] ALU.vhd(15) " "Inferred latch for \"outpt\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[2\] ALU.vhd(15) " "Inferred latch for \"outpt\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[3\] ALU.vhd(15) " "Inferred latch for \"outpt\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[4\] ALU.vhd(15) " "Inferred latch for \"outpt\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[5\] ALU.vhd(15) " "Inferred latch for \"outpt\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[6\] ALU.vhd(15) " "Inferred latch for \"outpt\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outpt\[7\] ALU.vhd(15) " "Inferred latch for \"outpt\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052550787 "|ALU"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[0\]\$latch " "LATCH primitive \"outpt\[0\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[1\]\$latch " "LATCH primitive \"outpt\[1\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[2\]\$latch " "LATCH primitive \"outpt\[2\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[3\]\$latch " "LATCH primitive \"outpt\[3\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[4\]\$latch " "LATCH primitive \"outpt\[4\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[5\]\$latch " "LATCH primitive \"outpt\[5\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[6\]\$latch " "LATCH primitive \"outpt\[6\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outpt\[7\]\$latch " "LATCH primitive \"outpt\[7\]\$latch\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/ALU - Synthesis - Quartus/ALU.vhd" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660052550918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660052551125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660052551427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660052551427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660052551458 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660052551458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660052551458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660052551458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660052551469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 09 16:42:31 2022 " "Processing ended: Tue Aug 09 16:42:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660052551469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660052551469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660052551469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660052551469 ""}
