Loading plugins phase: Elapsed time ==> 2s.092ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.099ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.194ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 04 11:49:51 2017


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 04 11:49:51 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 04 11:49:51 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 04 11:49:52 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RF_Physical:BUART:reset_sr\
	Net_7
	\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xeq\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xlt\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xlte\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xgt\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xgte\
	\RF_Physical:BUART:sRX:MODULE_5:lt\
	\RF_Physical:BUART:sRX:MODULE_5:eq\
	\RF_Physical:BUART:sRX:MODULE_5:gt\
	\RF_Physical:BUART:sRX:MODULE_5:gte\
	\RF_Physical:BUART:sRX:MODULE_5:lte\
	\Printer:BUART:reset_sr\
	Net_69
	Net_70
	\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_66
	\Printer:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xeq\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xlt\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xlte\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xgt\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xgte\
	\Printer:BUART:sRX:MODULE_10:lt\
	\Printer:BUART:sRX:MODULE_10:eq\
	\Printer:BUART:sRX:MODULE_10:gt\
	\Printer:BUART:sRX:MODULE_10:gte\
	\Printer:BUART:sRX:MODULE_10:lte\
	\Pump:BUART:reset_sr\
	Net_91
	\Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_89
	\Pump:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\Pump:BUART:sRX:MODULE_15:g1:a0:xeq\
	\Pump:BUART:sRX:MODULE_15:g1:a0:xlt\
	\Pump:BUART:sRX:MODULE_15:g1:a0:xlte\
	\Pump:BUART:sRX:MODULE_15:g1:a0:xgt\
	\Pump:BUART:sRX:MODULE_15:g1:a0:xgte\
	\Pump:BUART:sRX:MODULE_15:lt\
	\Pump:BUART:sRX:MODULE_15:eq\
	\Pump:BUART:sRX:MODULE_15:gt\
	\Pump:BUART:sRX:MODULE_15:gte\
	\Pump:BUART:sRX:MODULE_15:lte\
	\Display1:BUART:reset_sr\
	Net_43
	\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_39
	\Display1:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xeq\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xlt\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xlte\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xgt\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xgte\
	\Display1:BUART:sRX:MODULE_20:lt\
	\Display1:BUART:sRX:MODULE_20:eq\
	\Display1:BUART:sRX:MODULE_20:gt\
	\Display1:BUART:sRX:MODULE_20:gte\
	\Display1:BUART:sRX:MODULE_20:lte\
	\Display2:BUART:reset_sr\
	Net_55
	\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_51
	\Display2:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xeq\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xlt\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xlte\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xgt\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xgte\
	\Display2:BUART:sRX:MODULE_25:lt\
	\Display2:BUART:sRX:MODULE_25:eq\
	\Display2:BUART:sRX:MODULE_25:gt\
	\Display2:BUART:sRX:MODULE_25:gte\
	\Display2:BUART:sRX:MODULE_25:lte\


Deleted 131 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RF_Physical:BUART:tx_hd_send_break\ to Net_29
Aliasing \RF_Physical:BUART:HalfDuplexSend\ to Net_29
Aliasing \RF_Physical:BUART:FinalParityType_1\ to Net_29
Aliasing \RF_Physical:BUART:FinalParityType_0\ to Net_29
Aliasing \RF_Physical:BUART:FinalAddrMode_2\ to Net_29
Aliasing \RF_Physical:BUART:FinalAddrMode_1\ to Net_29
Aliasing \RF_Physical:BUART:FinalAddrMode_0\ to Net_29
Aliasing \RF_Physical:BUART:tx_ctrl_mark\ to Net_29
Aliasing zero to Net_29
Aliasing \RF_Physical:BUART:tx_status_6\ to Net_29
Aliasing \RF_Physical:BUART:tx_status_5\ to Net_29
Aliasing \RF_Physical:BUART:tx_status_4\ to Net_29
Aliasing \RF_Physical:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_29
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_29
Aliasing \RF_Physical:BUART:rx_status_1\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_RF_net_0 to one
Aliasing tmpOE__Tx_RF_net_0 to one
Aliasing Net_362 to Net_29
Aliasing \Printer:BUART:tx_hd_send_break\ to Net_29
Aliasing \Printer:BUART:HalfDuplexSend\ to Net_29
Aliasing \Printer:BUART:FinalParityType_1\ to Net_29
Aliasing \Printer:BUART:FinalParityType_0\ to Net_29
Aliasing \Printer:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Printer:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Printer:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Printer:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Printer:BUART:tx_status_6\ to Net_29
Aliasing \Printer:BUART:tx_status_5\ to Net_29
Aliasing \Printer:BUART:tx_status_4\ to Net_29
Aliasing \Printer:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to Net_29
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to Net_29
Aliasing \Printer:BUART:rx_status_1\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newa_6\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newa_5\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newa_4\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_6\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_5\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_4\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_3\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_0\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Print_net_0 to one
Aliasing tmpOE__Tx_Print_net_0 to one
Aliasing Net_429 to Net_29
Aliasing \Pump:BUART:tx_hd_send_break\ to Net_29
Aliasing \Pump:BUART:HalfDuplexSend\ to Net_29
Aliasing \Pump:BUART:FinalParityType_1\ to Net_29
Aliasing \Pump:BUART:FinalParityType_0\ to one
Aliasing \Pump:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Pump:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Pump:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Pump:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Pump:BUART:tx_status_6\ to Net_29
Aliasing \Pump:BUART:tx_status_5\ to Net_29
Aliasing \Pump:BUART:tx_status_4\ to Net_29
Aliasing \Pump:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to Net_29
Aliasing \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to Net_29
Aliasing \Pump:BUART:rx_status_1\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newa_6\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newa_5\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newa_4\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newb_6\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newb_5\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newb_4\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newb_3\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \Pump:BUART:sRX:MODULE_14:g2:a0:newb_0\ to Net_29
Aliasing \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Pump_net_0 to one
Aliasing tmpOE__Tx_Pump_net_0 to one
Aliasing Net_490 to Net_29
Aliasing \Display1:BUART:tx_hd_send_break\ to Net_29
Aliasing \Display1:BUART:HalfDuplexSend\ to Net_29
Aliasing \Display1:BUART:FinalParityType_1\ to Net_29
Aliasing \Display1:BUART:FinalParityType_0\ to Net_29
Aliasing \Display1:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Display1:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Display1:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Display1:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Display1:BUART:tx_status_6\ to Net_29
Aliasing \Display1:BUART:tx_status_5\ to Net_29
Aliasing \Display1:BUART:tx_status_4\ to Net_29
Aliasing \Display1:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to Net_29
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to Net_29
Aliasing \Display1:BUART:rx_status_1\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newa_6\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newa_5\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newa_4\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_6\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_5\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_4\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_3\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_0\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Disp1_net_0 to one
Aliasing tmpOE__Tx_Disp1_net_0 to one
Aliasing Net_526 to Net_29
Aliasing \Display2:BUART:tx_hd_send_break\ to Net_29
Aliasing \Display2:BUART:HalfDuplexSend\ to Net_29
Aliasing \Display2:BUART:FinalParityType_1\ to Net_29
Aliasing \Display2:BUART:FinalParityType_0\ to Net_29
Aliasing \Display2:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Display2:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Display2:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Display2:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Display2:BUART:tx_status_6\ to Net_29
Aliasing \Display2:BUART:tx_status_5\ to Net_29
Aliasing \Display2:BUART:tx_status_4\ to Net_29
Aliasing \Display2:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Display2:BUART:sRX:s23Poll:MODIN18_1\ to \Display2:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \Display2:BUART:sRX:s23Poll:MODIN18_0\ to \Display2:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to Net_29
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing \Display2:BUART:sRX:s23Poll:MODIN19_1\ to \Display2:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \Display2:BUART:sRX:s23Poll:MODIN19_0\ to \Display2:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to Net_29
Aliasing \Display2:BUART:rx_status_1\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newa_6\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newa_5\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newa_4\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_6\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_5\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_4\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_3\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_0\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Disp2_net_0 to one
Aliasing tmpOE__Tx_Disp2_net_0 to one
Aliasing Net_4D to Net_29
Aliasing \RF_Physical:BUART:rx_break_status\\D\ to Net_29
Aliasing Net_67D to Net_29
Aliasing \Printer:BUART:rx_break_status\\D\ to Net_29
Aliasing Net_90D to Net_29
Aliasing \Pump:BUART:rx_break_status\\D\ to Net_29
Aliasing Net_40D to Net_29
Aliasing \Display1:BUART:rx_break_status\\D\ to Net_29
Aliasing Net_52D to Net_29
Aliasing \Display2:BUART:rx_break_status\\D\ to Net_29
Removing Rhs of wire Net_8[3] = \RF_Physical:BUART:rx_interrupt_out\[24]
Removing Lhs of wire \RF_Physical:Net_61\[4] = \RF_Physical:Net_9\[1]
Removing Lhs of wire \RF_Physical:BUART:tx_hd_send_break\[10] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:HalfDuplexSend\[11] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalParityType_1\[12] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalParityType_0\[13] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalAddrMode_2\[14] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalAddrMode_1\[15] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalAddrMode_0\[16] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_ctrl_mark\[17] = Net_29[9]
Removing Rhs of wire \RF_Physical:BUART:tx_bitclk_enable_pre\[28] = \RF_Physical:BUART:tx_bitclk_dp\[65]
Removing Lhs of wire zero[29] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_counter_tc\[75] = \RF_Physical:BUART:tx_counter_dp\[66]
Removing Lhs of wire \RF_Physical:BUART:tx_status_6\[76] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_status_5\[77] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_status_4\[78] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_status_1\[80] = \RF_Physical:BUART:tx_fifo_empty\[43]
Removing Lhs of wire \RF_Physical:BUART:tx_status_3\[82] = \RF_Physical:BUART:tx_fifo_notfull\[42]
Removing Lhs of wire \RF_Physical:BUART:rx_count7_bit8_wire\[142] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[150] = \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[161]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[152] = \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[162]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[153] = \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[178]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[154] = \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[192]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[155] = MODIN1_1[156]
Removing Rhs of wire MODIN1_1[156] = \RF_Physical:BUART:pollcount_1\[148]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[157] = MODIN1_0[158]
Removing Rhs of wire MODIN1_0[158] = \RF_Physical:BUART:pollcount_0\[151]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[164] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[165] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[166] = MODIN1_1[156]
Removing Lhs of wire MODIN2_1[167] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[168] = MODIN1_0[158]
Removing Lhs of wire MODIN2_0[169] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[170] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[171] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[172] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[173] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[174] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[175] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[180] = MODIN1_1[156]
Removing Lhs of wire MODIN3_1[181] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[182] = MODIN1_0[158]
Removing Lhs of wire MODIN3_0[183] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[184] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[185] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[186] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[187] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[188] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[189] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_status_1\[196] = Net_29[9]
Removing Rhs of wire \RF_Physical:BUART:rx_status_2\[197] = \RF_Physical:BUART:rx_parity_error_status\[198]
Removing Rhs of wire \RF_Physical:BUART:rx_status_3\[199] = \RF_Physical:BUART:rx_stop_bit_error\[200]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[210] = \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_0\[259]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[214] = \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xneq\[281]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_6\[215] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_5\[216] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_4\[217] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_3\[218] = MODIN4_6[219]
Removing Rhs of wire MODIN4_6[219] = \RF_Physical:BUART:rx_count_6\[137]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_2\[220] = MODIN4_5[221]
Removing Rhs of wire MODIN4_5[221] = \RF_Physical:BUART:rx_count_5\[138]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_1\[222] = MODIN4_4[223]
Removing Rhs of wire MODIN4_4[223] = \RF_Physical:BUART:rx_count_4\[139]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_0\[224] = MODIN4_3[225]
Removing Rhs of wire MODIN4_3[225] = \RF_Physical:BUART:rx_count_3\[140]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_6\[226] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_5\[227] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_4\[228] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_3\[229] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_2\[230] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_1\[231] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_0\[232] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_6\[233] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_5\[234] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_4\[235] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_3\[236] = MODIN4_6[219]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_2\[237] = MODIN4_5[221]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_1\[238] = MODIN4_4[223]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_0\[239] = MODIN4_3[225]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_6\[240] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_5\[241] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_4\[242] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_3\[243] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_2\[244] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_1\[245] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_0\[246] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:newa_0\[261] = \RF_Physical:BUART:rx_postpoll\[96]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:newb_0\[262] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:dataa_0\[263] = \RF_Physical:BUART:rx_postpoll\[96]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:datab_0\[264] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[265] = \RF_Physical:BUART:rx_postpoll\[96]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[266] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[268] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[269] = \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[270] = \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire tmpOE__Rx_RF_net_0[292] = one[6]
Removing Lhs of wire tmpOE__Tx_RF_net_0[297] = one[6]
Removing Lhs of wire \Printer:Net_61\[304] = \Printer:Net_9\[303]
Removing Lhs of wire Net_362[308] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_hd_send_break\[309] = Net_29[9]
Removing Lhs of wire \Printer:BUART:HalfDuplexSend\[310] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalParityType_1\[311] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalParityType_0\[312] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalAddrMode_2\[313] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalAddrMode_1\[314] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalAddrMode_0\[315] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_ctrl_mark\[316] = Net_29[9]
Removing Rhs of wire \Printer:BUART:tx_bitclk_enable_pre\[328] = \Printer:BUART:tx_bitclk_dp\[364]
Removing Lhs of wire \Printer:BUART:tx_counter_tc\[374] = \Printer:BUART:tx_counter_dp\[365]
Removing Lhs of wire \Printer:BUART:tx_status_6\[375] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_status_5\[376] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_status_4\[377] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_status_1\[379] = \Printer:BUART:tx_fifo_empty\[342]
Removing Lhs of wire \Printer:BUART:tx_status_3\[381] = \Printer:BUART:tx_fifo_notfull\[341]
Removing Lhs of wire \Printer:BUART:rx_count7_bit8_wire\[441] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[449] = \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[460]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[451] = \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[461]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[452] = \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[477]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[453] = \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[491]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[454] = MODIN5_1[455]
Removing Rhs of wire MODIN5_1[455] = \Printer:BUART:pollcount_1\[447]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[456] = MODIN5_0[457]
Removing Rhs of wire MODIN5_0[457] = \Printer:BUART:pollcount_0\[450]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[463] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[464] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[465] = MODIN5_1[455]
Removing Lhs of wire MODIN6_1[466] = MODIN5_1[455]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[467] = MODIN5_0[457]
Removing Lhs of wire MODIN6_0[468] = MODIN5_0[457]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[469] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[470] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[471] = MODIN5_1[455]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[472] = MODIN5_0[457]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[473] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[474] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[479] = MODIN5_1[455]
Removing Lhs of wire MODIN7_1[480] = MODIN5_1[455]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[481] = MODIN5_0[457]
Removing Lhs of wire MODIN7_0[482] = MODIN5_0[457]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[483] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[484] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[485] = MODIN5_1[455]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[486] = MODIN5_0[457]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[487] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[488] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_status_1\[495] = Net_29[9]
Removing Rhs of wire \Printer:BUART:rx_status_2\[496] = \Printer:BUART:rx_parity_error_status\[497]
Removing Rhs of wire \Printer:BUART:rx_status_3\[498] = \Printer:BUART:rx_stop_bit_error\[499]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[509] = \Printer:BUART:sRX:MODULE_9:g2:a0:lta_0\[558]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[513] = \Printer:BUART:sRX:MODULE_10:g1:a0:xneq\[580]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_6\[514] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_5\[515] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_4\[516] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_3\[517] = MODIN8_6[518]
Removing Rhs of wire MODIN8_6[518] = \Printer:BUART:rx_count_6\[436]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_2\[519] = MODIN8_5[520]
Removing Rhs of wire MODIN8_5[520] = \Printer:BUART:rx_count_5\[437]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_1\[521] = MODIN8_4[522]
Removing Rhs of wire MODIN8_4[522] = \Printer:BUART:rx_count_4\[438]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_0\[523] = MODIN8_3[524]
Removing Rhs of wire MODIN8_3[524] = \Printer:BUART:rx_count_3\[439]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_6\[525] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_5\[526] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_4\[527] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_3\[528] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_2\[529] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_1\[530] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_0\[531] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_6\[532] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_5\[533] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_4\[534] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_3\[535] = MODIN8_6[518]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_2\[536] = MODIN8_5[520]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_1\[537] = MODIN8_4[522]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_0\[538] = MODIN8_3[524]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_6\[539] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_5\[540] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_4\[541] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_3\[542] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_2\[543] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_1\[544] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_0\[545] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:newa_0\[560] = \Printer:BUART:rx_postpoll\[395]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:newb_0\[561] = \Printer:BUART:rx_parity_bit\[512]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:dataa_0\[562] = \Printer:BUART:rx_postpoll\[395]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:datab_0\[563] = \Printer:BUART:rx_parity_bit\[512]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[564] = \Printer:BUART:rx_postpoll\[395]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[565] = \Printer:BUART:rx_parity_bit\[512]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[567] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[568] = \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[566]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[569] = \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[566]
Removing Lhs of wire tmpOE__Rx_Print_net_0[591] = one[6]
Removing Lhs of wire tmpOE__Tx_Print_net_0[596] = one[6]
Removing Rhs of wire Net_92[602] = \Pump:BUART:rx_interrupt_out\[623]
Removing Lhs of wire \Pump:Net_61\[603] = Net_1067[604]
Removing Lhs of wire Net_429[608] = Net_29[9]
Removing Lhs of wire \Pump:BUART:tx_hd_send_break\[609] = Net_29[9]
Removing Lhs of wire \Pump:BUART:HalfDuplexSend\[610] = Net_29[9]
Removing Lhs of wire \Pump:BUART:FinalParityType_1\[611] = Net_29[9]
Removing Lhs of wire \Pump:BUART:FinalParityType_0\[612] = one[6]
Removing Lhs of wire \Pump:BUART:FinalAddrMode_2\[613] = Net_29[9]
Removing Lhs of wire \Pump:BUART:FinalAddrMode_1\[614] = Net_29[9]
Removing Lhs of wire \Pump:BUART:FinalAddrMode_0\[615] = Net_29[9]
Removing Lhs of wire \Pump:BUART:tx_ctrl_mark\[616] = Net_29[9]
Removing Rhs of wire \Pump:BUART:tx_bitclk_enable_pre\[627] = \Pump:BUART:tx_bitclk_dp\[663]
Removing Lhs of wire \Pump:BUART:tx_counter_tc\[673] = \Pump:BUART:tx_counter_dp\[664]
Removing Lhs of wire \Pump:BUART:tx_status_6\[674] = Net_29[9]
Removing Lhs of wire \Pump:BUART:tx_status_5\[675] = Net_29[9]
Removing Lhs of wire \Pump:BUART:tx_status_4\[676] = Net_29[9]
Removing Lhs of wire \Pump:BUART:tx_status_1\[678] = \Pump:BUART:tx_fifo_empty\[641]
Removing Lhs of wire \Pump:BUART:tx_status_3\[680] = \Pump:BUART:tx_fifo_notfull\[640]
Removing Lhs of wire \Pump:BUART:rx_count7_bit8_wire\[740] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[748] = \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[759]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[750] = \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[760]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[751] = \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[776]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[752] = \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[790]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[753] = MODIN9_1[754]
Removing Rhs of wire MODIN9_1[754] = \Pump:BUART:pollcount_1\[746]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[755] = MODIN9_0[756]
Removing Rhs of wire MODIN9_0[756] = \Pump:BUART:pollcount_0\[749]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[762] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[763] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[764] = MODIN9_1[754]
Removing Lhs of wire MODIN10_1[765] = MODIN9_1[754]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[766] = MODIN9_0[756]
Removing Lhs of wire MODIN10_0[767] = MODIN9_0[756]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[768] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[769] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[770] = MODIN9_1[754]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[771] = MODIN9_0[756]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[772] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[773] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[778] = MODIN9_1[754]
Removing Lhs of wire MODIN11_1[779] = MODIN9_1[754]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[780] = MODIN9_0[756]
Removing Lhs of wire MODIN11_0[781] = MODIN9_0[756]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[782] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[783] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[784] = MODIN9_1[754]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[785] = MODIN9_0[756]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[786] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[787] = Net_29[9]
Removing Lhs of wire \Pump:BUART:rx_status_1\[794] = Net_29[9]
Removing Rhs of wire \Pump:BUART:rx_status_2\[795] = \Pump:BUART:rx_parity_error_status\[796]
Removing Rhs of wire \Pump:BUART:rx_status_3\[797] = \Pump:BUART:rx_stop_bit_error\[798]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[808] = \Pump:BUART:sRX:MODULE_14:g2:a0:lta_0\[857]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[812] = \Pump:BUART:sRX:MODULE_15:g1:a0:xneq\[879]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newa_6\[813] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newa_5\[814] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newa_4\[815] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newa_3\[816] = MODIN12_6[817]
Removing Rhs of wire MODIN12_6[817] = \Pump:BUART:rx_count_6\[735]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newa_2\[818] = MODIN12_5[819]
Removing Rhs of wire MODIN12_5[819] = \Pump:BUART:rx_count_5\[736]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newa_1\[820] = MODIN12_4[821]
Removing Rhs of wire MODIN12_4[821] = \Pump:BUART:rx_count_4\[737]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newa_0\[822] = MODIN12_3[823]
Removing Rhs of wire MODIN12_3[823] = \Pump:BUART:rx_count_3\[738]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newb_6\[824] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newb_5\[825] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newb_4\[826] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newb_3\[827] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newb_2\[828] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newb_1\[829] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:newb_0\[830] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_6\[831] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_5\[832] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_4\[833] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_3\[834] = MODIN12_6[817]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_2\[835] = MODIN12_5[819]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_1\[836] = MODIN12_4[821]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:dataa_0\[837] = MODIN12_3[823]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:datab_6\[838] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:datab_5\[839] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:datab_4\[840] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:datab_3\[841] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:datab_2\[842] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:datab_1\[843] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_14:g2:a0:datab_0\[844] = Net_29[9]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:newa_0\[859] = \Pump:BUART:rx_postpoll\[694]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:newb_0\[860] = \Pump:BUART:rx_parity_bit\[811]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:dataa_0\[861] = \Pump:BUART:rx_postpoll\[694]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:datab_0\[862] = \Pump:BUART:rx_parity_bit\[811]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[863] = \Pump:BUART:rx_postpoll\[694]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[864] = \Pump:BUART:rx_parity_bit\[811]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[866] = one[6]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[867] = \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[865]
Removing Lhs of wire \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[868] = \Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[865]
Removing Lhs of wire tmpOE__Rx_Pump_net_0[890] = one[6]
Removing Lhs of wire tmpOE__Tx_Pump_net_0[895] = one[6]
Removing Rhs of wire Net_44[904] = \Display1:BUART:rx_interrupt_out\[924]
Removing Lhs of wire \Display1:Net_61\[905] = \Display1:Net_9\[902]
Removing Lhs of wire Net_490[909] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_hd_send_break\[910] = Net_29[9]
Removing Lhs of wire \Display1:BUART:HalfDuplexSend\[911] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalParityType_1\[912] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalParityType_0\[913] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalAddrMode_2\[914] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalAddrMode_1\[915] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalAddrMode_0\[916] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_ctrl_mark\[917] = Net_29[9]
Removing Rhs of wire \Display1:BUART:tx_bitclk_enable_pre\[928] = \Display1:BUART:tx_bitclk_dp\[964]
Removing Lhs of wire \Display1:BUART:tx_counter_tc\[974] = \Display1:BUART:tx_counter_dp\[965]
Removing Lhs of wire \Display1:BUART:tx_status_6\[975] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_status_5\[976] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_status_4\[977] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_status_1\[979] = \Display1:BUART:tx_fifo_empty\[942]
Removing Lhs of wire \Display1:BUART:tx_status_3\[981] = \Display1:BUART:tx_fifo_notfull\[941]
Removing Lhs of wire \Display1:BUART:rx_count7_bit8_wire\[1041] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1049] = \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1060]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1051] = \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1061]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1052] = \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1077]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1053] = \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1091]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1054] = MODIN13_1[1055]
Removing Rhs of wire MODIN13_1[1055] = \Display1:BUART:pollcount_1\[1047]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1056] = MODIN13_0[1057]
Removing Rhs of wire MODIN13_0[1057] = \Display1:BUART:pollcount_0\[1050]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1063] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1064] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1065] = MODIN13_1[1055]
Removing Lhs of wire MODIN14_1[1066] = MODIN13_1[1055]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1067] = MODIN13_0[1057]
Removing Lhs of wire MODIN14_0[1068] = MODIN13_0[1057]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1069] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1070] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1071] = MODIN13_1[1055]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1072] = MODIN13_0[1057]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1073] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1074] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1079] = MODIN13_1[1055]
Removing Lhs of wire MODIN15_1[1080] = MODIN13_1[1055]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1081] = MODIN13_0[1057]
Removing Lhs of wire MODIN15_0[1082] = MODIN13_0[1057]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1083] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1084] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1085] = MODIN13_1[1055]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1086] = MODIN13_0[1057]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1087] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1088] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_status_1\[1095] = Net_29[9]
Removing Rhs of wire \Display1:BUART:rx_status_2\[1096] = \Display1:BUART:rx_parity_error_status\[1097]
Removing Rhs of wire \Display1:BUART:rx_status_3\[1098] = \Display1:BUART:rx_stop_bit_error\[1099]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1109] = \Display1:BUART:sRX:MODULE_19:g2:a0:lta_0\[1158]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1113] = \Display1:BUART:sRX:MODULE_20:g1:a0:xneq\[1180]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_6\[1114] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_5\[1115] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_4\[1116] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_3\[1117] = MODIN16_6[1118]
Removing Rhs of wire MODIN16_6[1118] = \Display1:BUART:rx_count_6\[1036]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_2\[1119] = MODIN16_5[1120]
Removing Rhs of wire MODIN16_5[1120] = \Display1:BUART:rx_count_5\[1037]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_1\[1121] = MODIN16_4[1122]
Removing Rhs of wire MODIN16_4[1122] = \Display1:BUART:rx_count_4\[1038]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_0\[1123] = MODIN16_3[1124]
Removing Rhs of wire MODIN16_3[1124] = \Display1:BUART:rx_count_3\[1039]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_6\[1125] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_5\[1126] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_4\[1127] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_3\[1128] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_2\[1129] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_1\[1130] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_0\[1131] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1132] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1133] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1134] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1135] = MODIN16_6[1118]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1136] = MODIN16_5[1120]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1137] = MODIN16_4[1122]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1138] = MODIN16_3[1124]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_6\[1139] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_5\[1140] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_4\[1141] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_3\[1142] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_2\[1143] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_1\[1144] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_0\[1145] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:newa_0\[1160] = \Display1:BUART:rx_postpoll\[995]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:newb_0\[1161] = \Display1:BUART:rx_parity_bit\[1112]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1162] = \Display1:BUART:rx_postpoll\[995]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:datab_0\[1163] = \Display1:BUART:rx_parity_bit\[1112]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1164] = \Display1:BUART:rx_postpoll\[995]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1165] = \Display1:BUART:rx_parity_bit\[1112]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1167] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1168] = \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1166]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1169] = \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1166]
Removing Lhs of wire tmpOE__Rx_Disp1_net_0[1191] = one[6]
Removing Lhs of wire tmpOE__Tx_Disp1_net_0[1196] = one[6]
Removing Rhs of wire Net_56[1204] = \Display2:BUART:rx_interrupt_out\[1224]
Removing Lhs of wire \Display2:Net_61\[1205] = \Display2:Net_9\[1202]
Removing Lhs of wire Net_526[1209] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_hd_send_break\[1210] = Net_29[9]
Removing Lhs of wire \Display2:BUART:HalfDuplexSend\[1211] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalParityType_1\[1212] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalParityType_0\[1213] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalAddrMode_2\[1214] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalAddrMode_1\[1215] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalAddrMode_0\[1216] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_ctrl_mark\[1217] = Net_29[9]
Removing Rhs of wire \Display2:BUART:tx_bitclk_enable_pre\[1228] = \Display2:BUART:tx_bitclk_dp\[1264]
Removing Lhs of wire \Display2:BUART:tx_counter_tc\[1274] = \Display2:BUART:tx_counter_dp\[1265]
Removing Lhs of wire \Display2:BUART:tx_status_6\[1275] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_status_5\[1276] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_status_4\[1277] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_status_1\[1279] = \Display2:BUART:tx_fifo_empty\[1242]
Removing Lhs of wire \Display2:BUART:tx_status_3\[1281] = \Display2:BUART:tx_fifo_notfull\[1241]
Removing Lhs of wire \Display2:BUART:rx_count7_bit8_wire\[1341] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\[1349] = \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1360]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\[1351] = \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1361]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[1352] = \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1377]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\[1353] = \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1391]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1354] = \Display2:BUART:sRX:s23Poll:MODIN17_1\[1355]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN17_1\[1355] = \Display2:BUART:pollcount_1\[1347]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1356] = \Display2:BUART:sRX:s23Poll:MODIN17_0\[1357]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN17_0\[1357] = \Display2:BUART:pollcount_0\[1350]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1363] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1364] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1365] = \Display2:BUART:pollcount_1\[1347]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN18_1\[1366] = \Display2:BUART:pollcount_1\[1347]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1367] = \Display2:BUART:pollcount_0\[1350]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN18_0\[1368] = \Display2:BUART:pollcount_0\[1350]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1369] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1370] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1371] = \Display2:BUART:pollcount_1\[1347]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1372] = \Display2:BUART:pollcount_0\[1350]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1373] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1374] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1379] = \Display2:BUART:pollcount_1\[1347]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN19_1\[1380] = \Display2:BUART:pollcount_1\[1347]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1381] = \Display2:BUART:pollcount_0\[1350]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN19_0\[1382] = \Display2:BUART:pollcount_0\[1350]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1383] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1384] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1385] = \Display2:BUART:pollcount_1\[1347]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1386] = \Display2:BUART:pollcount_0\[1350]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1387] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1388] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_status_1\[1395] = Net_29[9]
Removing Rhs of wire \Display2:BUART:rx_status_2\[1396] = \Display2:BUART:rx_parity_error_status\[1397]
Removing Rhs of wire \Display2:BUART:rx_status_3\[1398] = \Display2:BUART:rx_stop_bit_error\[1399]
Removing Lhs of wire \Display2:BUART:sRX:cmp_vv_vv_MODGEN_24\[1409] = \Display2:BUART:sRX:MODULE_24:g2:a0:lta_0\[1458]
Removing Lhs of wire \Display2:BUART:sRX:cmp_vv_vv_MODGEN_25\[1413] = \Display2:BUART:sRX:MODULE_25:g1:a0:xneq\[1480]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_6\[1414] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_5\[1415] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_4\[1416] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_3\[1417] = \Display2:BUART:sRX:MODIN20_6\[1418]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_6\[1418] = \Display2:BUART:rx_count_6\[1336]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_2\[1419] = \Display2:BUART:sRX:MODIN20_5\[1420]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_5\[1420] = \Display2:BUART:rx_count_5\[1337]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_1\[1421] = \Display2:BUART:sRX:MODIN20_4\[1422]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_4\[1422] = \Display2:BUART:rx_count_4\[1338]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_0\[1423] = \Display2:BUART:sRX:MODIN20_3\[1424]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_3\[1424] = \Display2:BUART:rx_count_3\[1339]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_6\[1425] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_5\[1426] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_4\[1427] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_3\[1428] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_2\[1429] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_1\[1430] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_0\[1431] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1432] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1433] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1434] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1435] = \Display2:BUART:rx_count_6\[1336]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1436] = \Display2:BUART:rx_count_5\[1337]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1437] = \Display2:BUART:rx_count_4\[1338]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1438] = \Display2:BUART:rx_count_3\[1339]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_6\[1439] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_5\[1440] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_4\[1441] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_3\[1442] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_2\[1443] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_1\[1444] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_0\[1445] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:newa_0\[1460] = \Display2:BUART:rx_postpoll\[1295]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:newb_0\[1461] = \Display2:BUART:rx_parity_bit\[1412]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1462] = \Display2:BUART:rx_postpoll\[1295]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:datab_0\[1463] = \Display2:BUART:rx_parity_bit\[1412]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1464] = \Display2:BUART:rx_postpoll\[1295]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1465] = \Display2:BUART:rx_parity_bit\[1412]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1467] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1468] = \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1466]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1469] = \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1466]
Removing Lhs of wire tmpOE__Rx_Disp2_net_0[1491] = one[6]
Removing Lhs of wire tmpOE__Tx_Disp2_net_0[1496] = one[6]
Removing Lhs of wire \RF_Physical:BUART:reset_reg\\D\[1501] = Net_29[9]
Removing Lhs of wire Net_4D[1506] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_bitclk\\D\[1516] = \RF_Physical:BUART:rx_bitclk_pre\[131]
Removing Lhs of wire \RF_Physical:BUART:rx_parity_error_pre\\D\[1525] = \RF_Physical:BUART:rx_parity_error_pre\[208]
Removing Lhs of wire \RF_Physical:BUART:rx_break_status\\D\[1526] = Net_29[9]
Removing Lhs of wire \Printer:BUART:reset_reg\\D\[1530] = Net_29[9]
Removing Lhs of wire Net_67D[1535] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_bitclk\\D\[1545] = \Printer:BUART:rx_bitclk_pre\[430]
Removing Lhs of wire \Printer:BUART:rx_parity_error_pre\\D\[1554] = \Printer:BUART:rx_parity_error_pre\[507]
Removing Lhs of wire \Printer:BUART:rx_break_status\\D\[1555] = Net_29[9]
Removing Lhs of wire \Pump:BUART:reset_reg\\D\[1559] = Net_29[9]
Removing Lhs of wire Net_90D[1564] = Net_29[9]
Removing Lhs of wire \Pump:BUART:rx_bitclk\\D\[1574] = \Pump:BUART:rx_bitclk_pre\[729]
Removing Lhs of wire \Pump:BUART:rx_break_status\\D\[1584] = Net_29[9]
Removing Lhs of wire \Display1:BUART:reset_reg\\D\[1588] = Net_29[9]
Removing Lhs of wire Net_40D[1593] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_bitclk\\D\[1603] = \Display1:BUART:rx_bitclk_pre\[1030]
Removing Lhs of wire \Display1:BUART:rx_parity_error_pre\\D\[1612] = \Display1:BUART:rx_parity_error_pre\[1107]
Removing Lhs of wire \Display1:BUART:rx_break_status\\D\[1613] = Net_29[9]
Removing Lhs of wire \Display2:BUART:reset_reg\\D\[1617] = Net_29[9]
Removing Lhs of wire Net_52D[1622] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_bitclk\\D\[1632] = \Display2:BUART:rx_bitclk_pre\[1330]
Removing Lhs of wire \Display2:BUART:rx_parity_error_pre\\D\[1641] = \Display2:BUART:rx_parity_error_pre\[1407]
Removing Lhs of wire \Display2:BUART:rx_break_status\\D\[1642] = Net_29[9]

------------------------------------------------------
Aliased 0 equations, 508 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_29' (cost = 0):
Net_29 <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_addressmatch\' (cost = 0):
\RF_Physical:BUART:rx_addressmatch\ <= (\RF_Physical:BUART:rx_addressmatch2\
	OR \RF_Physical:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_bitclk_pre\' (cost = 1):
\RF_Physical:BUART:rx_bitclk_pre\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_bitclk_pre16x\' (cost = 0):
\RF_Physical:BUART:rx_bitclk_pre16x\ <= ((not \RF_Physical:BUART:rx_count_2\ and \RF_Physical:BUART:rx_count_1\ and \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_poll_bit1\' (cost = 1):
\RF_Physical:BUART:rx_poll_bit1\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_poll_bit2\' (cost = 1):
\RF_Physical:BUART:rx_poll_bit2\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:pollingrange\' (cost = 4):
\RF_Physical:BUART:pollingrange\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Printer:BUART:rx_addressmatch\' (cost = 0):
\Printer:BUART:rx_addressmatch\ <= (\Printer:BUART:rx_addressmatch2\
	OR \Printer:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Printer:BUART:rx_bitclk_pre\' (cost = 1):
\Printer:BUART:rx_bitclk_pre\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_bitclk_pre16x\' (cost = 0):
\Printer:BUART:rx_bitclk_pre16x\ <= ((not \Printer:BUART:rx_count_2\ and \Printer:BUART:rx_count_1\ and \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_poll_bit1\' (cost = 1):
\Printer:BUART:rx_poll_bit1\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_poll_bit2\' (cost = 1):
\Printer:BUART:rx_poll_bit2\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:pollingrange\' (cost = 4):
\Printer:BUART:pollingrange\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Pump:BUART:rx_addressmatch\' (cost = 0):
\Pump:BUART:rx_addressmatch\ <= (\Pump:BUART:rx_addressmatch2\
	OR \Pump:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Pump:BUART:rx_bitclk_pre\' (cost = 1):
\Pump:BUART:rx_bitclk_pre\ <= ((not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not \Pump:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump:BUART:rx_bitclk_pre16x\' (cost = 0):
\Pump:BUART:rx_bitclk_pre16x\ <= ((not \Pump:BUART:rx_count_2\ and \Pump:BUART:rx_count_1\ and \Pump:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump:BUART:rx_poll_bit1\' (cost = 1):
\Pump:BUART:rx_poll_bit1\ <= ((not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and \Pump:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump:BUART:rx_poll_bit2\' (cost = 1):
\Pump:BUART:rx_poll_bit2\ <= ((not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\ and not \Pump:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump:BUART:pollingrange\' (cost = 4):
\Pump:BUART:pollingrange\ <= ((not \Pump:BUART:rx_count_2\ and not \Pump:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Pump:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\Pump:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\Pump:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\Pump:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 4):
\Pump:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Display1:BUART:rx_addressmatch\' (cost = 0):
\Display1:BUART:rx_addressmatch\ <= (\Display1:BUART:rx_addressmatch2\
	OR \Display1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Display1:BUART:rx_bitclk_pre\' (cost = 1):
\Display1:BUART:rx_bitclk_pre\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_bitclk_pre16x\' (cost = 0):
\Display1:BUART:rx_bitclk_pre16x\ <= ((not \Display1:BUART:rx_count_2\ and \Display1:BUART:rx_count_1\ and \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_poll_bit1\' (cost = 1):
\Display1:BUART:rx_poll_bit1\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_poll_bit2\' (cost = 1):
\Display1:BUART:rx_poll_bit2\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:pollingrange\' (cost = 4):
\Display1:BUART:pollingrange\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Display2:BUART:rx_addressmatch\' (cost = 0):
\Display2:BUART:rx_addressmatch\ <= (\Display2:BUART:rx_addressmatch2\
	OR \Display2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Display2:BUART:rx_bitclk_pre\' (cost = 1):
\Display2:BUART:rx_bitclk_pre\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_bitclk_pre16x\' (cost = 0):
\Display2:BUART:rx_bitclk_pre16x\ <= ((not \Display2:BUART:rx_count_2\ and \Display2:BUART:rx_count_1\ and \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_poll_bit1\' (cost = 1):
\Display2:BUART:rx_poll_bit1\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_poll_bit2\' (cost = 1):
\Display2:BUART:rx_poll_bit2\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:pollingrange\' (cost = 4):
\Display2:BUART:pollingrange\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Display2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ <= (not \Display2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (\Display2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not \Display2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (\Display2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (\Display2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_4\)
	OR (not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (\Display2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_4\)
	OR (not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\Pump:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\Pump:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not \Display2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\' (cost = 2):
\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ <= ((not \Display2:BUART:pollcount_0\ and \Display2:BUART:pollcount_1\)
	OR (not \Display2:BUART:pollcount_1\ and \Display2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_postpoll\' (cost = 72):
\RF_Physical:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_6 and MODIN1_0));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6 and not MODIN1_1 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RF_Physical:BUART:rx_parity_bit\)
	OR (Net_6 and MODIN1_0 and \RF_Physical:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6 and not MODIN1_1 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RF_Physical:BUART:rx_parity_bit\)
	OR (Net_6 and MODIN1_0 and \RF_Physical:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_postpoll\' (cost = 72):
\Printer:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_17 and MODIN5_0));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_17 and not MODIN5_1 and not \Printer:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Printer:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Printer:BUART:rx_parity_bit\)
	OR (Net_17 and MODIN5_0 and \Printer:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_17 and not MODIN5_1 and not \Printer:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Printer:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Printer:BUART:rx_parity_bit\)
	OR (Net_17 and MODIN5_0 and \Printer:BUART:rx_parity_bit\));

Note:  Virtual signal \Pump:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Pump:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_87 and MODIN9_0));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \Pump:BUART:rx_postpoll\ and not \Pump:BUART:rx_parity_bit\)
	OR (\Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\Pump:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not \Pump:BUART:rx_postpoll\ and not \Pump:BUART:rx_parity_bit\)
	OR (\Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Pump:BUART:sRX:MODULE_15:g1:a0:xneq\' (cost = 2):
\Pump:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \Pump:BUART:rx_parity_bit\ and \Pump:BUART:rx_postpoll\)
	OR (not \Pump:BUART:rx_postpoll\ and \Pump:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_postpoll\' (cost = 72):
\Display1:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_42 and MODIN13_0));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_42 and not MODIN13_1 and not \Display1:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \Display1:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \Display1:BUART:rx_parity_bit\)
	OR (Net_42 and MODIN13_0 and \Display1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_42 and not MODIN13_1 and not \Display1:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \Display1:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \Display1:BUART:rx_parity_bit\)
	OR (Net_42 and MODIN13_0 and \Display1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_postpoll\' (cost = 72):
\Display2:BUART:rx_postpoll\ <= (\Display2:BUART:pollcount_1\
	OR (Net_54 and \Display2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not \Display2:BUART:pollcount_1\ and not Net_54 and not \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and not \Display2:BUART:rx_parity_bit\)
	OR (\Display2:BUART:pollcount_1\ and \Display2:BUART:rx_parity_bit\)
	OR (Net_54 and \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not \Display2:BUART:pollcount_1\ and not Net_54 and not \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and not \Display2:BUART:rx_parity_bit\)
	OR (\Display2:BUART:pollcount_1\ and \Display2:BUART:rx_parity_bit\)
	OR (Net_54 and \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 157 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RF_Physical:BUART:rx_status_0\ to Net_29
Aliasing \RF_Physical:BUART:rx_status_6\ to Net_29
Aliasing \Printer:BUART:rx_status_0\ to Net_29
Aliasing \Printer:BUART:rx_status_6\ to Net_29
Aliasing \Pump:BUART:rx_status_0\ to Net_29
Aliasing \Pump:BUART:rx_status_6\ to Net_29
Aliasing \Display1:BUART:rx_status_0\ to Net_29
Aliasing \Display1:BUART:rx_status_6\ to Net_29
Aliasing \Display2:BUART:rx_status_0\ to Net_29
Aliasing \Display2:BUART:rx_status_6\ to Net_29
Aliasing \RF_Physical:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \RF_Physical:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \RF_Physical:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Printer:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Printer:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \Printer:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Pump:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Pump:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Display1:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Display1:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \Display1:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Display2:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Display2:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \Display2:BUART:rx_addr_match_status\\D\ to Net_29
Removing Rhs of wire \RF_Physical:BUART:rx_bitclk_enable\[95] = \RF_Physical:BUART:rx_bitclk\[143]
Removing Lhs of wire \RF_Physical:BUART:rx_status_0\[194] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_status_6\[203] = Net_29[9]
Removing Rhs of wire \Printer:BUART:rx_bitclk_enable\[394] = \Printer:BUART:rx_bitclk\[442]
Removing Lhs of wire \Printer:BUART:rx_status_0\[493] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_status_6\[502] = Net_29[9]
Removing Rhs of wire \Pump:BUART:rx_bitclk_enable\[693] = \Pump:BUART:rx_bitclk\[741]
Removing Lhs of wire \Pump:BUART:rx_status_0\[792] = Net_29[9]
Removing Lhs of wire \Pump:BUART:rx_status_6\[801] = Net_29[9]
Removing Rhs of wire \Display1:BUART:rx_bitclk_enable\[994] = \Display1:BUART:rx_bitclk\[1042]
Removing Lhs of wire \Display1:BUART:rx_status_0\[1093] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_status_6\[1102] = Net_29[9]
Removing Rhs of wire \Display2:BUART:rx_bitclk_enable\[1294] = \Display2:BUART:rx_bitclk\[1342]
Removing Lhs of wire \Display2:BUART:rx_status_0\[1393] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_status_6\[1402] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_ctrl_mark_last\\D\[1508] = \RF_Physical:BUART:tx_ctrl_mark_last\[86]
Removing Lhs of wire \RF_Physical:BUART:rx_markspace_status\\D\[1520] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_parity_error_status\\D\[1521] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_addr_match_status\\D\[1523] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_markspace_pre\\D\[1524] = \RF_Physical:BUART:rx_markspace_pre\[207]
Removing Lhs of wire \RF_Physical:BUART:rx_parity_bit\\D\[1529] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Printer:BUART:tx_ctrl_mark_last\\D\[1537] = \Printer:BUART:tx_ctrl_mark_last\[385]
Removing Lhs of wire \Printer:BUART:rx_markspace_status\\D\[1549] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_parity_error_status\\D\[1550] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_addr_match_status\\D\[1552] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_markspace_pre\\D\[1553] = \Printer:BUART:rx_markspace_pre\[506]
Removing Lhs of wire \Printer:BUART:rx_parity_bit\\D\[1558] = \Printer:BUART:rx_parity_bit\[512]
Removing Lhs of wire \Pump:BUART:tx_ctrl_mark_last\\D\[1566] = \Pump:BUART:tx_ctrl_mark_last\[684]
Removing Lhs of wire \Pump:BUART:rx_markspace_status\\D\[1578] = Net_29[9]
Removing Lhs of wire \Pump:BUART:rx_addr_match_status\\D\[1581] = Net_29[9]
Removing Lhs of wire \Pump:BUART:rx_markspace_pre\\D\[1582] = \Pump:BUART:rx_markspace_pre\[805]
Removing Lhs of wire \Display1:BUART:tx_ctrl_mark_last\\D\[1595] = \Display1:BUART:tx_ctrl_mark_last\[985]
Removing Lhs of wire \Display1:BUART:rx_markspace_status\\D\[1607] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_parity_error_status\\D\[1608] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_addr_match_status\\D\[1610] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_markspace_pre\\D\[1611] = \Display1:BUART:rx_markspace_pre\[1106]
Removing Lhs of wire \Display1:BUART:rx_parity_bit\\D\[1616] = \Display1:BUART:rx_parity_bit\[1112]
Removing Lhs of wire \Display2:BUART:tx_ctrl_mark_last\\D\[1624] = \Display2:BUART:tx_ctrl_mark_last\[1285]
Removing Lhs of wire \Display2:BUART:rx_markspace_status\\D\[1636] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_parity_error_status\\D\[1637] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_addr_match_status\\D\[1639] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_markspace_pre\\D\[1640] = \Display2:BUART:rx_markspace_pre\[1406]
Removing Lhs of wire \Display2:BUART:rx_parity_bit\\D\[1645] = \Display2:BUART:rx_parity_bit\[1412]

------------------------------------------------------
Aliased 0 equations, 43 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \RF_Physical:BUART:rx_parity_bit\ and Net_6 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \RF_Physical:BUART:rx_parity_bit\)
	OR (not Net_6 and not MODIN1_1 and \RF_Physical:BUART:rx_parity_bit\)
	OR (not \RF_Physical:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\Printer:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \Printer:BUART:rx_parity_bit\ and Net_17 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \Printer:BUART:rx_parity_bit\)
	OR (not Net_17 and not MODIN5_1 and \Printer:BUART:rx_parity_bit\)
	OR (not \Printer:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\Display1:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \Display1:BUART:rx_parity_bit\ and Net_42 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \Display1:BUART:rx_parity_bit\)
	OR (not Net_42 and not MODIN13_1 and \Display1:BUART:rx_parity_bit\)
	OR (not \Display1:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\Display2:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \Display2:BUART:rx_parity_bit\ and Net_54 and \Display2:BUART:pollcount_0\)
	OR (not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:pollcount_1\ and not Net_54 and \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:rx_parity_bit\ and \Display2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.281ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Thursday, 04 May 2017 11:49:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\GitHub\NSY-DH\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \RF_Physical:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_4 from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_67 from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Pump:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_90 from registered to combinatorial
    Converted constant MacroCell: \Pump:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Pump:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Pump:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_40 from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_52 from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Display2_IntClock'. Fanout=1, Signal=\Display2:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Display1_IntClock'. Fanout=1, Signal=\Display1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Printer_IntClock'. Fanout=1, Signal=\Printer:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'RF_Physical_IntClock'. Fanout=1, Signal=\RF_Physical:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_Pump'. Fanout=1, Signal=Net_1067
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RF_Physical:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: RF_Physical_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RF_Physical_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Printer:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Printer_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Printer_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Pump:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Pump was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Pump, EnableOut: Constant 1
    UDB Clk/Enable \Display1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Display1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Display1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Display2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Display2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Display2_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Display2:BUART:rx_parity_bit\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_parity_bit\ (fanout=0)

    Removing \Display2:BUART:rx_address_detected\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_address_detected\ (fanout=0)

    Removing \Display2:BUART:rx_parity_error_pre\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Display2:BUART:rx_markspace_pre\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Display2:BUART:rx_state_1\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_state_1\ (fanout=8)

    Removing \Display2:BUART:tx_parity_bit\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_parity_bit\ (fanout=0)

    Removing \Display2:BUART:tx_mark\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_mark\ (fanout=0)

    Removing \Display1:BUART:rx_parity_bit\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_parity_bit\ (fanout=0)

    Removing \Display1:BUART:rx_address_detected\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_address_detected\ (fanout=0)

    Removing \Display1:BUART:rx_parity_error_pre\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Display1:BUART:rx_markspace_pre\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Display1:BUART:rx_state_1\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_state_1\ (fanout=8)

    Removing \Display1:BUART:tx_parity_bit\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_parity_bit\ (fanout=0)

    Removing \Display1:BUART:tx_mark\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_mark\ (fanout=0)

    Removing \Pump:BUART:rx_address_detected\, Duplicate of \Pump:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump:BUART:rx_address_detected\ (fanout=0)

    Removing \Pump:BUART:rx_markspace_pre\, Duplicate of \Pump:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Pump:BUART:rx_state_1\, Duplicate of \Pump:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump:BUART:rx_state_1\ (fanout=11)

    Removing \Pump:BUART:tx_mark\, Duplicate of \Pump:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump:BUART:tx_mark\ (fanout=0)

    Removing \Printer:BUART:rx_parity_bit\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_parity_bit\ (fanout=0)

    Removing \Printer:BUART:rx_address_detected\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_address_detected\ (fanout=0)

    Removing \Printer:BUART:rx_parity_error_pre\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Printer:BUART:rx_markspace_pre\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Printer:BUART:rx_state_1\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_state_1\ (fanout=8)

    Removing \Printer:BUART:tx_parity_bit\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_parity_bit\ (fanout=0)

    Removing \Printer:BUART:tx_mark\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_mark\ (fanout=0)

    Removing \RF_Physical:BUART:rx_parity_bit\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_parity_bit\ (fanout=0)

    Removing \RF_Physical:BUART:rx_address_detected\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_address_detected\ (fanout=0)

    Removing \RF_Physical:BUART:rx_parity_error_pre\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \RF_Physical:BUART:rx_markspace_pre\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_markspace_pre\ (fanout=0)

    Removing \RF_Physical:BUART:rx_state_1\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_state_1\ (fanout=8)

    Removing \RF_Physical:BUART:tx_parity_bit\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_parity_bit\ (fanout=0)

    Removing \RF_Physical:BUART:tx_mark\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_RF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RF(0)__PA ,
            fb => Net_6 ,
            pad => Rx_RF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RF(0)__PA ,
            input => Net_2 ,
            pad => Tx_RF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Print(0)__PA ,
            fb => Net_17 ,
            pad => Rx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Print(0)__PA ,
            input => Net_14 ,
            pad => Tx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Pump(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Pump(0)__PA ,
            fb => Net_87 ,
            pad => Rx_Pump(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Pump(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Pump(0)__PA ,
            input => Net_86 ,
            pad => Tx_Pump(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Disp1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Disp1(0)__PA ,
            fb => Net_42 ,
            pad => Rx_Disp1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Disp1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Disp1(0)__PA ,
            input => Net_38 ,
            pad => Tx_Disp1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Disp2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Disp2(0)__PA ,
            fb => Net_54 ,
            pad => Rx_Disp2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Disp2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Disp2(0)__PA ,
            input => Net_50 ,
            pad => Tx_Disp2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_fifo_notfull\
        );
        Output = \RF_Physical:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6 * MODIN1_0
            + MODIN1_1
        );
        Output = \RF_Physical:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_load_fifo\ * 
              \RF_Physical:BUART:rx_fifofull\
        );
        Output = \RF_Physical:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_fifonotempty\ * 
              \RF_Physical:BUART:rx_state_stop1_reg\
        );
        Output = \RF_Physical:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_14, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:txn\
        );
        Output = Net_14 (fanout=1)

    MacroCell: Name=\Printer:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Printer:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Printer:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_fifo_notfull\
        );
        Output = \Printer:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_17 * MODIN5_0
            + MODIN5_1
        );
        Output = \Printer:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_load_fifo\ * \Printer:BUART:rx_fifofull\
        );
        Output = \Printer:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_fifonotempty\ * 
              \Printer:BUART:rx_state_stop1_reg\
        );
        Output = \Printer:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_86, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:txn\
        );
        Output = Net_86 (fanout=1)

    MacroCell: Name=\Pump:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\
            + !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\
        );
        Output = \Pump:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Pump:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_fifo_empty\ * 
              \Pump:BUART:tx_state_2\
        );
        Output = \Pump:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Pump:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_fifo_notfull\
        );
        Output = \Pump:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Pump:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Pump:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_87 * MODIN9_0
            + MODIN9_1
        );
        Output = \Pump:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Pump:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump:BUART:rx_load_fifo\ * \Pump:BUART:rx_fifofull\
        );
        Output = \Pump:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Pump:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump:BUART:rx_fifonotempty\ * \Pump:BUART:rx_state_stop1_reg\
        );
        Output = \Pump:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_38, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:txn\
        );
        Output = Net_38 (fanout=1)

    MacroCell: Name=\Display1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Display1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Display1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_fifo_notfull\
        );
        Output = \Display1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_42 * MODIN13_0
            + MODIN13_1
        );
        Output = \Display1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_load_fifo\ * \Display1:BUART:rx_fifofull\
        );
        Output = \Display1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_fifonotempty\ * 
              \Display1:BUART:rx_state_stop1_reg\
        );
        Output = \Display1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_50, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:txn\
        );
        Output = Net_50 (fanout=1)

    MacroCell: Name=\Display2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Display2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Display2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_fifo_notfull\
        );
        Output = \Display2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Display2:BUART:pollcount_1\
            + Net_54 * \Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_load_fifo\ * \Display2:BUART:rx_fifofull\
        );
        Output = \Display2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_fifonotempty\ * 
              \Display2:BUART:rx_state_stop1_reg\
        );
        Output = \Display2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:txn\ (fanout=2)

    MacroCell: Name=\RF_Physical:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              !\RF_Physical:BUART:tx_fifo_empty\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_fifo_empty\ * 
              !\RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\RF_Physical:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_bitclk_enable_pre\
        );
        Output = \RF_Physical:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\RF_Physical:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !Net_6 * !MODIN1_1
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\RF_Physical:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\RF_Physical:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !Net_6 * 
              \RF_Physical:BUART:rx_last\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\RF_Physical:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * 
              !\RF_Physical:BUART:rx_count_0\
        );
        Output = \RF_Physical:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\RF_Physical:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !Net_6 * MODIN1_1
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * Net_6 * !MODIN1_1 * MODIN1_0
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !Net_6 * MODIN1_0
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * Net_6 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\RF_Physical:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !Net_6 * !MODIN1_1
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \RF_Physical:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \RF_Physical:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Printer:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Printer:BUART:txn\ * \Printer:BUART:tx_state_1\ * 
              !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:txn\ * \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\ * 
              !\Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:txn\ (fanout=2)

    MacroCell: Name=\Printer:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Printer:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              !\Printer:BUART:tx_fifo_empty\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_fifo_empty\ * !\Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Printer:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Printer:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_bitclk_enable_pre\
        );
        Output = \Printer:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Printer:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Printer:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !Net_17 * !MODIN5_1
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Printer:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Printer:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Printer:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\ * !Net_17 * \Printer:BUART:rx_last\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Printer:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !\Printer:BUART:rx_count_0\
        );
        Output = \Printer:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Printer:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_state_3\ * 
              \Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !Net_17 * MODIN5_1
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              Net_17 * !MODIN5_1 * MODIN5_0
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !Net_17 * MODIN5_0
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              Net_17 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\Printer:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !Net_17 * !MODIN5_1
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \Printer:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17
        );
        Output = \Printer:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Pump:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_counter_dp\ * \Pump:BUART:tx_bitclk\ * 
              \Pump:BUART:tx_parity_bit\
            + \Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_state_0\ * \Pump:BUART:tx_counter_dp\ * 
              !\Pump:BUART:tx_parity_bit\
            + \Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_bitclk\
            + \Pump:BUART:txn\ * \Pump:BUART:tx_state_2\
            + !\Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_shift_out\ * !\Pump:BUART:tx_state_2\
            + !\Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\ * !\Pump:BUART:tx_bitclk\
            + \Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_shift_out\ * !\Pump:BUART:tx_state_2\ * 
              !\Pump:BUART:tx_counter_dp\ * \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:txn\ (fanout=3)

    MacroCell: Name=\Pump:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\Pump:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * !\Pump:BUART:tx_fifo_empty\
            + !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_fifo_empty\ * !\Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_fifo_empty\ * 
              \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_counter_dp\ * \Pump:BUART:tx_bitclk\
            + \Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\Pump:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\ * \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\Pump:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_state_2\
            + !\Pump:BUART:tx_bitclk_enable_pre\
        );
        Output = \Pump:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\Pump:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\Pump:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_bitclk\
            + !\Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\ * \Pump:BUART:tx_bitclk\ * 
              \Pump:BUART:tx_parity_bit\
        );
        Output = \Pump:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\Pump:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \Pump:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\Pump:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\ * 
              !\Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Pump:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\ * 
              \Pump:BUART:rx_state_2\
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \Pump:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\Pump:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_2\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * !Net_87 * 
              \Pump:BUART:rx_last\
        );
        Output = \Pump:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\Pump:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * 
              !\Pump:BUART:rx_count_0\
        );
        Output = \Pump:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\Pump:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * !Net_87 * 
              MODIN9_1
            + !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * Net_87 * 
              !MODIN9_1 * MODIN9_0
            + !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
        );
        Output = MODIN9_1 (fanout=2)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * !Net_87 * 
              MODIN9_0
            + !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * Net_87 * 
              !MODIN9_0
        );
        Output = MODIN9_0 (fanout=3)

    MacroCell: Name=\Pump:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\ * 
              \Pump:BUART:rx_state_2\ * \Pump:BUART:rx_parity_error_pre\
        );
        Output = \Pump:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\Pump:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              \Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Pump:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\ * 
              \Pump:BUART:rx_parity_error_pre\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              \Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !\Pump:BUART:rx_parity_error_pre\ * \Pump:BUART:rx_parity_bit\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_postpoll\ * 
              \Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !\Pump:BUART:rx_parity_error_pre\ * !\Pump:BUART:rx_parity_bit\
        );
        Output = \Pump:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\Pump:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87
        );
        Output = \Pump:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Pump:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\ * 
              \Pump:BUART:rx_parity_bit\
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\Display1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display1:BUART:txn\ * \Display1:BUART:tx_state_1\ * 
              !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:txn\ * \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\ * 
              !\Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:txn\ (fanout=2)

    MacroCell: Name=\Display1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Display1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              !\Display1:BUART:tx_fifo_empty\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_fifo_empty\ * !\Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Display1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Display1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Display1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Display1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !Net_42 * !MODIN13_1
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Display1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Display1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Display1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !Net_42 * 
              \Display1:BUART:rx_last\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Display1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !\Display1:BUART:rx_count_0\
        );
        Output = \Display1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Display1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !Net_42 * MODIN13_1
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              Net_42 * !MODIN13_1 * MODIN13_0
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !Net_42 * MODIN13_0
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              Net_42 * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\Display1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !Net_42 * !MODIN13_1
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
        );
        Output = \Display1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_42
        );
        Output = \Display1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Display2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display2:BUART:txn\ * \Display2:BUART:tx_state_1\ * 
              !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:txn\ * \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\ * 
              !\Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:txn\ (fanout=2)

    MacroCell: Name=\Display2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Display2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              !\Display2:BUART:tx_fifo_empty\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_fifo_empty\ * !\Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Display2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Display2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Display2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Display2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !Net_54
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Display2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Display2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Display2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !Net_54 * 
              \Display2:BUART:rx_last\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Display2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:rx_count_0\
        );
        Output = \Display2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Display2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Display2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:pollcount_1\ * Net_54 * 
              \Display2:BUART:pollcount_0\
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !Net_54
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Display2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !Net_54 * \Display2:BUART:pollcount_0\
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              Net_54 * !\Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Display2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !Net_54
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !\Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_54
        );
        Output = \Display2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RF_Physical:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            cs_addr_2 => \RF_Physical:BUART:tx_state_1\ ,
            cs_addr_1 => \RF_Physical:BUART:tx_state_0\ ,
            cs_addr_0 => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \RF_Physical:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \RF_Physical:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \RF_Physical:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            cs_addr_0 => \RF_Physical:BUART:counter_load_not\ ,
            ce0_reg => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \RF_Physical:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RF_Physical:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            cs_addr_2 => \RF_Physical:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \RF_Physical:BUART:rx_state_0\ ,
            cs_addr_0 => \RF_Physical:BUART:rx_bitclk_enable\ ,
            route_si => \RF_Physical:BUART:rx_postpoll\ ,
            f0_load => \RF_Physical:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \RF_Physical:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \RF_Physical:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Printer:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Printer:Net_9\ ,
            cs_addr_2 => \Printer:BUART:tx_state_1\ ,
            cs_addr_1 => \Printer:BUART:tx_state_0\ ,
            cs_addr_0 => \Printer:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Printer:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Printer:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Printer:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Printer:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Printer:Net_9\ ,
            cs_addr_0 => \Printer:BUART:counter_load_not\ ,
            ce0_reg => \Printer:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Printer:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Printer:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Printer:Net_9\ ,
            cs_addr_2 => \Printer:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Printer:BUART:rx_state_0\ ,
            cs_addr_0 => \Printer:BUART:rx_bitclk_enable\ ,
            route_si => \Printer:BUART:rx_postpoll\ ,
            f0_load => \Printer:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Printer:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Printer:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Pump:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1067 ,
            cs_addr_2 => \Pump:BUART:tx_state_1\ ,
            cs_addr_1 => \Pump:BUART:tx_state_0\ ,
            cs_addr_0 => \Pump:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Pump:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Pump:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Pump:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Pump:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1067 ,
            cs_addr_0 => \Pump:BUART:counter_load_not\ ,
            ce0_reg => \Pump:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Pump:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Pump:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1067 ,
            cs_addr_2 => \Pump:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Pump:BUART:rx_state_0\ ,
            cs_addr_0 => \Pump:BUART:rx_bitclk_enable\ ,
            route_si => \Pump:BUART:rx_postpoll\ ,
            f0_load => \Pump:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Pump:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Pump:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            cs_addr_2 => \Display1:BUART:tx_state_1\ ,
            cs_addr_1 => \Display1:BUART:tx_state_0\ ,
            cs_addr_0 => \Display1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Display1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Display1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Display1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            cs_addr_0 => \Display1:BUART:counter_load_not\ ,
            ce0_reg => \Display1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Display1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            cs_addr_2 => \Display1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Display1:BUART:rx_state_0\ ,
            cs_addr_0 => \Display1:BUART:rx_bitclk_enable\ ,
            route_si => \Display1:BUART:rx_postpoll\ ,
            f0_load => \Display1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Display1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Display1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            cs_addr_2 => \Display2:BUART:tx_state_1\ ,
            cs_addr_1 => \Display2:BUART:tx_state_0\ ,
            cs_addr_0 => \Display2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Display2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Display2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Display2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            cs_addr_0 => \Display2:BUART:counter_load_not\ ,
            ce0_reg => \Display2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Display2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            cs_addr_2 => \Display2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Display2:BUART:rx_state_0\ ,
            cs_addr_0 => \Display2:BUART:rx_bitclk_enable\ ,
            route_si => \Display2:BUART:rx_postpoll\ ,
            f0_load => \Display2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Display2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Display2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RF_Physical:BUART:sTX:TxSts\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            status_3 => \RF_Physical:BUART:tx_fifo_notfull\ ,
            status_2 => \RF_Physical:BUART:tx_status_2\ ,
            status_1 => \RF_Physical:BUART:tx_fifo_empty\ ,
            status_0 => \RF_Physical:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RF_Physical:BUART:sRX:RxSts\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            status_5 => \RF_Physical:BUART:rx_status_5\ ,
            status_4 => \RF_Physical:BUART:rx_status_4\ ,
            status_3 => \RF_Physical:BUART:rx_status_3\ ,
            interrupt => Net_8 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Printer:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Printer:Net_9\ ,
            status_3 => \Printer:BUART:tx_fifo_notfull\ ,
            status_2 => \Printer:BUART:tx_status_2\ ,
            status_1 => \Printer:BUART:tx_fifo_empty\ ,
            status_0 => \Printer:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Printer:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Printer:Net_9\ ,
            status_5 => \Printer:BUART:rx_status_5\ ,
            status_4 => \Printer:BUART:rx_status_4\ ,
            status_3 => \Printer:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Pump:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1067 ,
            status_3 => \Pump:BUART:tx_fifo_notfull\ ,
            status_2 => \Pump:BUART:tx_status_2\ ,
            status_1 => \Pump:BUART:tx_fifo_empty\ ,
            status_0 => \Pump:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Pump:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1067 ,
            status_5 => \Pump:BUART:rx_status_5\ ,
            status_4 => \Pump:BUART:rx_status_4\ ,
            status_3 => \Pump:BUART:rx_status_3\ ,
            status_2 => \Pump:BUART:rx_status_2\ ,
            interrupt => Net_92 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            status_3 => \Display1:BUART:tx_fifo_notfull\ ,
            status_2 => \Display1:BUART:tx_status_2\ ,
            status_1 => \Display1:BUART:tx_fifo_empty\ ,
            status_0 => \Display1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            status_5 => \Display1:BUART:rx_status_5\ ,
            status_4 => \Display1:BUART:rx_status_4\ ,
            status_3 => \Display1:BUART:rx_status_3\ ,
            interrupt => Net_44 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            status_3 => \Display2:BUART:tx_fifo_notfull\ ,
            status_2 => \Display2:BUART:tx_status_2\ ,
            status_1 => \Display2:BUART:tx_fifo_empty\ ,
            status_0 => \Display2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            status_5 => \Display2:BUART:rx_status_5\ ,
            status_4 => \Display2:BUART:rx_status_4\ ,
            status_3 => \Display2:BUART:rx_status_3\ ,
            interrupt => Net_56 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\RF_Physical:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            load => \RF_Physical:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \RF_Physical:BUART:rx_count_2\ ,
            count_1 => \RF_Physical:BUART:rx_count_1\ ,
            count_0 => \RF_Physical:BUART:rx_count_0\ ,
            tc => \RF_Physical:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Printer:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Printer:Net_9\ ,
            load => \Printer:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \Printer:BUART:rx_count_2\ ,
            count_1 => \Printer:BUART:rx_count_1\ ,
            count_0 => \Printer:BUART:rx_count_0\ ,
            tc => \Printer:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Pump:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1067 ,
            load => \Pump:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \Pump:BUART:rx_count_2\ ,
            count_1 => \Pump:BUART:rx_count_1\ ,
            count_0 => \Pump:BUART:rx_count_0\ ,
            tc => \Pump:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Display1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            load => \Display1:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \Display1:BUART:rx_count_2\ ,
            count_1 => \Display1:BUART:rx_count_1\ ,
            count_0 => \Display1:BUART:rx_count_0\ ,
            tc => \Display1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Display2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            load => \Display2:BUART:rx_counter_load\ ,
            count_6 => \Display2:BUART:rx_count_6\ ,
            count_5 => \Display2:BUART:rx_count_5\ ,
            count_4 => \Display2:BUART:rx_count_4\ ,
            count_3 => \Display2:BUART:rx_count_3\ ,
            count_2 => \Display2:BUART:rx_count_2\ ,
            count_1 => \Display2:BUART:rx_count_1\ ,
            count_0 => \Display2:BUART:rx_count_0\ ,
            tc => \Display2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\RF_Physical:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Pump:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_92 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Display1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Display2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_56 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   13 :   59 :   72 : 18.06 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  124 :   68 :  192 : 64.58 %
  Unique P-terms              :  228 :  156 :  384 : 59.38 %
  Total P-terms               :  268 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    StatusI Registers         :   10 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Count7 Cells              :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.550ms
Tech mapping phase: Elapsed time ==> 0s.846ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Rx_Disp1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rx_Disp2(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_Print(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_Pump(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Rx_RF(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_Disp1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Tx_Disp2(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Tx_Print(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_Pump(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_RF(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.470ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   41 :    7 :   48 :  85.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.76
                   Pterms :            5.88
               Macrocells :            3.02
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.366ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.026ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 861, final cost is 861 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       9.36 :       5.64
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !Net_54
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !Net_54
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !\Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !Net_54 * 
              \Display2:BUART:rx_last\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_54
        );
        Output = \Display2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Display2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        load => \Display2:BUART:rx_counter_load\ ,
        count_6 => \Display2:BUART:rx_count_6\ ,
        count_5 => \Display2:BUART:rx_count_5\ ,
        count_4 => \Display2:BUART:rx_count_4\ ,
        count_3 => \Display2:BUART:rx_count_3\ ,
        count_2 => \Display2:BUART:rx_count_2\ ,
        count_1 => \Display2:BUART:rx_count_1\ ,
        count_0 => \Display2:BUART:rx_count_0\ ,
        tc => \Display2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:pollcount_1\ * Net_54 * 
              \Display2:BUART:pollcount_0\
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !Net_54
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Display2:BUART:pollcount_1\
            + Net_54 * \Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !Net_54 * \Display2:BUART:pollcount_0\
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              Net_54 * !\Display2:BUART:pollcount_0\
        );
        Output = \Display2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:rx_count_0\
        );
        Output = \Display2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_load_fifo\ * \Display2:BUART:rx_fifofull\
        );
        Output = \Display2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_fifonotempty\ * 
              \Display2:BUART:rx_state_stop1_reg\
        );
        Output = \Display2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        cs_addr_2 => \Display2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Display2:BUART:rx_state_0\ ,
        cs_addr_0 => \Display2:BUART:rx_bitclk_enable\ ,
        route_si => \Display2:BUART:rx_postpoll\ ,
        f0_load => \Display2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Display2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Display2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_42
        );
        Output = \Display1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_fifonotempty\ * 
              \Display1:BUART:rx_state_stop1_reg\
        );
        Output = \Display1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Pump:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1067 ,
        status_5 => \Pump:BUART:rx_status_5\ ,
        status_4 => \Pump:BUART:rx_status_4\ ,
        status_3 => \Pump:BUART:rx_status_3\ ,
        status_2 => \Pump:BUART:rx_status_2\ ,
        interrupt => Net_92 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Pump:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump:BUART:rx_fifonotempty\ * \Pump:BUART:rx_state_stop1_reg\
        );
        Output = \Pump:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Pump:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump:BUART:rx_load_fifo\ * \Pump:BUART:rx_fifofull\
        );
        Output = \Pump:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_fifonotempty\ * 
              \Printer:BUART:rx_state_stop1_reg\
        );
        Output = \Printer:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_load_fifo\ * \Printer:BUART:rx_fifofull\
        );
        Output = \Printer:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Printer:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Printer:Net_9\ ,
        cs_addr_2 => \Printer:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Printer:BUART:rx_state_0\ ,
        cs_addr_0 => \Printer:BUART:rx_bitclk_enable\ ,
        route_si => \Printer:BUART:rx_postpoll\ ,
        f0_load => \Printer:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Printer:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Printer:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Printer:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Printer:Net_9\ ,
        status_5 => \Printer:BUART:rx_status_5\ ,
        status_4 => \Printer:BUART:rx_status_4\ ,
        status_3 => \Printer:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \RF_Physical:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !Net_17 * MODIN5_1
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              Net_17 * !MODIN5_1 * MODIN5_0
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !Net_17 * MODIN5_0
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              Net_17 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_17 * MODIN5_0
            + MODIN5_1
        );
        Output = \Printer:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Printer:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !\Printer:BUART:rx_count_0\
        );
        Output = \Printer:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !Net_17 * !MODIN5_1
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Printer:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !Net_17 * !MODIN5_1
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \Printer:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\ * !Net_17 * \Printer:BUART:rx_last\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_state_3\ * 
              \Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Printer:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17
        );
        Output = \Printer:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Printer:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Printer:Net_9\ ,
        load => \Printer:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \Printer:BUART:rx_count_2\ ,
        count_1 => \Printer:BUART:rx_count_1\ ,
        count_0 => \Printer:BUART:rx_count_0\ ,
        tc => \Printer:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_50, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:txn\
        );
        Output = Net_50 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display2:BUART:txn\ * \Display2:BUART:tx_state_1\ * 
              !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:txn\ * \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\ * 
              !\Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        cs_addr_0 => \Display2:BUART:counter_load_not\ ,
        ce0_reg => \Display2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Display2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Display2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        status_5 => \Display2:BUART:rx_status_5\ ,
        status_4 => \Display2:BUART:rx_status_4\ ,
        status_3 => \Display2:BUART:rx_status_3\ ,
        interrupt => Net_56 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_load_fifo\ * \Display1:BUART:rx_fifofull\
        );
        Output = \Display1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !Net_42 * MODIN13_0
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              Net_42 * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !Net_42 * MODIN13_1
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              Net_42 * !MODIN13_1 * MODIN13_0
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !\Display1:BUART:rx_count_0\
        );
        Output = \Display1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_42 * MODIN13_0
            + MODIN13_1
        );
        Output = \Display1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        cs_addr_2 => \Display1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Display1:BUART:rx_state_0\ ,
        cs_addr_0 => \Display1:BUART:rx_bitclk_enable\ ,
        route_si => \Display1:BUART:rx_postpoll\ ,
        f0_load => \Display1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Display1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Display1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Display1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        status_5 => \Display1:BUART:rx_status_5\ ,
        status_4 => \Display1:BUART:rx_status_4\ ,
        status_3 => \Display1:BUART:rx_status_3\ ,
        interrupt => Net_44 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !Net_42 * !MODIN13_1
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !Net_42 * 
              \Display1:BUART:rx_last\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !Net_42 * !MODIN13_1
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
        );
        Output = \Display1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\Display1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        load => \Display1:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \Display1:BUART:rx_count_2\ ,
        count_1 => \Display1:BUART:rx_count_1\ ,
        count_0 => \Display1:BUART:rx_count_0\ ,
        tc => \Display1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Pump:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_2\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * !Net_87 * 
              \Pump:BUART:rx_last\
        );
        Output = \Pump:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_fifo_notfull\
        );
        Output = \Printer:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Pump:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\ * 
              \Pump:BUART:rx_parity_error_pre\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              \Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !\Pump:BUART:rx_parity_error_pre\ * \Pump:BUART:rx_parity_bit\
            + !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_postpoll\ * 
              \Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !\Pump:BUART:rx_parity_error_pre\ * !\Pump:BUART:rx_parity_bit\
        );
        Output = \Pump:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\ * 
              \Pump:BUART:rx_state_2\ * \Pump:BUART:rx_parity_error_pre\
        );
        Output = \Pump:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              \Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\ * 
              \Pump:BUART:rx_parity_bit\
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Printer:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Printer:Net_9\ ,
        status_3 => \Printer:BUART:tx_fifo_notfull\ ,
        status_2 => \Printer:BUART:tx_status_2\ ,
        status_1 => \Printer:BUART:tx_fifo_empty\ ,
        status_0 => \Printer:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * !Net_87 * 
              MODIN9_1
            + !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * Net_87 * 
              !MODIN9_1 * MODIN9_0
            + !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
        );
        Output = MODIN9_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * !Net_87 * 
              MODIN9_0
            + !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * Net_87 * 
              !MODIN9_0
        );
        Output = MODIN9_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:rx_count_2\ * !\Pump:BUART:rx_count_1\ * 
              !\Pump:BUART:rx_count_0\
        );
        Output = \Pump:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87
        );
        Output = \Pump:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Pump:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * !\Pump:BUART:rx_postpoll\ * 
              !\Pump:BUART:rx_state_3\ * \Pump:BUART:rx_state_2\
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \Pump:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\ * 
              \Pump:BUART:rx_state_2\
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\Pump:BUART:tx_ctrl_mark_last\ * \Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \Pump:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              \Pump:BUART:rx_bitclk_enable\ * \Pump:BUART:rx_state_3\ * 
              !\Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_ctrl_mark_last\ * !\Pump:BUART:rx_state_0\ * 
              !\Pump:BUART:rx_state_3\ * !\Pump:BUART:rx_state_2\
        );
        Output = \Pump:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pump:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1067 ,
        cs_addr_2 => \Pump:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Pump:BUART:rx_state_0\ ,
        cs_addr_0 => \Pump:BUART:rx_bitclk_enable\ ,
        route_si => \Pump:BUART:rx_postpoll\ ,
        f0_load => \Pump:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Pump:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Pump:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Pump:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1067 ,
        load => \Pump:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \Pump:BUART:rx_count_2\ ,
        count_1 => \Pump:BUART:rx_count_1\ ,
        count_0 => \Pump:BUART:rx_count_0\ ,
        tc => \Pump:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !Net_6 * MODIN1_1
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * Net_6 * !MODIN1_1 * MODIN1_0
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !Net_6 * MODIN1_0
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * Net_6 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_87 * MODIN9_0
            + MODIN9_1
        );
        Output = \Pump:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              !\Display2:BUART:tx_fifo_empty\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_fifo_empty\ * !\Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_fifo_notfull\
        );
        Output = \Display1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        cs_addr_2 => \Display2:BUART:tx_state_1\ ,
        cs_addr_1 => \Display2:BUART:tx_state_0\ ,
        cs_addr_0 => \Display2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Display2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Display2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Display2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              !\Display1:BUART:tx_fifo_empty\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_fifo_empty\ * !\Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display1:BUART:txn\ * \Display1:BUART:tx_state_1\ * 
              !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:txn\ * \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\ * 
              !\Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_38, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:txn\
        );
        Output = Net_38 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Display1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        cs_addr_2 => \Display1:BUART:tx_state_1\ ,
        cs_addr_1 => \Display1:BUART:tx_state_0\ ,
        cs_addr_0 => \Display1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Display1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Display1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Display1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Display1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        status_3 => \Display1:BUART:tx_fifo_notfull\ ,
        status_2 => \Display1:BUART:tx_status_2\ ,
        status_1 => \Display1:BUART:tx_fifo_empty\ ,
        status_0 => \Display1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_bitclk_enable_pre\
        );
        Output = \Printer:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:txn\
        );
        Output = Net_14 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Printer:BUART:txn\ * \Printer:BUART:tx_state_1\ * 
              !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:txn\ * \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\ * 
              !\Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_load_fifo\ * 
              \RF_Physical:BUART:rx_fifofull\
        );
        Output = \RF_Physical:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_fifo_notfull\
        );
        Output = \Display2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Printer:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Printer:Net_9\ ,
        cs_addr_2 => \Printer:BUART:tx_state_1\ ,
        cs_addr_1 => \Printer:BUART:tx_state_0\ ,
        cs_addr_0 => \Printer:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Printer:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Printer:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Printer:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Display2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        status_3 => \Display2:BUART:tx_fifo_notfull\ ,
        status_2 => \Display2:BUART:tx_status_2\ ,
        status_1 => \Display2:BUART:tx_fifo_empty\ ,
        status_0 => \Display2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_fifo_notfull\
        );
        Output = \RF_Physical:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6 * MODIN1_0
            + MODIN1_1
        );
        Output = \RF_Physical:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Printer:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              !\Printer:BUART:tx_fifo_empty\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_fifo_empty\ * !\Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_fifonotempty\ * 
              \RF_Physical:BUART:rx_state_stop1_reg\
        );
        Output = \RF_Physical:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Printer:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Printer:Net_9\ ,
        cs_addr_0 => \Printer:BUART:counter_load_not\ ,
        ce0_reg => \Printer:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Printer:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RF_Physical:BUART:sRX:RxSts\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        status_5 => \RF_Physical:BUART:rx_status_5\ ,
        status_4 => \RF_Physical:BUART:rx_status_4\ ,
        status_3 => \RF_Physical:BUART:rx_status_3\ ,
        interrupt => Net_8 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !Net_6 * 
              \RF_Physical:BUART:rx_last\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !Net_6 * !MODIN1_1
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !Net_6 * !MODIN1_1
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \RF_Physical:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RF_Physical:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        cs_addr_2 => \RF_Physical:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \RF_Physical:BUART:rx_state_0\ ,
        cs_addr_0 => \RF_Physical:BUART:rx_bitclk_enable\ ,
        route_si => \RF_Physical:BUART:rx_postpoll\ ,
        f0_load => \RF_Physical:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \RF_Physical:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \RF_Physical:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\RF_Physical:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        load => \RF_Physical:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \RF_Physical:BUART:rx_count_2\ ,
        count_1 => \RF_Physical:BUART:rx_count_1\ ,
        count_0 => \RF_Physical:BUART:rx_count_0\ ,
        tc => \RF_Physical:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pump:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_counter_dp\ * \Pump:BUART:tx_bitclk\ * 
              \Pump:BUART:tx_parity_bit\
            + \Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_state_0\ * \Pump:BUART:tx_counter_dp\ * 
              !\Pump:BUART:tx_parity_bit\
            + \Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_bitclk\
            + \Pump:BUART:txn\ * \Pump:BUART:tx_state_2\
            + !\Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_shift_out\ * !\Pump:BUART:tx_state_2\
            + !\Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\ * !\Pump:BUART:tx_bitclk\
            + \Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_shift_out\ * !\Pump:BUART:tx_state_2\ * 
              !\Pump:BUART:tx_counter_dp\ * \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_86, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:txn\
        );
        Output = Net_86 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pump:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * !\Pump:BUART:tx_fifo_empty\
            + !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_fifo_empty\ * !\Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_fifo_empty\ * 
              \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_counter_dp\ * \Pump:BUART:tx_bitclk\
            + \Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_fifo_empty\ * 
              \Pump:BUART:tx_state_2\
        );
        Output = \Pump:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump:BUART:txn\ * \Pump:BUART:tx_state_1\ * 
              !\Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_bitclk\
            + !\Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\ * \Pump:BUART:tx_bitclk\ * 
              \Pump:BUART:tx_parity_bit\
        );
        Output = \Pump:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Pump:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1067 ,
        cs_addr_2 => \Pump:BUART:tx_state_1\ ,
        cs_addr_1 => \Pump:BUART:tx_state_0\ ,
        cs_addr_0 => \Pump:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Pump:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Pump:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Pump:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pump:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_0\ * !\Pump:BUART:tx_state_2\ * 
              \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_state_2\
            + !\Pump:BUART:tx_bitclk_enable_pre\
        );
        Output = \Pump:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\ * \Pump:BUART:tx_state_2\
            + \Pump:BUART:tx_state_1\ * \Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\ * \Pump:BUART:tx_bitclk\
        );
        Output = \Pump:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              \Pump:BUART:tx_bitclk_enable_pre\
            + !\Pump:BUART:tx_state_1\ * !\Pump:BUART:tx_state_0\ * 
              !\Pump:BUART:tx_state_2\
        );
        Output = \Pump:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        cs_addr_0 => \Display1:BUART:counter_load_not\ ,
        ce0_reg => \Display1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Display1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Pump:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1067 ,
        status_3 => \Pump:BUART:tx_fifo_notfull\ ,
        status_2 => \Pump:BUART:tx_status_2\ ,
        status_1 => \Pump:BUART:tx_fifo_empty\ ,
        status_0 => \Pump:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Pump:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump:BUART:tx_fifo_notfull\
        );
        Output = \Pump:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RF_Physical:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        cs_addr_2 => \RF_Physical:BUART:tx_state_1\ ,
        cs_addr_1 => \RF_Physical:BUART:tx_state_0\ ,
        cs_addr_0 => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \RF_Physical:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \RF_Physical:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \RF_Physical:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              !\RF_Physical:BUART:tx_fifo_empty\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_fifo_empty\ * 
              !\RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_bitclk_enable_pre\
        );
        Output = \RF_Physical:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        cs_addr_0 => \RF_Physical:BUART:counter_load_not\ ,
        ce0_reg => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \RF_Physical:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RF_Physical:BUART:sTX:TxSts\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        status_3 => \RF_Physical:BUART:tx_fifo_notfull\ ,
        status_2 => \RF_Physical:BUART:tx_status_2\ ,
        status_1 => \RF_Physical:BUART:tx_fifo_empty\ ,
        status_0 => \RF_Physical:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * 
              !\RF_Physical:BUART:rx_count_0\
        );
        Output = \RF_Physical:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Pump:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1067 ,
        cs_addr_0 => \Pump:BUART:counter_load_not\ ,
        ce0_reg => \Pump:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Pump:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Display1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\Display2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_56 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\Pump:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_92 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\RF_Physical:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_Disp1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Disp1(0)__PA ,
        fb => Net_42 ,
        pad => Rx_Disp1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_Disp1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Disp1(0)__PA ,
        input => Net_38 ,
        pad => Tx_Disp1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_Pump(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Pump(0)__PA ,
        input => Net_86 ,
        pad => Tx_Pump(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_Pump(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Pump(0)__PA ,
        fb => Net_87 ,
        pad => Rx_Pump(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_Disp2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Disp2(0)__PA ,
        fb => Net_54 ,
        pad => Rx_Disp2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_Disp2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Disp2(0)__PA ,
        input => Net_50 ,
        pad => Tx_Disp2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_RF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RF(0)__PA ,
        input => Net_2 ,
        pad => Tx_RF(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_RF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RF(0)__PA ,
        fb => Net_6 ,
        pad => Rx_RF(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Print(0)__PA ,
        fb => Net_17 ,
        pad => Rx_Print(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Print(0)__PA ,
        input => Net_14 ,
        pad => Tx_Print(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Display2:Net_9\ ,
            dclk_0 => \Display2:Net_9_local\ ,
            dclk_glb_1 => \Display1:Net_9\ ,
            dclk_1 => \Display1:Net_9_local\ ,
            dclk_glb_2 => \Printer:Net_9\ ,
            dclk_2 => \Printer:Net_9_local\ ,
            dclk_glb_3 => \RF_Physical:Net_9\ ,
            dclk_3 => \RF_Physical:Net_9_local\ ,
            dclk_glb_4 => Net_1067 ,
            dclk_4 => Net_1067_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL | Rx_Disp1(0) | FB(Net_42)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_Disp1(0) | In(Net_38)
-----+-----+-------+-----------+------------------+-------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |  Tx_Pump(0) | In(Net_86)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  Rx_Pump(0) | FB(Net_87)
-----+-----+-------+-----------+------------------+-------------+------------
   5 |   4 |     * |      NONE |     HI_Z_DIGITAL | Rx_Disp2(0) | FB(Net_54)
     |   5 |     * |      NONE |         CMOS_OUT | Tx_Disp2(0) | In(Net_50)
-----+-----+-------+-----------+------------------+-------------+------------
   6 |   0 |     * |      NONE |         CMOS_OUT |    Tx_RF(0) | In(Net_2)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    Rx_RF(0) | FB(Net_6)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Rx_Print(0) | FB(Net_17)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_Print(0) | In(Net_14)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.027ms
Digital Placement phase: Elapsed time ==> 5s.415ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.715ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.170ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.397ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 14s.813ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 14s.918ms
API generation phase: Elapsed time ==> 2s.633ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.453ms
