#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 11 12:48:51 2019
# Process ID: 12568
# Current directory: D:/VHDL/zybo/vga_zybo/vga_zybo.runs/synth_1
# Command line: vivado.exe -log vga_controller_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_controller_top.tcl
# Log file: D:/VHDL/zybo/vga_zybo/vga_zybo.runs/synth_1/vga_controller_top.vds
# Journal file: D:/VHDL/zybo/vga_zybo/vga_zybo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_controller_top.tcl -notrace
Command: synth_design -top vga_controller_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 387.211 ; gain = 95.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_controller_top' [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller_top.vhd:28]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller.vhd:6' bound to instance 'vga_cntrl' of component 'vga_controller' [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller_top.vhd:59]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (1#1) [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller.vhd:19]
INFO: [Synth 8-3491] module 'clk_2_pclk' declared at 'D:/VHDL/zybo/vga_zybo/vga_zybo.runs/synth_1/.Xil/Vivado-12568-YOGA-520/realtime/clk_2_pclk_stub.vhdl:5' bound to instance 'pclk_gen' of component 'clk_2_pclk' [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller_top.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clk_2_pclk' [D:/VHDL/zybo/vga_zybo/vga_zybo.runs/synth_1/.Xil/Vivado-12568-YOGA-520/realtime/clk_2_pclk_stub.vhdl:15]
INFO: [Synth 8-226] default block is never used [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller_top.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_top' (2#1) [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/imports/vga_controller/vga_controller_top.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 441.230 ; gain = 149.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 441.230 ; gain = 149.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 441.230 ; gain = 149.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/ip/clk_2_pclk/clk_2_pclk/clk_2_pclk_in_context.xdc] for cell 'pclk_gen'
Finished Parsing XDC File [d:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/ip/clk_2_pclk/clk_2_pclk/clk_2_pclk_in_context.xdc] for cell 'pclk_gen'
Parsing XDC File [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VHDL/zybo/vga_zybo/vga_zybo.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_controller_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_controller_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 775.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 775.500 ; gain = 483.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 775.500 ; gain = 483.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/ip/clk_2_pclk/clk_2_pclk/clk_2_pclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/VHDL/zybo/vga_zybo/vga_zybo.srcs/sources_1/ip/clk_2_pclk/clk_2_pclk/clk_2_pclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for pclk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 775.500 ; gain = 483.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 775.500 ; gain = 483.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_controller_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 775.500 ; gain = 483.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pclk_gen/pclk' to pin 'pclk_gen/bbstub_pclk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 775.691 ; gain = 483.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 796.176 ; gain = 504.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_2_pclk    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_2_pclk_bbox_0 |     1|
|2     |LUT1              |     1|
|3     |LUT2              |     2|
|4     |LUT3              |     4|
|5     |LUT4              |     7|
|6     |LUT5              |    10|
|7     |LUT6              |    13|
|8     |FDRE              |    10|
|9     |FDSE              |    10|
|10    |IBUF              |     4|
|11    |OBUF              |    18|
+------+------------------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |    81|
|2     |  vga_cntrl |vga_controller |    57|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.039 ; gain = 505.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 797.039 ; gain = 170.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 797.039 ; gain = 505.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 797.668 ; gain = 514.477
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/VHDL/zybo/vga_zybo/vga_zybo.runs/synth_1/vga_controller_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_controller_top_utilization_synth.rpt -pb vga_controller_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 797.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 11 12:49:39 2019...
