<stg><name>filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten75"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten99 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten99"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %empty_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:8 %bound67_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bound67

]]></Node>
<StgValue><ssdm name="bound67_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %bound81_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound81

]]></Node>
<StgValue><ssdm name="bound81_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels

]]></Node>
<StgValue><ssdm name="channels_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:11 %bound67_cast = zext i63 %bound67_read

]]></Node>
<StgValue><ssdm name="bound67_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %cmp253849 = icmp_sgt  i32 %channels_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp253849"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 0, i64 %indvar_flatten99

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %store_ln101 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i64 0, i64 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:16 %store_ln102 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %store_ln103 = store i2 0, i2 %k

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln101 = br void %for.inc116

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc116:1 %indvar_flatten75_load = load i64 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="indvar_flatten75_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc116:2 %indvar_flatten99_load = load i64 %indvar_flatten99

]]></Node>
<StgValue><ssdm name="indvar_flatten99_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc116:8 %icmp_ln101 = icmp_eq  i64 %indvar_flatten99_load, i64 %bound81_read

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc116:9 %add_ln101 = add i64 %indvar_flatten99_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc122:4 %icmp_ln102 = icmp_eq  i64 %indvar_flatten75_load, i64 %bound67_cast

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:5 %store_ln101 = store i64 %add_ln101, i64 %indvar_flatten99

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc116:0 %k_1 = load i2 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="2">
<![CDATA[
for.inc116:6 %zext_ln103 = zext i2 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc116:7 %icmp_ln103 = icmp_slt  i32 %zext_ln103, i32 %channels_read

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc122:0 %j_load = load i31 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc122:5 %select_ln101 = select i1 %icmp_ln102, i31 0, i31 %j_load

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc122:6 %select_ln101_1 = select i1 %icmp_ln102, i2 0, i2 %k_1

]]></Node>
<StgValue><ssdm name="select_ln101_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="31">
<![CDATA[
for.inc122:7 %trunc_ln101 = trunc i31 %j_load

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc122:8 %select_ln101_2 = select i1 %icmp_ln102, i11 0, i11 %trunc_ln101

]]></Node>
<StgValue><ssdm name="select_ln101_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122:9 %select_ln101_3 = select i1 %icmp_ln102, i1 %cmp253849, i1 %icmp_ln103

]]></Node>
<StgValue><ssdm name="select_ln101_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc122:11 %add_ln102 = add i31 %select_ln101, i31 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc122:12 %select_ln102 = select i1 %select_ln101_3, i2 %select_ln101_1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="31">
<![CDATA[
for.inc122:13 %trunc_ln102 = trunc i31 %add_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc122:14 %select_ln102_1 = select i1 %select_ln101_3, i11 %select_ln101_2, i11 %trunc_ln102

]]></Node>
<StgValue><ssdm name="select_ln102_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="11">
<![CDATA[
for.inc122:15 %zext_ln102 = zext i11 %select_ln102_1

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc122:16 %select_ln102_2 = select i1 %select_ln101_3, i31 %select_ln101, i31 %add_ln102

]]></Node>
<StgValue><ssdm name="select_ln102_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc122:17 %first_iter_2 = icmp_eq  i2 %select_ln102, i2 0

]]></Node>
<StgValue><ssdm name="first_iter_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
new.body.VITIS_LOOP_103_9:0 %line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_103_9:1 %line_buffer_3_load = load i11 %line_buffer_3_addr

]]></Node>
<StgValue><ssdm name="line_buffer_3_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
new.body.VITIS_LOOP_103_9:2 %line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_4_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_103_9:3 %line_buffer_4_load = load i11 %line_buffer_4_addr

]]></Node>
<StgValue><ssdm name="line_buffer_4_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
new.body.VITIS_LOOP_103_9:4 %line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_5_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_103_9:5 %line_buffer_5_load = load i11 %line_buffer_5_addr

]]></Node>
<StgValue><ssdm name="line_buffer_5_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.split:5 %line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.split:6 %line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.split:7 %line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_8_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="11">
<![CDATA[
for.inc116.split:8 %line_buffer_6_load = load i11 %line_buffer_6_addr

]]></Node>
<StgValue><ssdm name="line_buffer_6_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="11">
<![CDATA[
for.inc116.split:9 %line_buffer_7_load = load i11 %line_buffer_7_addr

]]></Node>
<StgValue><ssdm name="line_buffer_7_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="11">
<![CDATA[
for.inc116.split:10 %line_buffer_8_load = load i11 %line_buffer_8_addr

]]></Node>
<StgValue><ssdm name="line_buffer_8_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx11521.exit:3 %add_ln103 = add i2 %select_ln102, i2 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2">
<![CDATA[
arrayidx11521.exit:4 %zext_ln103_1 = zext i2 %add_ln103

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx11521.exit:5 %icmp_ln103_1 = icmp_slt  i32 %zext_ln103_1, i32 %channels_read

]]></Node>
<StgValue><ssdm name="icmp_ln103_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11521.exit:6 %br_ln103 = br i1 %icmp_ln103_1, void %last.iter.arrayidx11521.exit, void %new.latch.arrayidx11521.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.arrayidx11521.exit:0 %br_ln103 = br i1 %cmp253849, void %for.inc119, void %for.inc119.loopexit.split

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
for.inc119:0 %br_ln103 = br void %new.latch.arrayidx11521.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:8 %store_ln102 = store i31 %select_ln102_2, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:9 %store_ln103 = store i2 %add_ln103, i2 %k

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
for.inc116:3 %p_load9 = load i8 %empty

]]></Node>
<StgValue><ssdm name="p_load9"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
for.inc116:4 %p_load8 = load i8 %empty_42

]]></Node>
<StgValue><ssdm name="p_load8"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
for.inc116:5 %p_load = load i8 %empty_43

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc116:10 %br_ln101 = br i1 %icmp_ln101, void %for.inc122, void %VITIS_LOOP_119_10.lr.ph.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc122:1 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc122:2 %indvars_iv_next76 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next76"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc122:10 %select_ln101_4 = select i1 %icmp_ln102, i2 %indvars_iv_next76, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln101_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc122:18 %br_ln103 = br i1 %first_iter_2, void %for.inc116.split, void %new.body.VITIS_LOOP_103_9

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_103_9:1 %line_buffer_3_load = load i11 %line_buffer_3_addr

]]></Node>
<StgValue><ssdm name="line_buffer_3_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_103_9:3 %line_buffer_4_load = load i11 %line_buffer_4_addr

]]></Node>
<StgValue><ssdm name="line_buffer_4_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_103_9:5 %line_buffer_5_load = load i11 %line_buffer_5_addr

]]></Node>
<StgValue><ssdm name="line_buffer_5_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
new.body.VITIS_LOOP_103_9:6 %br_ln103 = br void %for.inc116.split

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc116.split:3 %cond = icmp_eq  i2 %select_ln101_4, i2 0

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc116.split:4 %empty_47 = icmp_eq  i2 %select_ln101_4, i2 1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="11">
<![CDATA[
for.inc116.split:8 %line_buffer_6_load = load i11 %line_buffer_6_addr

]]></Node>
<StgValue><ssdm name="line_buffer_6_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="11">
<![CDATA[
for.inc116.split:9 %line_buffer_7_load = load i11 %line_buffer_7_addr

]]></Node>
<StgValue><ssdm name="line_buffer_7_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="11">
<![CDATA[
for.inc116.split:10 %line_buffer_8_load = load i11 %line_buffer_8_addr

]]></Node>
<StgValue><ssdm name="line_buffer_8_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc116.split:18 %br_ln105 = br i1 %cond, void %arrayidx11521.case.1, void %arrayidx11521.case.0

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx11521.case.0:0 %switch_ln105 = switch i2 %select_ln102, void %arrayidx11521.case.2, i2 0, void %arrayidx11521.case.0140, i2 1, void %arrayidx11521.case.1141

]]></Node>
<StgValue><ssdm name="switch_ln105"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
new.latch.arrayidx11521.exit:0 %add_ln102_1 = add i64 %indvar_flatten75_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
new.latch.arrayidx11521.exit:1 %select_ln102_3 = select i1 %icmp_ln102, i64 1, i64 %add_ln102_1

]]></Node>
<StgValue><ssdm name="select_ln102_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:6 %store_ln101 = store i2 %select_ln101_4, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:7 %store_ln102 = store i64 %select_ln102_3, i64 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
VITIS_LOOP_119_10.lr.ph.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc116.split:0 %line_buffer_3_load25 = phi i8 %p_load9, void %for.inc122, i8 %line_buffer_3_load, void %new.body.VITIS_LOOP_103_9

]]></Node>
<StgValue><ssdm name="line_buffer_3_load25"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc116.split:1 %line_buffer_4_load24 = phi i8 %p_load8, void %for.inc122, i8 %line_buffer_4_load, void %new.body.VITIS_LOOP_103_9

]]></Node>
<StgValue><ssdm name="line_buffer_4_load24"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc116.split:2 %line_buffer_5_load23 = phi i8 %p_load, void %for.inc122, i8 %line_buffer_5_load, void %new.body.VITIS_LOOP_103_9

]]></Node>
<StgValue><ssdm name="line_buffer_5_load23"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.split:11 %line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_addr"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.split:12 %line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.split:13 %line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc116.split:14 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="empty_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc116.split:15 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load25, i2 1, i8 %line_buffer_4_load24, i2 2, i8 %line_buffer_5_load23, i8 0, i2 %select_ln102

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc116.split:16 %tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_6_load, i2 1, i8 %line_buffer_7_load, i2 2, i8 %line_buffer_8_load, i8 0, i2 %select_ln102

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc116.split:17 %select_ln105 = select i1 %empty_47, i8 %tmp_9, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx11521.case.1:0 %switch_ln105 = switch i2 %select_ln102, void %arrayidx11521.case.2146, i2 0, void %arrayidx11521.case.0144, i2 1, void %arrayidx11521.exit

]]></Node>
<StgValue><ssdm name="switch_ln105"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="cond" val="0"/>
<literal name="select_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11521.case.0144:0 %br_ln105 = br void %arrayidx11521.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="cond" val="0"/>
<literal name="select_ln102" val="!0"/>
<literal name="select_ln102" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11521.case.2146:0 %br_ln105 = br void %arrayidx11521.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
<literal name="select_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx11521.case.1141:0 %store_ln105 = store i8 %select_ln105, i11 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
<literal name="select_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11521.case.1141:1 %br_ln105 = br void %arrayidx11521.exit139

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
<literal name="select_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx11521.case.0140:0 %store_ln105 = store i8 %select_ln105, i11 %line_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
<literal name="select_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11521.case.0140:1 %br_ln105 = br void %arrayidx11521.exit139

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
<literal name="select_ln102" val="!0"/>
<literal name="select_ln102" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx11521.case.2:0 %store_ln105 = store i8 %select_ln105, i11 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
<literal name="select_ln102" val="!0"/>
<literal name="select_ln102" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11521.case.2:1 %br_ln105 = br void %arrayidx11521.exit139

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11521.exit139:0 %br_ln105 = br void %arrayidx11521.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
arrayidx11521.exit:0 %empty_44 = phi i8 %line_buffer_5_load23, void %arrayidx11521.exit139, i8 %select_ln105, void %arrayidx11521.case.2146, i8 %line_buffer_5_load23, void %arrayidx11521.case.0144, i8 %line_buffer_5_load23, void %arrayidx11521.case.1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
arrayidx11521.exit:1 %empty_45 = phi i8 %line_buffer_4_load24, void %arrayidx11521.exit139, i8 %line_buffer_4_load24, void %arrayidx11521.case.2146, i8 %line_buffer_4_load24, void %arrayidx11521.case.0144, i8 %select_ln105, void %arrayidx11521.case.1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
arrayidx11521.exit:2 %empty_46 = phi i8 %line_buffer_3_load25, void %arrayidx11521.exit139, i8 %line_buffer_3_load25, void %arrayidx11521.case.2146, i8 %select_ln105, void %arrayidx11521.case.0144, i8 %line_buffer_3_load25, void %arrayidx11521.case.1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
<literal name="cmp253849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc119.loopexit.split:0 %line_buffer_3_addr_1 = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_3_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
<literal name="cmp253849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc119.loopexit.split:1 %store_ln105 = store i8 %empty_46, i11 %line_buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
<literal name="cmp253849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc119.loopexit.split:2 %line_buffer_4_addr_1 = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_4_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
<literal name="cmp253849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc119.loopexit.split:3 %store_ln105 = store i8 %empty_45, i11 %line_buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
<literal name="cmp253849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc119.loopexit.split:4 %line_buffer_5_addr_1 = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="line_buffer_5_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
<literal name="cmp253849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc119.loopexit.split:5 %store_ln105 = store i8 %empty_44, i11 %line_buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
<literal name="cmp253849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
for.inc119.loopexit.split:6 %br_ln102 = br void %for.inc119

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:2 %store_ln105 = store i8 %empty_44, i8 %empty_43

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:3 %store_ln105 = store i8 %empty_45, i8 %empty_42

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:4 %store_ln105 = store i8 %empty_46, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
new.latch.arrayidx11521.exit:10 %br_ln103 = br void %for.inc116

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
