{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 13:41:07 2018 " "Info: Processing started: Wed Nov 28 13:41:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry_adder_logic -c ripple_carry_adder_logic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry_adder_logic -c ripple_carry_adder_logic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 S3 10.409 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"S3\" is 10.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns A1 1 PIN PIN_U12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "ripple_carry_adder_logic.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp3/ripple_carry_adder_logic/ripple_carry_adder_logic.bdf" { { 232 448 616 248 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.409 ns) + CELL(0.228 ns) 5.464 ns full_adder_logic:inst2\|inst2~0 2 COMB LCCOMB_X23_Y3_N20 3 " "Info: 2: + IC(4.409 ns) + CELL(0.228 ns) = 5.464 ns; Loc. = LCCOMB_X23_Y3_N20; Fanout = 3; COMB Node = 'full_adder_logic:inst2\|inst2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { A1 full_adder_logic:inst2|inst2~0 } "NODE_NAME" } } { "full_adder_logic.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp3/ripple_carry_adder_logic/full_adder_logic.bdf" { { 216 656 720 264 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.366 ns) 6.098 ns full_adder_logic:inst4\|inst1 3 COMB LCCOMB_X23_Y3_N10 1 " "Info: 3: + IC(0.268 ns) + CELL(0.366 ns) = 6.098 ns; Loc. = LCCOMB_X23_Y3_N10; Fanout = 1; COMB Node = 'full_adder_logic:inst4\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { full_adder_logic:inst2|inst2~0 full_adder_logic:inst4|inst1 } "NODE_NAME" } } { "full_adder_logic.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp3/ripple_carry_adder_logic/full_adder_logic.bdf" { { 120 520 584 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(2.036 ns) 10.409 ns S3 4 PIN PIN_D10 0 " "Info: 4: + IC(2.275 ns) + CELL(2.036 ns) = 10.409 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'S3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { full_adder_logic:inst4|inst1 S3 } "NODE_NAME" } } { "ripple_carry_adder_logic.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp3/ripple_carry_adder_logic/ripple_carry_adder_logic.bdf" { { 288 1504 1680 304 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.457 ns ( 33.21 % ) " "Info: Total cell delay = 3.457 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.952 ns ( 66.79 % ) " "Info: Total interconnect delay = 6.952 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.409 ns" { A1 full_adder_logic:inst2|inst2~0 full_adder_logic:inst4|inst1 S3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.409 ns" { A1 {} A1~combout {} full_adder_logic:inst2|inst2~0 {} full_adder_logic:inst4|inst1 {} S3 {} } { 0.000ns 0.000ns 4.409ns 0.268ns 2.275ns } { 0.000ns 0.827ns 0.228ns 0.366ns 2.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 13:41:08 2018 " "Info: Processing ended: Wed Nov 28 13:41:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
