{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641577733452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641577733452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 04:48:53 2022 " "Processing started: Sat Jan 08 04:48:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641577733452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641577733452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_w_seven_segment_disp -c counter_w_seven_segment_disp " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_w_seven_segment_disp -c counter_w_seven_segment_disp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641577733452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641577733800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641577733800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_w_seven_segment_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_w_seven_segment_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_w_seven_segment_disp " "Found entity 1: counter_w_seven_segment_disp" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641577740227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641577740227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_bcd " "Found entity 1: decimal_to_bcd" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/decimal_to_bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641577740228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641577740228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/seven_segment_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641577740231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641577740231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_w_seven_segment_disp " "Elaborating entity \"counter_w_seven_segment_disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641577740254 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decimal counter_w_seven_segment_disp.v(26) " "Verilog HDL Always Construct warning at counter_w_seven_segment_disp.v(26): variable \"decimal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641577740256 "|counter_w_seven_segment_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter_w_seven_segment_disp.v(26) " "Verilog HDL assignment warning at counter_w_seven_segment_disp.v(26): truncated value with size 32 to match size of target (16)" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641577740256 "|counter_w_seven_segment_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd counter_w_seven_segment_disp.v(31) " "Verilog HDL Always Construct warning at counter_w_seven_segment_disp.v(31): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641577740256 "|counter_w_seven_segment_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decimal counter_w_seven_segment_disp.v(42) " "Verilog HDL Always Construct warning at counter_w_seven_segment_disp.v(42): variable \"decimal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641577740256 "|counter_w_seven_segment_disp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "n_segment\[3..1\] counter_w_seven_segment_disp.v(6) " "Output port \"n_segment\[3..1\]\" at counter_w_seven_segment_disp.v(6) has no driver" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641577740256 "|counter_w_seven_segment_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:disp0 " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:disp0\"" {  } { { "counter_w_seven_segment_disp.v" "disp0" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641577740256 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_segment\[0\] GND " "Pin \"n_segment\[0\]\" is stuck at GND" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641577740775 "|counter_w_seven_segment_disp|n_segment[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_segment\[1\] GND " "Pin \"n_segment\[1\]\" is stuck at GND" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641577740775 "|counter_w_seven_segment_disp|n_segment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_segment\[2\] GND " "Pin \"n_segment\[2\]\" is stuck at GND" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641577740775 "|counter_w_seven_segment_disp|n_segment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_segment\[3\] GND " "Pin \"n_segment\[3\]\" is stuck at GND" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641577740775 "|counter_w_seven_segment_disp|n_segment[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641577740775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641577740828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641577741150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641577741150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_add " "No output dependent on input pin \"sw_add\"" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641577741185 "|counter_w_seven_segment_disp|sw_add"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_reset " "No output dependent on input pin \"sw_reset\"" {  } { { "counter_w_seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/counter_with_seven_segment_display/counter_w_seven_segment_disp.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641577741185 "|counter_w_seven_segment_disp|sw_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641577741185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641577741186 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641577741186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641577741186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641577741186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641577741205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 04:49:01 2022 " "Processing ended: Sat Jan 08 04:49:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641577741205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641577741205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641577741205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641577741205 ""}
