

================================================================
== Vivado HLS Report for 'forward_1'
================================================================
* Date:           Fri Oct 23 11:08:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kerneldl
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.342|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  234316003|  234316003|  234316003|  234316003|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |             |        Latency        | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |       4000|       4000|         2|          1|          1|    4000|    yes   |
        |- Loop 2     |  234312000|  234312000|       751|          -|          -|  312000|    no    |
        | + Loop 2.1  |        736|        736|        16|          7|          1|     104|    yes   |
        +-------------+-----------+-----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 7, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 7, D = 16, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 25 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 9 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 35 [1/1] (0.60ns)   --->   "br label %1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:349]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i12 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41)"   --->   Operation 37 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%icmp_ln349 = icmp eq i12 %i_0, -96" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:349]   --->   Operation 38 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4000, i64 4000, i64 4000)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.52ns)   --->   "%i = add i12 %i_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:349]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln349, label %.preheader.preheader.preheader, label %2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:349]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i12 %i_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351]   --->   Operation 42 'zext' 'zext_ln351' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [4000 x float]* %in_r, i64 0, i64 %zext_ln351" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351]   --->   Operation 43 'getelementptr' 'in_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.15ns)   --->   "%in_load = load float* %in_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351]   --->   Operation 44 'load' 'in_load' <Predicate = (!icmp_ln349)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 45 [1/2] (1.15ns)   --->   "%in_load = load float* %in_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351]   --->   Operation 45 'load' 'in_load' <Predicate = (!icmp_ln349)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%conv1d_actc_addr = getelementptr [4000 x float]* %conv1d_actc, i64 0, i64 %zext_ln351" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351]   --->   Operation 46 'getelementptr' 'conv1d_actc_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.15ns)   --->   "store float %in_load, float* %conv1d_actc_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351]   --->   Operation 47 'store' <Predicate = (!icmp_ln349)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:349]   --->   Operation 48 'br' <Predicate = (!icmp_ln349)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 49 [1/1] (0.60ns)   --->   "br label %.preheader.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 1.90>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i19 [ %add_ln356, %4 ], [ 0, %.preheader.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356]   --->   Operation 50 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%nk_0 = phi i9 [ %select_ln359_1, %4 ], [ 0, %.preheader.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 51 'phi' 'nk_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%j = phi i10 [ %i_11, %4 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 52 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.71ns)   --->   "%icmp_ln356 = icmp eq i19 %indvar_flatten8, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356]   --->   Operation 53 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.56ns)   --->   "%add_ln356 = add i19 %indvar_flatten8, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356]   --->   Operation 54 'add' 'add_ln356' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln356, label %5, label %.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.60ns)   --->   "%icmp_ln361 = icmp eq i10 %j, -49" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:361]   --->   Operation 56 'icmp' 'icmp_ln361' <Predicate = (!icmp_ln356)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.30ns)   --->   "%select_ln359 = select i1 %icmp_ln361, i10 0, i10 %j" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 57 'select' 'select_ln359' <Predicate = (!icmp_ln356)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.51ns)   --->   "%add_ln356_1 = add i9 %nk_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356]   --->   Operation 58 'add' 'add_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.30ns)   --->   "%select_ln359_1 = select i1 %icmp_ln361, i9 %add_ln356_1, i9 %nk_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 59 'select' 'select_ln359_1' <Predicate = (!icmp_ln356)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i9 %select_ln359_1 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 60 'zext' 'zext_ln359' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_5 : Operation 61 [3/3] (0.99ns) (grouped into DSP with root node add_ln363)   --->   "%mul_ln359 = mul i19 %zext_ln359, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 61 'mul' 'mul_ln359' <Predicate = (!icmp_ln356)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:375]   --->   Operation 62 'ret' <Predicate = (icmp_ln356)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.99>
ST_6 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node add_ln363)   --->   "%mul_ln359 = mul i19 %zext_ln359, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 63 'mul' 'mul_ln359' <Predicate = true> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 5> <Delay = 0.64>
ST_7 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln363)   --->   "%mul_ln359 = mul i19 %zext_ln359, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 64 'mul' 'mul_ln359' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i10 %select_ln359 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:361]   --->   Operation 65 'zext' 'zext_ln361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln363 = add i19 %mul_ln359, %zext_ln361" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:363]   --->   Operation 66 'add' 'add_ln363' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 6> <Delay = 1.46>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000)"   --->   Operation 67 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln359_1 = zext i9 %select_ln359_1 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 68 'zext' 'zext_ln359_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.46ns)   --->   "%mul_ln359_1 = mul i16 %zext_ln359_1, 104" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359]   --->   Operation 69 'mul' 'mul_ln359_1' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln363 = add i19 %mul_ln359, %zext_ln361" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:363]   --->   Operation 70 'add' 'add_ln363' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i19 %add_ln363 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:363]   --->   Operation 71 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [312000 x float]* %out_r, i64 0, i64 %zext_ln363" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:363]   --->   Operation 72 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.60ns)   --->   "br label %3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 7> <Delay = 1.91>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %.preheader ], [ %add_ln364, %.reset ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 74 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%t_0 = phi i3 [ 0, %.preheader ], [ %select_ln364_1, %.reset ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 75 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty_26 = phi float [ 0.000000e+00, %.preheader ], [ %tmp_1, %.reset ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 76 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 0, %.preheader ], [ %k, %.reset ]"   --->   Operation 77 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str42)"   --->   Operation 78 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.59ns)   --->   "%icmp_ln364 = icmp eq i7 %indvar_flatten, -24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 79 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.40ns)   --->   "%add_ln364 = add i7 %indvar_flatten, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 80 'add' 'add_ln364' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln364, label %4, label %.reset" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln367 = icmp eq i5 %k_0, -6" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:367]   --->   Operation 82 'icmp' 'icmp_ln367' <Predicate = (!icmp_ln364)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.27ns)   --->   "%select_ln364 = select i1 %icmp_ln367, i5 0, i5 %k_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 83 'select' 'select_ln364' <Predicate = (!icmp_ln364)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.26ns)   --->   "%add_ln364_1 = add i3 %t_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 84 'add' 'add_ln364_1' <Predicate = (!icmp_ln364)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.27ns)   --->   "%select_ln364_1 = select i1 %icmp_ln367, i3 %add_ln364_1, i3 %t_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 85 'select' 'select_ln364_1' <Predicate = (!icmp_ln364)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i3 %select_ln364_1 to i9" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 86 'zext' 'zext_ln364_1' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_9 : Operation 87 [3/3] (0.99ns) (grouped into DSP with root node add_ln369_3)   --->   "%mul_ln364 = mul i9 %zext_ln364_1, 26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 87 'mul' 'mul_ln364' <Predicate = (!icmp_ln364)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 2.22>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i3 %select_ln364_1 to i12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 88 'zext' 'zext_ln364' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_10 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln369_3)   --->   "%mul_ln364 = mul i9 %zext_ln364_1, 26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 89 'mul' 'mul_ln364' <Predicate = (!icmp_ln364)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i5 %select_ln364 to i10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 90 'zext' 'zext_ln369' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.54ns)   --->   "%add_ln369 = add i10 %zext_ln369, %select_ln359" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 91 'add' 'add_ln369' <Predicate = (!icmp_ln364)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln369, i2 0)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.52ns)   --->   "%add_ln369_1 = add i12 %zext_ln364, %shl_ln" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 93 'add' 'add_ln369_1' <Predicate = (!icmp_ln364)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i12 %add_ln369_1 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 94 'zext' 'zext_ln369_1' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [4000 x float]* %in_r, i64 0, i64 %zext_ln369_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 95 'getelementptr' 'in_addr_1' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (1.15ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 96 'load' 'in_load_1' <Predicate = (!icmp_ln364)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 11 <SV = 9> <Delay = 1.25>
ST_11 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln369_3)   --->   "%mul_ln364 = mul i9 %zext_ln364_1, 26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 97 'mul' 'mul_ln364' <Predicate = (!icmp_ln364)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 98 [1/1] (0.00ns) (grouped into DSP with root node add_ln369_3)   --->   "%zext_ln364_2 = zext i9 %mul_ln364 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 98 'zext' 'zext_ln364_2' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%k_0_cast2 = zext i5 %select_ln364 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364]   --->   Operation 99 'zext' 'k_0_cast2' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_11 : Operation 100 [1/2] (1.15ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 100 'load' 'in_load_1' <Predicate = (!icmp_ln364)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_11 : Operation 101 [1/1] (0.60ns)   --->   "%add_ln369_2 = add i16 %k_0_cast2, %mul_ln359_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 101 'add' 'add_ln369_2' <Predicate = (!icmp_ln364)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln369_3 = add i16 %zext_ln364_2, %add_ln369_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 102 'add' 'add_ln369_3' <Predicate = (!icmp_ln364)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 10> <Delay = 1.80>
ST_12 : Operation 103 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln369_3 = add i16 %zext_ln364_2, %add_ln369_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 103 'add' 'add_ln369_3' <Predicate = (!icmp_ln364)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln369_2 = zext i16 %add_ln369_3 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 104 'zext' 'zext_ln369_2' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [33280 x float]* %kernel, i64 0, i64 %zext_ln369_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 105 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_12 : Operation 106 [2/2] (1.15ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 106 'load' 'kernel_load' <Predicate = (!icmp_ln364)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 13 <SV = 11> <Delay = 1.15>
ST_13 : Operation 107 [1/2] (1.15ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 107 'load' 'kernel_load' <Predicate = (!icmp_ln364)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 14 <SV = 12> <Delay = 2.32>
ST_14 : Operation 108 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %in_load_1, %kernel_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 108 'fmul' 'tmp_s' <Predicate = (!icmp_ln364)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.32>
ST_15 : Operation 109 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %in_load_1, %kernel_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 109 'fmul' 'tmp_s' <Predicate = (!icmp_ln364)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.34ns)   --->   "%k = add i5 %select_ln364, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:367]   --->   Operation 110 'add' 'k' <Predicate = (!icmp_ln364)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 2.32>
ST_16 : Operation 111 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %in_load_1, %kernel_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 111 'fmul' 'tmp_s' <Predicate = (!icmp_ln364)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.32>
ST_17 : Operation 112 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %in_load_1, %kernel_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 112 'fmul' 'tmp_s' <Predicate = (!icmp_ln364)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.34>
ST_18 : Operation 113 [7/7] (2.34ns)   --->   "%tmp_1 = fadd float %empty_26, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 113 'fadd' 'tmp_1' <Predicate = (!icmp_ln364)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.34>
ST_19 : Operation 114 [6/7] (2.34ns)   --->   "%tmp_1 = fadd float %empty_26, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 114 'fadd' 'tmp_1' <Predicate = (!icmp_ln364)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.34>
ST_20 : Operation 115 [5/7] (2.34ns)   --->   "%tmp_1 = fadd float %empty_26, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 115 'fadd' 'tmp_1' <Predicate = (!icmp_ln364)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 2.34>
ST_21 : Operation 116 [4/7] (2.34ns)   --->   "%tmp_1 = fadd float %empty_26, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 116 'fadd' 'tmp_1' <Predicate = (!icmp_ln364)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 2.34>
ST_22 : Operation 117 [3/7] (2.34ns)   --->   "%tmp_1 = fadd float %empty_26, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 117 'fadd' 'tmp_1' <Predicate = (!icmp_ln364)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 2.34>
ST_23 : Operation 118 [2/7] (2.34ns)   --->   "%tmp_1 = fadd float %empty_26, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 118 'fadd' 'tmp_1' <Predicate = (!icmp_ln364)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 2.34>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)"   --->   Operation 119 'speclooptripcount' 'empty_27' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str42)"   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_24 : Operation 121 [1/7] (2.34ns)   --->   "%tmp_1 = fadd float %empty_26, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369]   --->   Operation 121 'fadd' 'tmp_1' <Predicate = (!icmp_ln364)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "br label %3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:367]   --->   Operation 122 'br' <Predicate = (!icmp_ln364)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.15>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln372 = zext i10 %select_ln359 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 123 'zext' 'zext_ln372' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [312000 x float]* %b, i64 0, i64 %zext_ln372" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 124 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [2/2] (1.15ns)   --->   "%b_load = load float* %b_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 125 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_25 : Operation 126 [1/1] (0.54ns)   --->   "%i_11 = add i10 %select_ln359, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:361]   --->   Operation 126 'add' 'i_11' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 1.15>
ST_26 : Operation 127 [1/2] (1.15ns)   --->   "%b_load = load float* %b_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 127 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 27 <SV = 10> <Delay = 2.34>
ST_27 : Operation 128 [7/7] (2.34ns)   --->   "%tmp = fadd float %empty_26, %b_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 128 'fadd' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 2.34>
ST_28 : Operation 129 [6/7] (2.34ns)   --->   "%tmp = fadd float %empty_26, %b_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 129 'fadd' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 2.34>
ST_29 : Operation 130 [5/7] (2.34ns)   --->   "%tmp = fadd float %empty_26, %b_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 130 'fadd' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 2.34>
ST_30 : Operation 131 [4/7] (2.34ns)   --->   "%tmp = fadd float %empty_26, %b_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 131 'fadd' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 2.34>
ST_31 : Operation 132 [3/7] (2.34ns)   --->   "%tmp = fadd float %empty_26, %b_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 132 'fadd' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 2.34>
ST_32 : Operation 133 [2/7] (2.34ns)   --->   "%tmp = fadd float %empty_26, %b_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 133 'fadd' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 2.34>
ST_33 : Operation 134 [1/7] (2.34ns)   --->   "%tmp = fadd float %empty_26, %b_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 134 'fadd' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 1.15>
ST_34 : Operation 135 [1/1] (1.15ns)   --->   "store float %tmp, float* %out_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372]   --->   Operation 135 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_34 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:361]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:349) [8]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:349) [8]  (0 ns)
	'getelementptr' operation ('in_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351) [16]  (0 ns)
	'load' operation ('in_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351) on array 'in_r' [17]  (1.16 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('in_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351) on array 'in_r' [17]  (1.16 ns)
	'store' operation ('store_ln351', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351) of variable 'in_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:351 on array 'conv1d_actc' [19]  (1.16 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356) with incoming values : ('add_ln356', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:356) [24]  (0.603 ns)

 <State 5>: 1.9ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:361) [26]  (0 ns)
	'icmp' operation ('icmp_ln361', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:361) [32]  (0.605 ns)
	'select' operation ('select_ln359_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359) [35]  (0.303 ns)
	'mul' operation of DSP[41] ('mul_ln359', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359) [37]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln359', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359) [37]  (0.996 ns)

 <State 7>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln359', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359) [37]  (0 ns)
	'add' operation of DSP[41] ('add_ln363', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:363) [41]  (0.645 ns)

 <State 8>: 1.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln359_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:359) [39]  (1.46 ns)

 <State 9>: 1.91ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:367) [49]  (0 ns)
	'icmp' operation ('icmp_ln367', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:367) [56]  (0.637 ns)
	'select' operation ('select_ln364_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364) [59]  (0.278 ns)
	'mul' operation of DSP[74] ('mul_ln364', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:364) [62]  (0.996 ns)

 <State 10>: 2.23ns
The critical path consists of the following:
	'add' operation ('add_ln369', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [67]  (0.543 ns)
	'add' operation ('add_ln369_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [69]  (0.526 ns)
	'getelementptr' operation ('in_addr_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [71]  (0 ns)
	'load' operation ('in_load_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) on array 'in_r' [72]  (1.16 ns)

 <State 11>: 1.25ns
The critical path consists of the following:
	'add' operation ('add_ln369_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [73]  (0.608 ns)
	'add' operation of DSP[74] ('add_ln369_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [74]  (0.645 ns)

 <State 12>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[74] ('add_ln369_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [74]  (0.645 ns)
	'getelementptr' operation ('kernel_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [76]  (0 ns)
	'load' operation ('kernel_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) on array 'kernel' [77]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'load' operation ('kernel_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) on array 'kernel' [77]  (1.16 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [78]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [78]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [78]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [78]  (2.32 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [79]  (2.34 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [79]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [79]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [79]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [79]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [79]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:369) [79]  (2.34 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('b_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [84]  (0 ns)
	'load' operation ('b_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) on array 'b' [85]  (1.16 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'load' operation ('b_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) on array 'b' [85]  (1.16 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [86]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [86]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [86]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [86]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [86]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [86]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) [86]  (2.34 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln372', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372) of variable 'tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:372 on array 'out_r' [87]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
