<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4047" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4047{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4047{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4047{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4047{left:96px;bottom:1088px;}
#t5_4047{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_4047{left:122px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_4047{left:122px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_4047{left:122px;bottom:1037px;letter-spacing:-0.23px;word-spacing:-0.34px;}
#t9_4047{left:96px;bottom:1013px;}
#ta_4047{left:122px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_4047{left:122px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tc_4047{left:122px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_4047{left:96px;bottom:955px;}
#te_4047{left:122px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tf_4047{left:122px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_4047{left:122px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#th_4047{left:70px;bottom:895px;}
#ti_4047{left:96px;bottom:898px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tj_4047{left:70px;bottom:872px;}
#tk_4047{left:96px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tl_4047{left:96px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_4047{left:96px;bottom:834px;}
#tn_4047{left:122px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#to_4047{left:96px;bottom:810px;}
#tp_4047{left:122px;bottom:810px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tq_4047{left:122px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_4047{left:122px;bottom:776px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ts_4047{left:578px;bottom:783px;}
#tt_4047{left:589px;bottom:776px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tu_4047{left:122px;bottom:759px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#tv_4047{left:122px;bottom:742px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tw_4047{left:96px;bottom:718px;}
#tx_4047{left:122px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_4047{left:122px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_4047{left:96px;bottom:677px;}
#t10_4047{left:122px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_4047{left:122px;bottom:660px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t12_4047{left:122px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t13_4047{left:96px;bottom:619px;}
#t14_4047{left:122px;bottom:619px;letter-spacing:-0.12px;word-spacing:-1.17px;}
#t15_4047{left:188px;bottom:619px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t16_4047{left:770px;bottom:619px;letter-spacing:-0.12px;word-spacing:-1.2px;}
#t17_4047{left:122px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_4047{left:643px;bottom:609px;}
#t19_4047{left:96px;bottom:577px;}
#t1a_4047{left:122px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1b_4047{left:122px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_4047{left:122px;bottom:544px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1d_4047{left:122px;bottom:517px;}
#t1e_4047{left:148px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1f_4047{left:148px;bottom:503px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1g_4047{left:122px;bottom:476px;}
#t1h_4047{left:148px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1i_4047{left:148px;bottom:461px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#t1j_4047{left:148px;bottom:444px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1k_4047{left:96px;bottom:420px;}
#t1l_4047{left:122px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t1m_4047{left:70px;bottom:394px;}
#t1n_4047{left:96px;bottom:397px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#t1o_4047{left:96px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1p_4047{left:70px;bottom:322px;letter-spacing:0.13px;}
#t1q_4047{left:152px;bottom:322px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1r_4047{left:70px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1s_4047{left:70px;bottom:204px;letter-spacing:-0.12px;}
#t1t_4047{left:92px;bottom:204px;letter-spacing:-0.11px;}
#t1u_4047{left:92px;bottom:188px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1v_4047{left:70px;bottom:166px;letter-spacing:-0.13px;}
#t1w_4047{left:92px;bottom:166px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1x_4047{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_4047{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#t1z_4047{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_4047{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4047{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4047{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4047{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4047{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4047{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4047{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4047{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4047" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4047Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4047" style="-webkit-user-select: none;"><object width="935" height="1210" data="4047/4047.svg" type="image/svg+xml" id="pdf4047" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4047" class="t s1_4047">Vol. 3C </span><span id="t2_4047" class="t s1_4047">28-25 </span>
<span id="t3_4047" class="t s2_4047">VM EXITS </span>
<span id="t4_4047" class="t s3_4047">— </span><span id="t5_4047" class="t s3_4047">Suppose that the VM exit is due to a task switch that was caused by a task gate in the IDT that was </span>
<span id="t6_4047" class="t s3_4047">encountered for any reason except the direct access by a software interrupt or software exception. The </span>
<span id="t7_4047" class="t s3_4047">value saved is that which would have been saved in the old task-state segment had the task switch </span>
<span id="t8_4047" class="t s3_4047">completed normally. </span>
<span id="t9_4047" class="t s3_4047">— </span><span id="ta_4047" class="t s3_4047">If the VM exit is due to an execution of MOV to CR8 or WRMSR that reduced the value of bits 7:4 of VTPR </span>
<span id="tb_4047" class="t s3_4047">(see Section 30.1.1) below that of TPR threshold VM-execution control field (see Section 30.1.2), the value </span>
<span id="tc_4047" class="t s3_4047">saved references the instruction following the MOV to CR8 or WRMSR. </span>
<span id="td_4047" class="t s3_4047">— </span><span id="te_4047" class="t s3_4047">If the VM exit was caused by APIC-write emulation (see Section 30.4.3.2) that results from an APIC access </span>
<span id="tf_4047" class="t s3_4047">as part of instruction execution, the value saved references the instruction following the one whose </span>
<span id="tg_4047" class="t s3_4047">execution caused the APIC-write emulation. </span>
<span id="th_4047" class="t s4_4047">• </span><span id="ti_4047" class="t s3_4047">The contents of the RSP register are saved into the RSP field. </span>
<span id="tj_4047" class="t s4_4047">• </span><span id="tk_4047" class="t s3_4047">With the exception of the resume flag (RF; bit 16), the contents of the RFLAGS register is saved into the </span>
<span id="tl_4047" class="t s3_4047">RFLAGS field. RFLAGS.RF is saved as follows: </span>
<span id="tm_4047" class="t s3_4047">— </span><span id="tn_4047" class="t s3_4047">If the VM exit occurred in enclave mode, the value saved is 0 (the remaining items do not apply). </span>
<span id="to_4047" class="t s3_4047">— </span><span id="tp_4047" class="t s3_4047">If the VM exit is caused directly by an event that would normally be delivered through the IDT, the value </span>
<span id="tq_4047" class="t s3_4047">saved is that which would appear in the saved RFLAGS image (either that which would be saved on the </span>
<span id="tr_4047" class="t s3_4047">stack had the event been delivered through a trap or interrupt gate </span>
<span id="ts_4047" class="t s5_4047">1 </span>
<span id="tt_4047" class="t s3_4047">or into the old task-state segment had </span>
<span id="tu_4047" class="t s3_4047">the event been delivered through a task gate) had the event been delivered through the IDT. See below for </span>
<span id="tv_4047" class="t s3_4047">VM exits due to task switches caused by task gates in the IDT. </span>
<span id="tw_4047" class="t s3_4047">— </span><span id="tx_4047" class="t s3_4047">If the VM exit is caused by a triple fault, the value saved is that which the logical processor would have in </span>
<span id="ty_4047" class="t s3_4047">RF in the RFLAGS register had the triple fault taken the logical processor to the shutdown state. </span>
<span id="tz_4047" class="t s3_4047">— </span><span id="t10_4047" class="t s3_4047">If the VM exit is caused by a task switch (including one caused by a task gate in the IDT), the value saved </span>
<span id="t11_4047" class="t s3_4047">is that which would have been saved in the RFLAGS image in the old task-state segment (TSS) had the task </span>
<span id="t12_4047" class="t s3_4047">switch completed normally without exception. </span>
<span id="t13_4047" class="t s3_4047">— </span><span id="t14_4047" class="t s3_4047">If the VM </span><span id="t15_4047" class="t s3_4047">exit is caused by an attempt to execute an instruction that unconditionally causes VM </span><span id="t16_4047" class="t s3_4047">exits or one </span>
<span id="t17_4047" class="t s3_4047">that was configured to do with a VM-execution control, the value saved is 0. </span>
<span id="t18_4047" class="t s5_4047">2 </span>
<span id="t19_4047" class="t s3_4047">— </span><span id="t1a_4047" class="t s3_4047">For APIC-access VM exits and for VM exits caused by EPT violations, EPT misconfigurations, page-modifi- </span>
<span id="t1b_4047" class="t s3_4047">cation log-full events, or SPP-related events, the value saved depends on whether the VM exit occurred </span>
<span id="t1c_4047" class="t s3_4047">during delivery of an event through the IDT: </span>
<span id="t1d_4047" class="t s6_4047">• </span><span id="t1e_4047" class="t s3_4047">If the VM exit stored 0 for bit 31 for IDT-vectoring information field (because the VM exit did not occur </span>
<span id="t1f_4047" class="t s3_4047">during delivery of an event through the IDT; see Section 28.2.4), the value saved is 1. </span>
<span id="t1g_4047" class="t s6_4047">• </span><span id="t1h_4047" class="t s3_4047">If the VM exit stored 1 for bit 31 for IDT-vectoring information field (because the VM exit did occur </span>
<span id="t1i_4047" class="t s3_4047">during delivery of an event through the IDT), the value saved is the value that would have appeared in </span>
<span id="t1j_4047" class="t s3_4047">the saved RFLAGS image had the event been delivered through the IDT (see above). </span>
<span id="t1k_4047" class="t s3_4047">— </span><span id="t1l_4047" class="t s3_4047">For all other VM exits, the value saved is the value RFLAGS.RF had before the VM exit occurred. </span>
<span id="t1m_4047" class="t s4_4047">• </span><span id="t1n_4047" class="t s3_4047">If the processor supports the 1-setting of the “load CET” VM-entry control, the contents of the SSP register are </span>
<span id="t1o_4047" class="t s3_4047">saved into the SSP field. </span>
<span id="t1p_4047" class="t s7_4047">28.3.4 </span><span id="t1q_4047" class="t s7_4047">Saving Non-Register State </span>
<span id="t1r_4047" class="t s3_4047">Information corresponding to guest non-register state is saved as follows: </span>
<span id="t1s_4047" class="t s8_4047">1. </span><span id="t1t_4047" class="t s8_4047">The reference here is to the full value of RFLAGS before any truncation that would occur had the stack width been only 32 bits or </span>
<span id="t1u_4047" class="t s8_4047">16 bits. </span>
<span id="t1v_4047" class="t s8_4047">2. </span><span id="t1w_4047" class="t s8_4047">This is true even if RFLAGS.RF was 1 before the instruction was executed. If, in response to such a VM exit, a VM monitor re-enters </span>
<span id="t1x_4047" class="t s8_4047">the guest to re-execute the instruction that caused the VM exit (for example, after clearing the VM-execution control that caused </span>
<span id="t1y_4047" class="t s8_4047">the VM exit), the instruction may encounter a code breakpoint that has already been processed. A VM monitor can avoid this by set- </span>
<span id="t1z_4047" class="t s8_4047">ting the guest value of RFLAGS.RF to 1 before resuming guest software. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
