#[doc = "Register `DEVICR` writer"]
pub struct W(crate::W<DEVICR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DEVICR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DEVICR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DEVICR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SUSPC` writer - Suspend Interrupt Clear"]
pub type SUSPC_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVICR_SPEC, bool, O>;
#[doc = "Field `MSOFC` writer - Micro Start of Frame Interrupt Clear"]
pub type MSOFC_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVICR_SPEC, bool, O>;
#[doc = "Field `SOFC` writer - Start of Frame Interrupt Clear"]
pub type SOFC_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVICR_SPEC, bool, O>;
#[doc = "Field `EORSTC` writer - End of Reset Interrupt Clear"]
pub type EORSTC_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVICR_SPEC, bool, O>;
#[doc = "Field `WAKEUPC` writer - Wake-Up Interrupt Clear"]
pub type WAKEUPC_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVICR_SPEC, bool, O>;
#[doc = "Field `EORSMC` writer - End of Resume Interrupt Clear"]
pub type EORSMC_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVICR_SPEC, bool, O>;
#[doc = "Field `UPRSMC` writer - Upstream Resume Interrupt Clear"]
pub type UPRSMC_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVICR_SPEC, bool, O>;
impl W {
    #[doc = "Bit 0 - Suspend Interrupt Clear"]
    #[inline(always)]
    pub fn suspc(&mut self) -> SUSPC_W<0> {
        SUSPC_W::new(self)
    }
    #[doc = "Bit 1 - Micro Start of Frame Interrupt Clear"]
    #[inline(always)]
    pub fn msofc(&mut self) -> MSOFC_W<1> {
        MSOFC_W::new(self)
    }
    #[doc = "Bit 2 - Start of Frame Interrupt Clear"]
    #[inline(always)]
    pub fn sofc(&mut self) -> SOFC_W<2> {
        SOFC_W::new(self)
    }
    #[doc = "Bit 3 - End of Reset Interrupt Clear"]
    #[inline(always)]
    pub fn eorstc(&mut self) -> EORSTC_W<3> {
        EORSTC_W::new(self)
    }
    #[doc = "Bit 4 - Wake-Up Interrupt Clear"]
    #[inline(always)]
    pub fn wakeupc(&mut self) -> WAKEUPC_W<4> {
        WAKEUPC_W::new(self)
    }
    #[doc = "Bit 5 - End of Resume Interrupt Clear"]
    #[inline(always)]
    pub fn eorsmc(&mut self) -> EORSMC_W<5> {
        EORSMC_W::new(self)
    }
    #[doc = "Bit 6 - Upstream Resume Interrupt Clear"]
    #[inline(always)]
    pub fn uprsmc(&mut self) -> UPRSMC_W<6> {
        UPRSMC_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Device Global Interrupt Clear Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [devicr](index.html) module"]
pub struct DEVICR_SPEC;
impl crate::RegisterSpec for DEVICR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [devicr::W](W) writer structure"]
impl crate::Writable for DEVICR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DEVICR to value 0"]
impl crate::Resettable for DEVICR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
