// Seed: 1969385504
module module_0 (
    output uwire id_0,
    input wand id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    output wand id_6,
    output wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    output wire id_13,
    output wand id_14
    , id_17,
    output wire id_15
);
  assign id_9 = 1;
  wire id_18;
  tri0 id_19 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1
);
  logic [7:0] id_3;
  assign id_3[(1)] = -1;
  tri0 id_4;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
  logic id_5;
  ;
  wire id_6, id_7;
  assign id_4 = 1;
endmodule
