Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\amaan_r7vd8kf\OneDrive - Fresno State\178 Embedded Sys\project\quartus files 3\projectSystemQsys.qsys" --block-symbol-file --output-directory="C:\Users\amaan_r7vd8kf\OneDrive - Fresno State\178 Embedded Sys\project\quartus files 3\projectSystemQsys" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading quartus files 3/projectSystemQsys.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 16.1]
Progress: Parameterizing module Audio
Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 16.1]
Progress: Parameterizing module Audio_PLL
Progress: Adding Sys_Clk [clock_source 16.1]
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 16.1]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding Expansion_JP5 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Green_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module Green_LEDs
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 16.1]
Progress: Parameterizing module SRAM
Progress: Adding Slider_Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding seven_seg_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_0
Progress: Adding seven_seg_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_1
Progress: Adding seven_seg_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_2
Progress: Adding seven_seg_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_3
Progress: Adding seven_seg_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_4
Progress: Adding seven_seg_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_5
Progress: Adding seven_seg_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_6
Progress: Adding seven_seg_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_7
Progress: Adding sysId_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysId_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: projectSystemQsys.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: projectSystemQsys.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: projectSystemQsys.System_PLL: Refclk Freq: 50.0
Info: projectSystemQsys.sysId_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: projectSystemQsys.sysId_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\amaan_r7vd8kf\OneDrive - Fresno State\178 Embedded Sys\project\quartus files 3\projectSystemQsys.qsys" --synthesis=VERILOG --output-directory="C:\Users\amaan_r7vd8kf\OneDrive - Fresno State\178 Embedded Sys\project\quartus files 3\projectSystemQsys\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading quartus files 3/projectSystemQsys.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 16.1]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding Expansion_JP5 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Green_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module Green_LEDs
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 16.1]
Progress: Parameterizing module SRAM
Progress: Adding Slider_Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding seven_seg_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_0
Progress: Adding seven_seg_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_1
Progress: Adding seven_seg_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_2
Progress: Adding seven_seg_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_3
Progress: Adding seven_seg_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_4
Progress: Adding seven_seg_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_5
Progress: Adding seven_seg_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_6
Progress: Adding seven_seg_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module seven_seg_7
Progress: Adding sysId_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysId_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: projectSystemQsys.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: projectSystemQsys.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: projectSystemQsys.System_PLL: Refclk Freq: 50.0
Info: projectSystemQsys.sysId_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: projectSystemQsys.sysId_0: Time stamp will be automatically updated when this component is generated.
Info: projectSystemQsys: Generating projectSystemQsys "projectSystemQsys" for QUARTUS_SYNTH
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "projectSystemQsys" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio_Subsystem: "projectSystemQsys" instantiated Audio_Subsystem "Audio_Subsystem"
Info: Char_LCD_16x2: Starting Generation of Character LCD
Info: Char_LCD_16x2: "projectSystemQsys" instantiated altera_up_avalon_character_lcd "Char_LCD_16x2"
Info: Expansion_JP5: Starting RTL generation for module 'projectSystemQsys_Expansion_JP5'
Info: Expansion_JP5:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Expansion_JP5 --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0062_Expansion_JP5_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0062_Expansion_JP5_gen//projectSystemQsys_Expansion_JP5_component_configuration.pl  --do_build_sim=0  ]
Info: Expansion_JP5: Done RTL generation for module 'projectSystemQsys_Expansion_JP5'
Info: Expansion_JP5: "projectSystemQsys" instantiated altera_avalon_pio "Expansion_JP5"
Info: Green_LEDs: Starting RTL generation for module 'projectSystemQsys_Green_LEDs'
Info: Green_LEDs:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Green_LEDs --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0063_Green_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0063_Green_LEDs_gen//projectSystemQsys_Green_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: Green_LEDs: Done RTL generation for module 'projectSystemQsys_Green_LEDs'
Info: Green_LEDs: "projectSystemQsys" instantiated altera_avalon_pio "Green_LEDs"
Info: Interval_Timer: Starting RTL generation for module 'projectSystemQsys_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=projectSystemQsys_Interval_Timer --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0064_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0064_Interval_Timer_gen//projectSystemQsys_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'projectSystemQsys_Interval_Timer'
Info: Interval_Timer: "projectSystemQsys" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_UART: Starting RTL generation for module 'projectSystemQsys_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=projectSystemQsys_JTAG_UART --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0065_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0065_JTAG_UART_gen//projectSystemQsys_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'projectSystemQsys_JTAG_UART'
Info: JTAG_UART: "projectSystemQsys" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: JTAG_to_FPGA_Bridge: "projectSystemQsys" instantiated altera_jtag_avalon_master "JTAG_to_FPGA_Bridge"
Info: Nios2: "projectSystemQsys" instantiated altera_nios2_gen2 "Nios2"
Info: Pushbuttons: Starting RTL generation for module 'projectSystemQsys_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Pushbuttons --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0066_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0066_Pushbuttons_gen//projectSystemQsys_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: Pushbuttons: Done RTL generation for module 'projectSystemQsys_Pushbuttons'
Info: Pushbuttons: "projectSystemQsys" instantiated altera_avalon_pio "Pushbuttons"
Info: Red_LEDs: Starting RTL generation for module 'projectSystemQsys_Red_LEDs'
Info: Red_LEDs:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Red_LEDs --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0067_Red_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0067_Red_LEDs_gen//projectSystemQsys_Red_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: Red_LEDs: Done RTL generation for module 'projectSystemQsys_Red_LEDs'
Info: Red_LEDs: "projectSystemQsys" instantiated altera_avalon_pio "Red_LEDs"
Info: SDRAM: Starting RTL generation for module 'projectSystemQsys_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=projectSystemQsys_SDRAM --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0068_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0068_SDRAM_gen//projectSystemQsys_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'projectSystemQsys_SDRAM'
Info: SDRAM: "projectSystemQsys" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SD_Card: "projectSystemQsys" instantiated Altera_UP_SD_Card_Avalon_Interface "SD_Card"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "projectSystemQsys" instantiated altera_up_avalon_sram "SRAM"
Info: Slider_Switches: Starting RTL generation for module 'projectSystemQsys_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Slider_Switches --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0070_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0070_Slider_Switches_gen//projectSystemQsys_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'projectSystemQsys_Slider_Switches'
Info: Slider_Switches: "projectSystemQsys" instantiated altera_avalon_pio "Slider_Switches"
Info: System_PLL: "projectSystemQsys" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: seven_seg_0: Starting RTL generation for module 'projectSystemQsys_seven_seg_0'
Info: seven_seg_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_seven_seg_0 --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0071_seven_seg_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0071_seven_seg_0_gen//projectSystemQsys_seven_seg_0_component_configuration.pl  --do_build_sim=0  ]
Info: seven_seg_0: Done RTL generation for module 'projectSystemQsys_seven_seg_0'
Info: seven_seg_0: "projectSystemQsys" instantiated altera_avalon_pio "seven_seg_0"
Info: sysId_0: "projectSystemQsys" instantiated altera_avalon_sysid_qsys "sysId_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "projectSystemQsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "projectSystemQsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "projectSystemQsys" instantiated altera_reset_controller "rst_controller"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Info: Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_to_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_to_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'projectSystemQsys_Nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=projectSystemQsys_Nios2_cpu --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0084_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9687_6250813972887880718.dir/0084_cpu_gen//projectSystemQsys_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.11.25 16:24:13 (*) Starting Nios II generation
Info: cpu: # 2023.11.25 16:24:13 (*)   Checking for plaintext license.
Info: cpu: # 2023.11.25 16:24:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2023.11.25 16:24:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.11.25 16:24:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.11.25 16:24:13 (*)   Plaintext license not found.
Info: cpu: # 2023.11.25 16:24:13 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.11.25 16:24:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2023.11.25 16:24:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.11.25 16:24:14 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.11.25 16:24:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2023.11.25 16:24:14 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.11.25 16:24:14 (*)   Creating all objects for CPU
Info: cpu: # 2023.11.25 16:24:14 (*)     Testbench
Info: cpu: # 2023.11.25 16:24:14 (*)     Instruction decoding
Info: cpu: # 2023.11.25 16:24:14 (*)       Instruction fields
Info: cpu: # 2023.11.25 16:24:14 (*)       Instruction decodes
Info: cpu: # 2023.11.25 16:24:14 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.11.25 16:24:14 (*)       Instruction controls
Info: cpu: # 2023.11.25 16:24:14 (*)     Pipeline frontend
Info: cpu: # 2023.11.25 16:24:14 (*)     Pipeline backend
Info: cpu: # 2023.11.25 16:24:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.11.25 16:24:17 (*)   Creating encrypted RTL
Info: cpu: # 2023.11.25 16:24:18 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'projectSystemQsys_Nios2_cpu'
Info: cpu: "Nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "System_PLL" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios2_data_master_translator"
Info: Audio_Subsystem_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Audio_Subsystem_audio_slave_translator"
Info: Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios2_data_master_agent"
Info: Audio_Subsystem_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Audio_Subsystem_audio_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: JTAG_to_FPGA_Bridge_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "JTAG_to_FPGA_Bridge_master_limiter"
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Char_LCD_16x2_avalon_lcd_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Char_LCD_16x2_avalon_lcd_slave_burst_adapter"
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Char_LCD_16x2_avalon_lcd_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Char_LCD_16x2_avalon_lcd_slave_rsp_width_adapter"
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/amaan_r7vd8kf/OneDrive - Fresno State/178 Embedded Sys/project/quartus files 3/projectSystemQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: projectSystemQsys: Done "projectSystemQsys" with 66 modules, 130 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
