
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.230389                       # Number of seconds simulated
sim_ticks                                6230388776000                       # Number of ticks simulated
final_tick                               6230388776000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 531730                       # Simulator instruction rate (inst/s)
host_op_rate                                   851738                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3555817840                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671824                       # Number of bytes of host memory used
host_seconds                                  1752.17                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1102080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1124544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890134464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890134464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13908351                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13908351                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             176888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                180493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       142869811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142869811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       142869811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            176888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143050304                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684115                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342498                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455658                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12460777552                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12460777552                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024162     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.850536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026613                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127034                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.397134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.850536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180260                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577449                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714932                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292381                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292381                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292381                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106666                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627566                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734232                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734232                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734232                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734232                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86202395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86202395000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4314340680000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4314340680000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4400543075000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4400543075000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4400543075000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4400543075000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27747.557993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27747.557993                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77557.603006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77557.603006                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74922.969538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74922.969538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74922.969538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74922.969538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6879                       # number of writebacks
system.cpu.dcache.writebacks::total              6879                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106666                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627566                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734232                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83095729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83095729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4258713114000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4258713114000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4341808843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4341808843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4341808843000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4341808843000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26747.557993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26747.557993                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76557.603006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76557.603006                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73922.969538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73922.969538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73922.969538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73922.969538                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126522                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.919230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4129503.299145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.919230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911667                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455307                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     98016000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98016000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     98016000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98016000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     98016000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98016000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 279247.863248                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 279247.863248                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 279247.863248                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 279247.863248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 279247.863248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 279247.863248                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     97665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     97665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     97665000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97665000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 278247.863248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 278247.863248                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 278247.863248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 278247.863248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 278247.863248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 278247.863248                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.862963                       # Cycle average of tags in use
system.l2.tags.total_refs                   117483321                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710554                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.681445                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.815978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.046971                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998957                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941577138                       # Number of tag accesses
system.l2.tags.data_accesses                941577138                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         6879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6879                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55622178                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55622178                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809278                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809278                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1684                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413465                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1415149                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1415149                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1415149                       # number of overall hits
system.l2.overall_hits::total                 1415149                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797920                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797920                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18684                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693201                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711885                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712236                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data            1711885                       # number of overall misses
system.l2.overall_misses::total               1712236                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3872390594000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3872390594000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10686040000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10686040000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     97127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97127000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63594347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63594347000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      97127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   74280387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      74377514000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     97127000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  74280387000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     74377514000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         6879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55622178                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55622178                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607198                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127034                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127385                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127034                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127385                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917321                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547498                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547498                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 139305.048507                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 139305.048507                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 571935.345750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 571935.345750                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 276715.099715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 276715.099715                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37558.651926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37558.651926                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 276715.099715                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 43390.991217                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43438.821518                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 276715.099715                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 43390.991217                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43438.821518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                19154                       # number of writebacks
system.l2.writebacks::total                     19154                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797920                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797920                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18684                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693201                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712236                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712236                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3594411394000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3594411394000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10499200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10499200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     93617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46662337000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46662337000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     93617000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  57161537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57255154000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     93617000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  57161537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57255154000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547498                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 129305.048507                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 129305.048507                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 561935.345750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 561935.345750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 266715.099715                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 266715.099715                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27558.651926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27558.651926                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 266715.099715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 33390.991217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33438.821518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 266715.099715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 33390.991217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33438.821518                       # average overall mshr miss latency
system.l2.replacements                        1708506                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14164.860423                       # Cycle average of tags in use
system.l3.tags.total_refs                    59030630                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17574                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3358.975191                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.208118                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        147.862412                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14016.789893                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000013                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.009025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855517                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864554                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16299                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236140102                       # Number of tag accesses
system.l3.tags.data_accesses                236140102                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        19154                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            19154                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27812250                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27812250                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905476                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905476                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1692973                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1692973                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1692973                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1692973                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1692973                       # number of overall hits
system.l3.overall_hits::total                 1692973                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894136                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894136                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          228                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             579                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17220                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17571                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                351                       # number of overall misses
system.l3.overall_misses::cpu.data              17220                       # number of overall misses
system.l3.overall_misses::total                 17571                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 3059419441500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 3059419441500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10068114000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10068114000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     89756000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    103071500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    192827500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      89756000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   10171185500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      10260941500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     89756000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  10171185500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     10260941500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        19154                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        19154                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27812250                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27812250                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799612                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799612                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693201                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693552                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710193                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710544                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710193                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710544                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000135                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000342                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010069                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010272                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010069                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010272                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 220195.011874                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 220195.011874                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 592520.833333                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 592520.833333                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 255715.099715                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 452067.982456                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 333035.405872                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 255715.099715                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 590661.178862                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 583970.263502                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 255715.099715                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 590661.178862                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 583970.263502                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  865                       # number of writebacks
system.l3.writebacks::total                       865                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894136                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894136                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          228                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          579                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17220                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17571                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17220                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17571                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2837113306000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2837113306000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9796242000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9796242000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     84140000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     99423500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    183563500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     84140000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9895665500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9979805500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     84140000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9895665500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9979805500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000135                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010069                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010272                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010069                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010272                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 204195.014789                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 204195.014789                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 576520.833333                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 576520.833333                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 239715.099715                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 436067.982456                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 317035.405872                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 239715.099715                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 574661.178862                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 567970.263502                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 239715.099715                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 574661.178862                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 567970.263502                       # average overall mshr miss latency
system.l3.replacements                           1190                       # number of replacements
system.membus.snoop_filter.tot_requests      13912614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13895043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          865                       # Transaction distribution
system.membus.trans_dist::WriteClean         13907486                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894136                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           579                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27837671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27837671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27837671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891259008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891259008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891259008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911707                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95057103500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89379500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61861145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41720309                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41720309                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97341914                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4809279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607198                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20368                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20368                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106666                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176217164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176217906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760389824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760414848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43428537                       # Total snoops (count)
system.tol2bus.snoopTraffic                2671289664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102163120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491532                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60442811     59.16%     59.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41720309     40.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102163120                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114370758500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32494150000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31218382                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29507838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       13907781                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     13907781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6230388776000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693552                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        20019                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41719736                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1689397                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799612                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799612                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693552                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88540788                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890684672                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13908676                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890134464                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43418832                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.320317                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.466598                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               29511051     67.97%     67.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13907781     32.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43418832                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57346720000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16465622000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
