// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="adder_top,hls_ip_2015_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.860000,HLS_SYN_LAT=11117,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=587,HLS_SYN_LUT=1583}" *)

module adder_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_dout,
        a_empty_n,
        a_read,
        b_dout,
        b_empty_n,
        b_read,
        c_din,
        c_full_n,
        c_write,
        n
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_st5_fsm_4 = 9'b10000;
parameter    ap_ST_st6_fsm_5 = 9'b100000;
parameter    ap_ST_pp0_stg0_fsm_6 = 9'b1000000;
parameter    ap_ST_pp1_stg0_fsm_7 = 9'b10000000;
parameter    ap_ST_st24_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv10_3E8 = 10'b1111101000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv21_667 = 21'b11001100111;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv10_6 = 10'b110;
parameter    ap_const_lv10_7 = 10'b111;
parameter    ap_const_lv10_8 = 10'b1000;
parameter    ap_const_lv10_9 = 10'b1001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] a_dout;
input   a_empty_n;
output   a_read;
input  [31:0] b_dout;
input   b_empty_n;
output   b_read;
output  [31:0] c_din;
input   c_full_n;
output   c_write;
input  [31:0] n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_read;
reg b_read;
reg c_write;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [6:0] indvars_iv2_reg_920;
reg   [9:0] i_1_reg_931;
reg   [9:0] i_2_reg_942;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_7;
reg    ap_sig_bdd_57;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg    ap_reg_ppiten_pp1_it7 = 1'b0;
reg    ap_reg_ppiten_pp1_it8 = 1'b0;
reg    ap_reg_ppiten_pp1_it9 = 1'b0;
reg    ap_reg_ppiten_pp1_it10 = 1'b0;
reg    ap_reg_ppiten_pp1_it11 = 1'b0;
reg    ap_reg_ppiten_pp1_it12 = 1'b0;
reg    ap_reg_ppiten_pp1_it13 = 1'b0;
reg   [0:0] tmp_7_reg_1684;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it13;
reg    ap_sig_bdd_94;
reg    ap_reg_ppiten_pp1_it14 = 1'b0;
reg   [20:0] phi_mul1_reg_954;
wire   [0:0] exitcond2_fu_970_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_125;
wire   [9:0] i_3_fu_976_p2;
reg   [9:0] i_3_reg_1424;
wire   [0:0] tmp_fu_982_p2;
wire   [20:0] next_mul_fu_987_p2;
reg   [20:0] next_mul_reg_1433;
reg   [6:0] tmp_6_reg_1438;
wire   [4:0] tmp_1_fu_1009_p1;
reg   [4:0] tmp_1_reg_1443;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_148;
wire    grp_fu_993_ap_done;
wire   [63:0] newIndex3_fu_1013_p1;
reg   [63:0] newIndex3_reg_1447;
wire   [0:0] exitcond1_fu_1026_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_6;
reg    ap_sig_bdd_165;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [6:0] indvars_iv_next9_fu_1032_p2;
wire   [0:0] tmp_s_fu_1042_p2;
reg   [0:0] tmp_s_reg_1480;
wire   [63:0] newIndex5_fu_1047_p1;
reg   [63:0] newIndex5_reg_1484;
wire   [0:0] tmp_3_1_fu_1063_p2;
reg   [0:0] tmp_3_1_reg_1499;
wire   [63:0] newIndex9_fu_1068_p1;
reg   [63:0] newIndex9_reg_1503;
wire   [0:0] tmp_3_2_fu_1084_p2;
reg   [0:0] tmp_3_2_reg_1518;
wire   [63:0] newIndex_fu_1089_p1;
reg   [63:0] newIndex_reg_1522;
wire   [0:0] tmp_3_3_fu_1105_p2;
reg   [0:0] tmp_3_3_reg_1537;
wire   [63:0] newIndex4_fu_1110_p1;
reg   [63:0] newIndex4_reg_1541;
wire   [0:0] tmp_3_4_fu_1126_p2;
reg   [0:0] tmp_3_4_reg_1556;
wire   [63:0] newIndex8_fu_1131_p1;
reg   [63:0] newIndex8_reg_1560;
wire   [0:0] tmp_3_5_fu_1147_p2;
reg   [0:0] tmp_3_5_reg_1575;
wire   [63:0] newIndex1_fu_1152_p1;
reg   [63:0] newIndex1_reg_1579;
wire   [0:0] tmp_3_6_fu_1168_p2;
reg   [0:0] tmp_3_6_reg_1594;
wire   [63:0] newIndex6_fu_1173_p1;
reg   [63:0] newIndex6_reg_1598;
wire   [0:0] tmp_3_7_fu_1189_p2;
reg   [0:0] tmp_3_7_reg_1613;
wire   [63:0] newIndex10_fu_1194_p1;
reg   [63:0] newIndex10_reg_1617;
wire   [0:0] tmp_3_8_fu_1210_p2;
reg   [0:0] tmp_3_8_reg_1632;
wire   [63:0] newIndex11_fu_1215_p1;
reg   [63:0] newIndex11_reg_1636;
wire   [0:0] tmp_3_9_fu_1231_p2;
reg   [0:0] tmp_3_9_reg_1651;
wire   [63:0] newIndex2_fu_1236_p1;
reg   [63:0] newIndex2_reg_1655;
wire   [9:0] i_4_9_fu_1242_p2;
wire   [0:0] exitcond_fu_1318_p2;
reg   [0:0] exitcond_reg_1675;
wire   [9:0] i_4_fu_1324_p2;
reg   [9:0] i_4_reg_1679;
wire   [0:0] tmp_7_fu_1334_p2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it1;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it3;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it4;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it5;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it6;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it7;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it8;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it9;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it10;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it11;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_1684_pp1_it12;
wire   [20:0] next_mul1_fu_1339_p2;
reg   [6:0] tmp_8_reg_1693;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it1;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it2;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it3;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it4;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it5;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it6;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it7;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it8;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it9;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it10;
reg   [6:0] ap_reg_ppstg_tmp_8_reg_1693_pp1_it11;
wire   [31:0] tmp_2_fu_1378_p12;
reg   [31:0] tmp_2_reg_1748;
reg   [6:0] arrayA_0_address0;
reg    arrayA_0_ce0;
reg    arrayA_0_we0;
wire   [31:0] arrayA_0_d0;
wire   [31:0] arrayA_0_q0;
reg   [6:0] arrayA_1_address0;
reg    arrayA_1_ce0;
reg    arrayA_1_we0;
wire   [31:0] arrayA_1_d0;
wire   [31:0] arrayA_1_q0;
reg   [6:0] arrayA_2_address0;
reg    arrayA_2_ce0;
reg    arrayA_2_we0;
wire   [31:0] arrayA_2_d0;
wire   [31:0] arrayA_2_q0;
reg   [6:0] arrayA_3_address0;
reg    arrayA_3_ce0;
reg    arrayA_3_we0;
wire   [31:0] arrayA_3_d0;
wire   [31:0] arrayA_3_q0;
reg   [6:0] arrayA_4_address0;
reg    arrayA_4_ce0;
reg    arrayA_4_we0;
wire   [31:0] arrayA_4_d0;
wire   [31:0] arrayA_4_q0;
reg   [6:0] arrayA_5_address0;
reg    arrayA_5_ce0;
reg    arrayA_5_we0;
wire   [31:0] arrayA_5_d0;
wire   [31:0] arrayA_5_q0;
reg   [6:0] arrayA_6_address0;
reg    arrayA_6_ce0;
reg    arrayA_6_we0;
wire   [31:0] arrayA_6_d0;
wire   [31:0] arrayA_6_q0;
reg   [6:0] arrayA_7_address0;
reg    arrayA_7_ce0;
reg    arrayA_7_we0;
wire   [31:0] arrayA_7_d0;
wire   [31:0] arrayA_7_q0;
reg   [6:0] arrayA_8_address0;
reg    arrayA_8_ce0;
reg    arrayA_8_we0;
wire   [31:0] arrayA_8_d0;
wire   [31:0] arrayA_8_q0;
reg   [6:0] arrayA_9_address0;
reg    arrayA_9_ce0;
reg    arrayA_9_we0;
wire   [31:0] arrayA_9_d0;
wire   [31:0] arrayA_9_q0;
reg   [6:0] arrayB_0_address0;
reg    arrayB_0_ce0;
reg    arrayB_0_we0;
wire   [31:0] arrayB_0_d0;
wire   [31:0] arrayB_0_q0;
reg   [6:0] arrayB_1_address0;
reg    arrayB_1_ce0;
reg    arrayB_1_we0;
wire   [31:0] arrayB_1_d0;
wire   [31:0] arrayB_1_q0;
reg   [6:0] arrayB_2_address0;
reg    arrayB_2_ce0;
reg    arrayB_2_we0;
wire   [31:0] arrayB_2_d0;
wire   [31:0] arrayB_2_q0;
reg   [6:0] arrayB_3_address0;
reg    arrayB_3_ce0;
reg    arrayB_3_we0;
wire   [31:0] arrayB_3_d0;
wire   [31:0] arrayB_3_q0;
reg   [6:0] arrayB_4_address0;
reg    arrayB_4_ce0;
reg    arrayB_4_we0;
wire   [31:0] arrayB_4_d0;
wire   [31:0] arrayB_4_q0;
reg   [6:0] arrayB_5_address0;
reg    arrayB_5_ce0;
reg    arrayB_5_we0;
wire   [31:0] arrayB_5_d0;
wire   [31:0] arrayB_5_q0;
reg   [6:0] arrayB_6_address0;
reg    arrayB_6_ce0;
reg    arrayB_6_we0;
wire   [31:0] arrayB_6_d0;
wire   [31:0] arrayB_6_q0;
reg   [6:0] arrayB_7_address0;
reg    arrayB_7_ce0;
reg    arrayB_7_we0;
wire   [31:0] arrayB_7_d0;
wire   [31:0] arrayB_7_q0;
reg   [6:0] arrayB_8_address0;
reg    arrayB_8_ce0;
reg    arrayB_8_we0;
wire   [31:0] arrayB_8_d0;
wire   [31:0] arrayB_8_q0;
reg   [6:0] arrayB_9_address0;
reg    arrayB_9_ce0;
reg    arrayB_9_we0;
wire   [31:0] arrayB_9_d0;
wire   [31:0] arrayB_9_q0;
reg   [6:0] arrayC_0_address0;
reg    arrayC_0_ce0;
reg    arrayC_0_we0;
reg   [31:0] arrayC_0_d0;
wire   [31:0] arrayC_0_q0;
reg   [6:0] arrayC_1_address0;
reg    arrayC_1_ce0;
reg    arrayC_1_we0;
reg   [31:0] arrayC_1_d0;
wire   [31:0] arrayC_1_q0;
reg   [6:0] arrayC_2_address0;
reg    arrayC_2_ce0;
reg    arrayC_2_we0;
reg   [31:0] arrayC_2_d0;
wire   [31:0] arrayC_2_q0;
reg   [6:0] arrayC_3_address0;
reg    arrayC_3_ce0;
reg    arrayC_3_we0;
reg   [31:0] arrayC_3_d0;
wire   [31:0] arrayC_3_q0;
reg   [6:0] arrayC_4_address0;
reg    arrayC_4_ce0;
reg    arrayC_4_we0;
reg   [31:0] arrayC_4_d0;
wire   [31:0] arrayC_4_q0;
reg   [6:0] arrayC_5_address0;
reg    arrayC_5_ce0;
reg    arrayC_5_we0;
reg   [31:0] arrayC_5_d0;
wire   [31:0] arrayC_5_q0;
reg   [6:0] arrayC_6_address0;
reg    arrayC_6_ce0;
reg    arrayC_6_we0;
reg   [31:0] arrayC_6_d0;
wire   [31:0] arrayC_6_q0;
reg   [6:0] arrayC_7_address0;
reg    arrayC_7_ce0;
reg    arrayC_7_we0;
reg   [31:0] arrayC_7_d0;
wire   [31:0] arrayC_7_q0;
reg   [6:0] arrayC_8_address0;
reg    arrayC_8_ce0;
reg    arrayC_8_we0;
reg   [31:0] arrayC_8_d0;
wire   [31:0] arrayC_8_q0;
reg   [6:0] arrayC_9_address0;
reg    arrayC_9_ce0;
reg    arrayC_9_we0;
reg   [31:0] arrayC_9_d0;
wire   [31:0] arrayC_9_q0;
reg   [9:0] i_reg_897;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_672;
reg   [20:0] phi_mul_reg_909;
reg   [9:0] i_2_phi_fu_946_p4;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_703;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_720;
wire   [63:0] newIndex7_fu_1361_p1;
wire   [31:0] tmp_5_8_fu_1304_p2;
wire   [31:0] tmp_5_7_fu_1297_p2;
wire   [31:0] tmp_5_6_fu_1290_p2;
wire   [31:0] tmp_5_5_fu_1283_p2;
wire   [31:0] tmp_5_4_fu_1276_p2;
wire   [31:0] tmp_5_3_fu_1269_p2;
wire   [31:0] tmp_5_2_fu_1262_p2;
wire   [31:0] tmp_5_1_fu_1255_p2;
wire   [31:0] tmp_5_fu_1248_p2;
wire   [31:0] tmp_5_9_fu_1311_p2;
wire   [31:0] i_cast3_fu_966_p1;
wire   [9:0] grp_fu_993_p0;
wire   [4:0] grp_fu_993_p1;
wire   [9:0] grp_fu_993_p2;
wire   [31:0] i_1_cast2_fu_1038_p1;
wire   [9:0] i_4_s_fu_1053_p2;
wire   [31:0] i_4_cast_fu_1059_p1;
wire   [9:0] i_4_1_fu_1074_p2;
wire   [31:0] i_4_1_cast_fu_1080_p1;
wire   [9:0] i_4_2_fu_1095_p2;
wire   [31:0] i_4_2_cast_fu_1101_p1;
wire   [9:0] i_4_3_fu_1116_p2;
wire   [31:0] i_4_3_cast_fu_1122_p1;
wire   [9:0] i_4_4_fu_1137_p2;
wire   [31:0] i_4_4_cast_fu_1143_p1;
wire   [9:0] i_4_5_fu_1158_p2;
wire   [31:0] i_4_5_cast_fu_1164_p1;
wire   [9:0] i_4_6_fu_1179_p2;
wire   [31:0] i_4_6_cast_fu_1185_p1;
wire   [9:0] i_4_7_fu_1200_p2;
wire   [31:0] i_4_7_cast_fu_1206_p1;
wire   [9:0] i_4_8_fu_1221_p2;
wire   [31:0] i_4_8_cast_fu_1227_p1;
wire   [31:0] i_2_cast1_fu_1330_p1;
wire   [9:0] grp_fu_1345_p0;
wire   [4:0] grp_fu_1345_p1;
wire   [9:0] grp_fu_1345_p2;
wire   [31:0] tmp_2_fu_1378_p1;
wire   [31:0] tmp_2_fu_1378_p2;
wire   [31:0] tmp_2_fu_1378_p3;
wire   [31:0] tmp_2_fu_1378_p4;
wire   [31:0] tmp_2_fu_1378_p5;
wire   [31:0] tmp_2_fu_1378_p6;
wire   [31:0] tmp_2_fu_1378_p7;
wire   [31:0] tmp_2_fu_1378_p8;
wire   [31:0] tmp_2_fu_1378_p9;
wire   [31:0] tmp_2_fu_1378_p10;
wire   [31:0] tmp_2_fu_1378_p11;
reg    grp_fu_993_ap_start;
reg    grp_fu_993_ce;
reg    grp_fu_1345_ce;
reg    ap_sig_cseq_ST_st24_fsm_8;
reg    ap_sig_bdd_1214;
reg   [8:0] ap_NS_fsm;


adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_0_address0 ),
    .ce0( arrayA_0_ce0 ),
    .we0( arrayA_0_we0 ),
    .d0( arrayA_0_d0 ),
    .q0( arrayA_0_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_1_address0 ),
    .ce0( arrayA_1_ce0 ),
    .we0( arrayA_1_we0 ),
    .d0( arrayA_1_d0 ),
    .q0( arrayA_1_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_2_address0 ),
    .ce0( arrayA_2_ce0 ),
    .we0( arrayA_2_we0 ),
    .d0( arrayA_2_d0 ),
    .q0( arrayA_2_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_3_address0 ),
    .ce0( arrayA_3_ce0 ),
    .we0( arrayA_3_we0 ),
    .d0( arrayA_3_d0 ),
    .q0( arrayA_3_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_4_address0 ),
    .ce0( arrayA_4_ce0 ),
    .we0( arrayA_4_we0 ),
    .d0( arrayA_4_d0 ),
    .q0( arrayA_4_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_5_address0 ),
    .ce0( arrayA_5_ce0 ),
    .we0( arrayA_5_we0 ),
    .d0( arrayA_5_d0 ),
    .q0( arrayA_5_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_6_address0 ),
    .ce0( arrayA_6_ce0 ),
    .we0( arrayA_6_we0 ),
    .d0( arrayA_6_d0 ),
    .q0( arrayA_6_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_7_address0 ),
    .ce0( arrayA_7_ce0 ),
    .we0( arrayA_7_we0 ),
    .d0( arrayA_7_d0 ),
    .q0( arrayA_7_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_8_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_8_address0 ),
    .ce0( arrayA_8_ce0 ),
    .we0( arrayA_8_we0 ),
    .d0( arrayA_8_d0 ),
    .q0( arrayA_8_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayA_9_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_9_address0 ),
    .ce0( arrayA_9_ce0 ),
    .we0( arrayA_9_we0 ),
    .d0( arrayA_9_d0 ),
    .q0( arrayA_9_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_0_address0 ),
    .ce0( arrayB_0_ce0 ),
    .we0( arrayB_0_we0 ),
    .d0( arrayB_0_d0 ),
    .q0( arrayB_0_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_1_address0 ),
    .ce0( arrayB_1_ce0 ),
    .we0( arrayB_1_we0 ),
    .d0( arrayB_1_d0 ),
    .q0( arrayB_1_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_2_address0 ),
    .ce0( arrayB_2_ce0 ),
    .we0( arrayB_2_we0 ),
    .d0( arrayB_2_d0 ),
    .q0( arrayB_2_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_3_address0 ),
    .ce0( arrayB_3_ce0 ),
    .we0( arrayB_3_we0 ),
    .d0( arrayB_3_d0 ),
    .q0( arrayB_3_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_4_address0 ),
    .ce0( arrayB_4_ce0 ),
    .we0( arrayB_4_we0 ),
    .d0( arrayB_4_d0 ),
    .q0( arrayB_4_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_5_address0 ),
    .ce0( arrayB_5_ce0 ),
    .we0( arrayB_5_we0 ),
    .d0( arrayB_5_d0 ),
    .q0( arrayB_5_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_6_address0 ),
    .ce0( arrayB_6_ce0 ),
    .we0( arrayB_6_we0 ),
    .d0( arrayB_6_d0 ),
    .q0( arrayB_6_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_7_address0 ),
    .ce0( arrayB_7_ce0 ),
    .we0( arrayB_7_we0 ),
    .d0( arrayB_7_d0 ),
    .q0( arrayB_7_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_8_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_8_address0 ),
    .ce0( arrayB_8_ce0 ),
    .we0( arrayB_8_we0 ),
    .d0( arrayB_8_d0 ),
    .q0( arrayB_8_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayB_9_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_9_address0 ),
    .ce0( arrayB_9_ce0 ),
    .we0( arrayB_9_we0 ),
    .d0( arrayB_9_d0 ),
    .q0( arrayB_9_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_0_address0 ),
    .ce0( arrayC_0_ce0 ),
    .we0( arrayC_0_we0 ),
    .d0( arrayC_0_d0 ),
    .q0( arrayC_0_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_1_address0 ),
    .ce0( arrayC_1_ce0 ),
    .we0( arrayC_1_we0 ),
    .d0( arrayC_1_d0 ),
    .q0( arrayC_1_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_2_address0 ),
    .ce0( arrayC_2_ce0 ),
    .we0( arrayC_2_we0 ),
    .d0( arrayC_2_d0 ),
    .q0( arrayC_2_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_3_address0 ),
    .ce0( arrayC_3_ce0 ),
    .we0( arrayC_3_we0 ),
    .d0( arrayC_3_d0 ),
    .q0( arrayC_3_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_4_address0 ),
    .ce0( arrayC_4_ce0 ),
    .we0( arrayC_4_we0 ),
    .d0( arrayC_4_d0 ),
    .q0( arrayC_4_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_5_address0 ),
    .ce0( arrayC_5_ce0 ),
    .we0( arrayC_5_we0 ),
    .d0( arrayC_5_d0 ),
    .q0( arrayC_5_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_6_address0 ),
    .ce0( arrayC_6_ce0 ),
    .we0( arrayC_6_we0 ),
    .d0( arrayC_6_d0 ),
    .q0( arrayC_6_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_7_address0 ),
    .ce0( arrayC_7_ce0 ),
    .we0( arrayC_7_we0 ),
    .d0( arrayC_7_d0 ),
    .q0( arrayC_7_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_8_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_8_address0 ),
    .ce0( arrayC_8_ce0 ),
    .we0( arrayC_8_we0 ),
    .d0( arrayC_8_d0 ),
    .q0( arrayC_8_q0 )
);

adder_top_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
arrayC_9_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_9_address0 ),
    .ce0( arrayC_9_ce0 ),
    .we0( arrayC_9_we0 ),
    .d0( arrayC_9_d0 ),
    .q0( arrayC_9_q0 )
);

adder_top_urem_10ns_5ns_10_14_seq #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
adder_top_urem_10ns_5ns_10_14_seq_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( grp_fu_993_ap_start ),
    .done( grp_fu_993_ap_done ),
    .din0( grp_fu_993_p0 ),
    .din1( grp_fu_993_p1 ),
    .ce( grp_fu_993_ce ),
    .dout( grp_fu_993_p2 )
);

adder_top_urem_10ns_5ns_10_14 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
adder_top_urem_10ns_5ns_10_14_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1345_p0 ),
    .din1( grp_fu_1345_p1 ),
    .ce( grp_fu_1345_ce ),
    .dout( grp_fu_1345_p2 )
);

adder_top_mux_10to1_sel32_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
adder_top_mux_10to1_sel32_32_1_U3(
    .din1( tmp_2_fu_1378_p1 ),
    .din2( tmp_2_fu_1378_p2 ),
    .din3( tmp_2_fu_1378_p3 ),
    .din4( tmp_2_fu_1378_p4 ),
    .din5( tmp_2_fu_1378_p5 ),
    .din6( tmp_2_fu_1378_p6 ),
    .din7( tmp_2_fu_1378_p7 ),
    .din8( tmp_2_fu_1378_p8 ),
    .din9( tmp_2_fu_1378_p9 ),
    .din10( tmp_2_fu_1378_p10 ),
    .din11( tmp_2_fu_1378_p11 ),
    .dout( tmp_2_fu_1378_p12 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_970_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_970_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & ~(ap_const_lv1_0 == exitcond_fu_1318_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & (ap_const_lv1_0 == exitcond_fu_1318_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & ~(ap_const_lv1_0 == exitcond_fu_1318_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it10 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
        end
    end
end

/// ap_reg_ppiten_pp1_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it11 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it11 <= ap_reg_ppiten_pp1_it10;
        end
    end
end

/// ap_reg_ppiten_pp1_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it12 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it12 <= ap_reg_ppiten_pp1_it11;
        end
    end
end

/// ap_reg_ppiten_pp1_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it13 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it13 <= ap_reg_ppiten_pp1_it12;
        end
    end
end

/// ap_reg_ppiten_pp1_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it14 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it14 <= ap_reg_ppiten_pp1_it13;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
            ap_reg_ppiten_pp1_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

/// ap_reg_ppiten_pp1_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end
    end
end

/// ap_reg_ppiten_pp1_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it8 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
        end
    end
end

/// ap_reg_ppiten_pp1_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it9 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
            ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_970_p2))) begin
        i_1_reg_931 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
        i_1_reg_931 <= i_4_9_fu_1242_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
        i_2_reg_942 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & (ap_const_lv1_0 == exitcond_reg_1675))) begin
        i_2_reg_942 <= i_4_reg_1679;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        i_reg_897 <= i_3_reg_1424;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_897 <= ap_const_lv10_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_970_p2))) begin
        indvars_iv2_reg_920 <= ap_const_lv7_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
        indvars_iv2_reg_920 <= indvars_iv_next9_fu_1032_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
        phi_mul1_reg_954 <= ap_const_lv21_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & (ap_const_lv1_0 == exitcond_fu_1318_p2))) begin
        phi_mul1_reg_954 <= next_mul1_fu_1339_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        phi_mul_reg_909 <= next_mul_reg_1433;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        phi_mul_reg_909 <= ap_const_lv21_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)))) begin
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it1 <= tmp_7_reg_1684;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it1 <= tmp_8_reg_1693;
        exitcond_reg_1675 <= exitcond_fu_1318_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))) begin
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it10 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it9;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it11 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it10;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it12 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it11;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it13 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it12;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it2 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it1;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it3 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it2;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it4 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it3;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it5 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it4;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it6 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it5;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it7 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it6;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it8 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it7;
        ap_reg_ppstg_tmp_7_reg_1684_pp1_it9 <= ap_reg_ppstg_tmp_7_reg_1684_pp1_it8;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it10 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it9;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it11 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it10;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it2 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it1;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it3 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it2;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it4 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it3;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it5 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it4;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it6 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it5;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it7 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it6;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it8 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it7;
        ap_reg_ppstg_tmp_8_reg_1693_pp1_it9 <= ap_reg_ppstg_tmp_8_reg_1693_pp1_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_3_reg_1424 <= i_3_fu_976_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)))) begin
        i_4_reg_1679 <= i_4_fu_1324_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_7_fu_1189_p2))) begin
        newIndex10_reg_1617[6 : 0] <= newIndex10_fu_1194_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_8_fu_1210_p2))) begin
        newIndex11_reg_1636[6 : 0] <= newIndex11_fu_1215_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_5_fu_1147_p2))) begin
        newIndex1_reg_1579[6 : 0] <= newIndex1_fu_1152_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_9_fu_1231_p2))) begin
        newIndex2_reg_1655[6 : 0] <= newIndex2_fu_1236_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)))) begin
        newIndex3_reg_1447[6 : 0] <= newIndex3_fu_1013_p1[6 : 0];
        tmp_1_reg_1443 <= tmp_1_fu_1009_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_3_fu_1105_p2))) begin
        newIndex4_reg_1541[6 : 0] <= newIndex4_fu_1110_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2))) begin
        newIndex5_reg_1484[6 : 0] <= newIndex5_fu_1047_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_6_fu_1168_p2))) begin
        newIndex6_reg_1598[6 : 0] <= newIndex6_fu_1173_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_4_fu_1126_p2))) begin
        newIndex8_reg_1560[6 : 0] <= newIndex8_fu_1131_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_1_fu_1063_p2))) begin
        newIndex9_reg_1503[6 : 0] <= newIndex9_fu_1068_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2) & ~(ap_const_lv1_0 == tmp_3_2_fu_1084_p2))) begin
        newIndex_reg_1522[6 : 0] <= newIndex_fu_1089_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond2_fu_970_p2))) begin
        next_mul_reg_1433 <= next_mul_fu_987_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_1684_pp1_it12))) begin
        tmp_2_reg_1748 <= tmp_2_fu_1378_p12;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
        tmp_3_1_reg_1499 <= tmp_3_1_fu_1063_p2;
        tmp_3_2_reg_1518 <= tmp_3_2_fu_1084_p2;
        tmp_3_3_reg_1537 <= tmp_3_3_fu_1105_p2;
        tmp_3_4_reg_1556 <= tmp_3_4_fu_1126_p2;
        tmp_3_5_reg_1575 <= tmp_3_5_fu_1147_p2;
        tmp_3_6_reg_1594 <= tmp_3_6_fu_1168_p2;
        tmp_3_7_reg_1613 <= tmp_3_7_fu_1189_p2;
        tmp_3_8_reg_1632 <= tmp_3_8_fu_1210_p2;
        tmp_3_9_reg_1651 <= tmp_3_9_fu_1231_p2;
        tmp_s_reg_1480 <= tmp_s_fu_1042_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond2_fu_970_p2) & ~(ap_const_lv1_0 == tmp_fu_982_p2))) begin
        tmp_6_reg_1438 <= {{phi_mul_reg_909[ap_const_lv32_14 : ap_const_lv32_E]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & (ap_const_lv1_0 == exitcond_fu_1318_p2))) begin
        tmp_7_reg_1684 <= tmp_7_fu_1334_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & (ap_const_lv1_0 == exitcond_fu_1318_p2) & ~(ap_const_lv1_0 == tmp_7_fu_1334_p2))) begin
        tmp_8_reg_1693 <= {{phi_mul1_reg_954[ap_const_lv32_14 : ap_const_lv32_E]}};
    end
end

/// a_read assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)))) begin
        a_read = ap_const_logic_1;
    end else begin
        a_read = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_sig_cseq_ST_st24_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_8)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st24_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_8)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_6 assign process. ///
always @ (ap_sig_bdd_165)
begin
    if (ap_sig_bdd_165) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_7 assign process. ///
always @ (ap_sig_bdd_57)
begin
    if (ap_sig_bdd_57) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_25)
begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st24_fsm_8 assign process. ///
always @ (ap_sig_bdd_1214)
begin
    if (ap_sig_bdd_1214) begin
        ap_sig_cseq_ST_st24_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_125)
begin
    if (ap_sig_bdd_125) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_148)
begin
    if (ap_sig_bdd_148) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_703)
begin
    if (ap_sig_bdd_703) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_720)
begin
    if (ap_sig_bdd_720) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_672)
begin
    if (ap_sig_bdd_672) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// arrayA_0_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex5_fu_1047_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_0_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_0_address0 = newIndex5_fu_1047_p1;
    end else begin
        arrayA_0_address0 = 'bx;
    end
end

/// arrayA_0_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_0_ce0 = ap_const_logic_1;
    end else begin
        arrayA_0_ce0 = ap_const_logic_0;
    end
end

/// arrayA_0_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_0))) begin
        arrayA_0_we0 = ap_const_logic_1;
    end else begin
        arrayA_0_we0 = ap_const_logic_0;
    end
end

/// arrayA_1_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex9_fu_1068_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_1_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_1_address0 = newIndex9_fu_1068_p1;
    end else begin
        arrayA_1_address0 = 'bx;
    end
end

/// arrayA_1_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_1_ce0 = ap_const_logic_1;
    end else begin
        arrayA_1_ce0 = ap_const_logic_0;
    end
end

/// arrayA_1_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_1))) begin
        arrayA_1_we0 = ap_const_logic_1;
    end else begin
        arrayA_1_we0 = ap_const_logic_0;
    end
end

/// arrayA_2_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex_fu_1089_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_2_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_2_address0 = newIndex_fu_1089_p1;
    end else begin
        arrayA_2_address0 = 'bx;
    end
end

/// arrayA_2_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_2_ce0 = ap_const_logic_1;
    end else begin
        arrayA_2_ce0 = ap_const_logic_0;
    end
end

/// arrayA_2_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_2))) begin
        arrayA_2_we0 = ap_const_logic_1;
    end else begin
        arrayA_2_we0 = ap_const_logic_0;
    end
end

/// arrayA_3_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex4_fu_1110_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_3_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_3_address0 = newIndex4_fu_1110_p1;
    end else begin
        arrayA_3_address0 = 'bx;
    end
end

/// arrayA_3_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_3_ce0 = ap_const_logic_1;
    end else begin
        arrayA_3_ce0 = ap_const_logic_0;
    end
end

/// arrayA_3_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_3))) begin
        arrayA_3_we0 = ap_const_logic_1;
    end else begin
        arrayA_3_we0 = ap_const_logic_0;
    end
end

/// arrayA_4_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex8_fu_1131_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_4_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_4_address0 = newIndex8_fu_1131_p1;
    end else begin
        arrayA_4_address0 = 'bx;
    end
end

/// arrayA_4_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_4_ce0 = ap_const_logic_1;
    end else begin
        arrayA_4_ce0 = ap_const_logic_0;
    end
end

/// arrayA_4_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_4))) begin
        arrayA_4_we0 = ap_const_logic_1;
    end else begin
        arrayA_4_we0 = ap_const_logic_0;
    end
end

/// arrayA_5_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex1_fu_1152_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_5_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_5_address0 = newIndex1_fu_1152_p1;
    end else begin
        arrayA_5_address0 = 'bx;
    end
end

/// arrayA_5_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_5_ce0 = ap_const_logic_1;
    end else begin
        arrayA_5_ce0 = ap_const_logic_0;
    end
end

/// arrayA_5_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_5))) begin
        arrayA_5_we0 = ap_const_logic_1;
    end else begin
        arrayA_5_we0 = ap_const_logic_0;
    end
end

/// arrayA_6_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex6_fu_1173_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_6_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_6_address0 = newIndex6_fu_1173_p1;
    end else begin
        arrayA_6_address0 = 'bx;
    end
end

/// arrayA_6_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_6_ce0 = ap_const_logic_1;
    end else begin
        arrayA_6_ce0 = ap_const_logic_0;
    end
end

/// arrayA_6_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_6))) begin
        arrayA_6_we0 = ap_const_logic_1;
    end else begin
        arrayA_6_we0 = ap_const_logic_0;
    end
end

/// arrayA_7_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex10_fu_1194_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_7_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_7_address0 = newIndex10_fu_1194_p1;
    end else begin
        arrayA_7_address0 = 'bx;
    end
end

/// arrayA_7_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_7_ce0 = ap_const_logic_1;
    end else begin
        arrayA_7_ce0 = ap_const_logic_0;
    end
end

/// arrayA_7_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_7))) begin
        arrayA_7_we0 = ap_const_logic_1;
    end else begin
        arrayA_7_we0 = ap_const_logic_0;
    end
end

/// arrayA_8_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex11_fu_1215_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_8_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_8_address0 = newIndex11_fu_1215_p1;
    end else begin
        arrayA_8_address0 = 'bx;
    end
end

/// arrayA_8_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_8_ce0 = ap_const_logic_1;
    end else begin
        arrayA_8_ce0 = ap_const_logic_0;
    end
end

/// arrayA_8_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & (tmp_1_fu_1009_p1 == ap_const_lv5_8))) begin
        arrayA_8_we0 = ap_const_logic_1;
    end else begin
        arrayA_8_we0 = ap_const_logic_0;
    end
end

/// arrayA_9_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or newIndex3_fu_1013_p1 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex2_fu_1236_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        arrayA_9_address0 = newIndex3_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayA_9_address0 = newIndex2_fu_1236_p1;
    end else begin
        arrayA_9_address0 = 'bx;
    end
end

/// arrayA_9_ce0 assign process. ///
always @ (a_empty_n or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        arrayA_9_ce0 = ap_const_logic_1;
    end else begin
        arrayA_9_ce0 = ap_const_logic_0;
    end
end

/// arrayA_9_we0 assign process. ///
always @ (a_empty_n or tmp_1_fu_1009_p1 or ap_sig_cseq_ST_st3_fsm_2 or grp_fu_993_ap_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done)) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_8) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_7) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_6) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_5) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_4) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_3) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_2) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_1) & ~(tmp_1_fu_1009_p1 == ap_const_lv5_0))) begin
        arrayA_9_we0 = ap_const_logic_1;
    end else begin
        arrayA_9_we0 = ap_const_logic_0;
    end
end

/// arrayB_0_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex5_fu_1047_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_0_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_0_address0 = newIndex5_fu_1047_p1;
    end else begin
        arrayB_0_address0 = 'bx;
    end
end

/// arrayB_0_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_0_ce0 = ap_const_logic_1;
    end else begin
        arrayB_0_ce0 = ap_const_logic_0;
    end
end

/// arrayB_0_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_0))) begin
        arrayB_0_we0 = ap_const_logic_1;
    end else begin
        arrayB_0_we0 = ap_const_logic_0;
    end
end

/// arrayB_1_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex9_fu_1068_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_1_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_1_address0 = newIndex9_fu_1068_p1;
    end else begin
        arrayB_1_address0 = 'bx;
    end
end

/// arrayB_1_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_1_ce0 = ap_const_logic_1;
    end else begin
        arrayB_1_ce0 = ap_const_logic_0;
    end
end

/// arrayB_1_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_1))) begin
        arrayB_1_we0 = ap_const_logic_1;
    end else begin
        arrayB_1_we0 = ap_const_logic_0;
    end
end

/// arrayB_2_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex_fu_1089_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_2_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_2_address0 = newIndex_fu_1089_p1;
    end else begin
        arrayB_2_address0 = 'bx;
    end
end

/// arrayB_2_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_2_ce0 = ap_const_logic_1;
    end else begin
        arrayB_2_ce0 = ap_const_logic_0;
    end
end

/// arrayB_2_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_2))) begin
        arrayB_2_we0 = ap_const_logic_1;
    end else begin
        arrayB_2_we0 = ap_const_logic_0;
    end
end

/// arrayB_3_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex4_fu_1110_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_3_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_3_address0 = newIndex4_fu_1110_p1;
    end else begin
        arrayB_3_address0 = 'bx;
    end
end

/// arrayB_3_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_3_ce0 = ap_const_logic_1;
    end else begin
        arrayB_3_ce0 = ap_const_logic_0;
    end
end

/// arrayB_3_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_3))) begin
        arrayB_3_we0 = ap_const_logic_1;
    end else begin
        arrayB_3_we0 = ap_const_logic_0;
    end
end

/// arrayB_4_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex8_fu_1131_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_4_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_4_address0 = newIndex8_fu_1131_p1;
    end else begin
        arrayB_4_address0 = 'bx;
    end
end

/// arrayB_4_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_4_ce0 = ap_const_logic_1;
    end else begin
        arrayB_4_ce0 = ap_const_logic_0;
    end
end

/// arrayB_4_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_4))) begin
        arrayB_4_we0 = ap_const_logic_1;
    end else begin
        arrayB_4_we0 = ap_const_logic_0;
    end
end

/// arrayB_5_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex1_fu_1152_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_5_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_5_address0 = newIndex1_fu_1152_p1;
    end else begin
        arrayB_5_address0 = 'bx;
    end
end

/// arrayB_5_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_5_ce0 = ap_const_logic_1;
    end else begin
        arrayB_5_ce0 = ap_const_logic_0;
    end
end

/// arrayB_5_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_5))) begin
        arrayB_5_we0 = ap_const_logic_1;
    end else begin
        arrayB_5_we0 = ap_const_logic_0;
    end
end

/// arrayB_6_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex6_fu_1173_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_6_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_6_address0 = newIndex6_fu_1173_p1;
    end else begin
        arrayB_6_address0 = 'bx;
    end
end

/// arrayB_6_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_6_ce0 = ap_const_logic_1;
    end else begin
        arrayB_6_ce0 = ap_const_logic_0;
    end
end

/// arrayB_6_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_6))) begin
        arrayB_6_we0 = ap_const_logic_1;
    end else begin
        arrayB_6_we0 = ap_const_logic_0;
    end
end

/// arrayB_7_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex10_fu_1194_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_7_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_7_address0 = newIndex10_fu_1194_p1;
    end else begin
        arrayB_7_address0 = 'bx;
    end
end

/// arrayB_7_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_7_ce0 = ap_const_logic_1;
    end else begin
        arrayB_7_ce0 = ap_const_logic_0;
    end
end

/// arrayB_7_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_7))) begin
        arrayB_7_we0 = ap_const_logic_1;
    end else begin
        arrayB_7_we0 = ap_const_logic_0;
    end
end

/// arrayB_8_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex11_fu_1215_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_8_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_8_address0 = newIndex11_fu_1215_p1;
    end else begin
        arrayB_8_address0 = 'bx;
    end
end

/// arrayB_8_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_8_ce0 = ap_const_logic_1;
    end else begin
        arrayB_8_ce0 = ap_const_logic_0;
    end
end

/// arrayB_8_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & (tmp_1_reg_1443 == ap_const_lv5_8))) begin
        arrayB_8_we0 = ap_const_logic_1;
    end else begin
        arrayB_8_we0 = ap_const_logic_0;
    end
end

/// arrayB_9_address0 assign process. ///
always @ (newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or newIndex2_fu_1236_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        arrayB_9_address0 = newIndex3_reg_1447;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        arrayB_9_address0 = newIndex2_fu_1236_p1;
    end else begin
        arrayB_9_address0 = 'bx;
    end
end

/// arrayB_9_ce0 assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0)))) begin
        arrayB_9_ce0 = ap_const_logic_1;
    end else begin
        arrayB_9_ce0 = ap_const_logic_0;
    end
end

/// arrayB_9_we0 assign process. ///
always @ (b_empty_n or tmp_1_reg_1443 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0) & ~(tmp_1_reg_1443 == ap_const_lv5_8) & ~(tmp_1_reg_1443 == ap_const_lv5_7) & ~(tmp_1_reg_1443 == ap_const_lv5_6) & ~(tmp_1_reg_1443 == ap_const_lv5_5) & ~(tmp_1_reg_1443 == ap_const_lv5_4) & ~(tmp_1_reg_1443 == ap_const_lv5_3) & ~(tmp_1_reg_1443 == ap_const_lv5_2) & ~(tmp_1_reg_1443 == ap_const_lv5_1) & ~(tmp_1_reg_1443 == ap_const_lv5_0))) begin
        arrayB_9_we0 = ap_const_logic_1;
    end else begin
        arrayB_9_we0 = ap_const_logic_0;
    end
end

/// arrayC_0_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex5_reg_1484 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_0_address0 = newIndex5_reg_1484;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_0_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_0_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_0_address0 = 'bx;
    end
end

/// arrayC_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_0_ce0 = ap_const_logic_1;
    end else begin
        arrayC_0_ce0 = ap_const_logic_0;
    end
end

/// arrayC_0_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_fu_1248_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_0_d0 = tmp_5_fu_1248_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_0_d0 = ap_const_lv32_0;
    end else begin
        arrayC_0_d0 = 'bx;
    end
end

/// arrayC_0_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_s_reg_1480 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_s_reg_1480)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_0)))) begin
        arrayC_0_we0 = ap_const_logic_1;
    end else begin
        arrayC_0_we0 = ap_const_logic_0;
    end
end

/// arrayC_1_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex9_reg_1503 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_1_address0 = newIndex9_reg_1503;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_1_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_1_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_1_address0 = 'bx;
    end
end

/// arrayC_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_1_ce0 = ap_const_logic_1;
    end else begin
        arrayC_1_ce0 = ap_const_logic_0;
    end
end

/// arrayC_1_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_1_fu_1255_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_1_d0 = tmp_5_1_fu_1255_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_1_d0 = ap_const_lv32_0;
    end else begin
        arrayC_1_d0 = 'bx;
    end
end

/// arrayC_1_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_1_reg_1499 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_1_reg_1499)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_1)))) begin
        arrayC_1_we0 = ap_const_logic_1;
    end else begin
        arrayC_1_we0 = ap_const_logic_0;
    end
end

/// arrayC_2_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex_reg_1522 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_2_address0 = newIndex_reg_1522;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_2_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_2_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_2_address0 = 'bx;
    end
end

/// arrayC_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_2_ce0 = ap_const_logic_1;
    end else begin
        arrayC_2_ce0 = ap_const_logic_0;
    end
end

/// arrayC_2_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_2_fu_1262_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_2_d0 = tmp_5_2_fu_1262_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_2_d0 = ap_const_lv32_0;
    end else begin
        arrayC_2_d0 = 'bx;
    end
end

/// arrayC_2_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_2_reg_1518 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_2_reg_1518)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_2)))) begin
        arrayC_2_we0 = ap_const_logic_1;
    end else begin
        arrayC_2_we0 = ap_const_logic_0;
    end
end

/// arrayC_3_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex4_reg_1541 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_3_address0 = newIndex4_reg_1541;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_3_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_3_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_3_address0 = 'bx;
    end
end

/// arrayC_3_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_3_ce0 = ap_const_logic_1;
    end else begin
        arrayC_3_ce0 = ap_const_logic_0;
    end
end

/// arrayC_3_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_3_fu_1269_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_3_d0 = tmp_5_3_fu_1269_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_3_d0 = ap_const_lv32_0;
    end else begin
        arrayC_3_d0 = 'bx;
    end
end

/// arrayC_3_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_3_reg_1537 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_3_reg_1537)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_3)))) begin
        arrayC_3_we0 = ap_const_logic_1;
    end else begin
        arrayC_3_we0 = ap_const_logic_0;
    end
end

/// arrayC_4_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex8_reg_1560 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_4_address0 = newIndex8_reg_1560;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_4_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_4_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_4_address0 = 'bx;
    end
end

/// arrayC_4_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_4_ce0 = ap_const_logic_1;
    end else begin
        arrayC_4_ce0 = ap_const_logic_0;
    end
end

/// arrayC_4_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_4_fu_1276_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_4_d0 = tmp_5_4_fu_1276_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_4_d0 = ap_const_lv32_0;
    end else begin
        arrayC_4_d0 = 'bx;
    end
end

/// arrayC_4_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_4_reg_1556 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_4_reg_1556)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_4)))) begin
        arrayC_4_we0 = ap_const_logic_1;
    end else begin
        arrayC_4_we0 = ap_const_logic_0;
    end
end

/// arrayC_5_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex1_reg_1579 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_5_address0 = newIndex1_reg_1579;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_5_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_5_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_5_address0 = 'bx;
    end
end

/// arrayC_5_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_5_ce0 = ap_const_logic_1;
    end else begin
        arrayC_5_ce0 = ap_const_logic_0;
    end
end

/// arrayC_5_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_5_fu_1283_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_5_d0 = tmp_5_5_fu_1283_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_5_d0 = ap_const_lv32_0;
    end else begin
        arrayC_5_d0 = 'bx;
    end
end

/// arrayC_5_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_5_reg_1575 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_5_reg_1575)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_5)))) begin
        arrayC_5_we0 = ap_const_logic_1;
    end else begin
        arrayC_5_we0 = ap_const_logic_0;
    end
end

/// arrayC_6_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex6_reg_1598 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_6_address0 = newIndex6_reg_1598;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_6_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_6_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_6_address0 = 'bx;
    end
end

/// arrayC_6_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_6_ce0 = ap_const_logic_1;
    end else begin
        arrayC_6_ce0 = ap_const_logic_0;
    end
end

/// arrayC_6_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_6_fu_1290_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_6_d0 = tmp_5_6_fu_1290_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_6_d0 = ap_const_lv32_0;
    end else begin
        arrayC_6_d0 = 'bx;
    end
end

/// arrayC_6_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_6_reg_1594 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_6_reg_1594)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_6)))) begin
        arrayC_6_we0 = ap_const_logic_1;
    end else begin
        arrayC_6_we0 = ap_const_logic_0;
    end
end

/// arrayC_7_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex10_reg_1617 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_7_address0 = newIndex10_reg_1617;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_7_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_7_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_7_address0 = 'bx;
    end
end

/// arrayC_7_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_7_ce0 = ap_const_logic_1;
    end else begin
        arrayC_7_ce0 = ap_const_logic_0;
    end
end

/// arrayC_7_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_7_fu_1297_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_7_d0 = tmp_5_7_fu_1297_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_7_d0 = ap_const_lv32_0;
    end else begin
        arrayC_7_d0 = 'bx;
    end
end

/// arrayC_7_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_7_reg_1613 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_7_reg_1613)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_7)))) begin
        arrayC_7_we0 = ap_const_logic_1;
    end else begin
        arrayC_7_we0 = ap_const_logic_0;
    end
end

/// arrayC_8_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex11_reg_1636 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_8_address0 = newIndex11_reg_1636;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_8_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_8_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_8_address0 = 'bx;
    end
end

/// arrayC_8_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_8_ce0 = ap_const_logic_1;
    end else begin
        arrayC_8_ce0 = ap_const_logic_0;
    end
end

/// arrayC_8_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_8_fu_1304_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_8_d0 = tmp_5_8_fu_1304_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_8_d0 = ap_const_lv32_0;
    end else begin
        arrayC_8_d0 = 'bx;
    end
end

/// arrayC_8_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_8_reg_1632 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_8_reg_1632)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (tmp_1_reg_1443 == ap_const_lv5_8)))) begin
        arrayC_8_we0 = ap_const_logic_1;
    end else begin
        arrayC_8_we0 = ap_const_logic_0;
    end
end

/// arrayC_9_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or newIndex3_reg_1447 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or newIndex2_reg_1655 or ap_sig_cseq_ST_st5_fsm_4 or newIndex7_fu_1361_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_9_address0 = newIndex2_reg_1655;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_9_address0 = newIndex3_reg_1447;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12)) begin
        arrayC_9_address0 = newIndex7_fu_1361_p1;
    end else begin
        arrayC_9_address0 = 'bx;
    end
end

/// arrayC_9_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it12 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it12) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14))))) begin
        arrayC_9_ce0 = ap_const_logic_1;
    end else begin
        arrayC_9_ce0 = ap_const_logic_0;
    end
end

/// arrayC_9_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_5_9_fu_1311_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_9_d0 = tmp_5_9_fu_1311_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        arrayC_9_d0 = ap_const_lv32_0;
    end else begin
        arrayC_9_d0 = 'bx;
    end
end

/// arrayC_9_we0 assign process. ///
always @ (tmp_1_reg_1443 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_3_9_reg_1651 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_9_reg_1651)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(tmp_1_reg_1443 == ap_const_lv5_8) & ~(tmp_1_reg_1443 == ap_const_lv5_7) & ~(tmp_1_reg_1443 == ap_const_lv5_6) & ~(tmp_1_reg_1443 == ap_const_lv5_5) & ~(tmp_1_reg_1443 == ap_const_lv5_4) & ~(tmp_1_reg_1443 == ap_const_lv5_3) & ~(tmp_1_reg_1443 == ap_const_lv5_2) & ~(tmp_1_reg_1443 == ap_const_lv5_1) & ~(tmp_1_reg_1443 == ap_const_lv5_0)))) begin
        arrayC_9_we0 = ap_const_logic_1;
    end else begin
        arrayC_9_we0 = ap_const_logic_0;
    end
end

/// b_read assign process. ///
always @ (b_empty_n or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(b_empty_n == ap_const_logic_0))) begin
        b_read = ap_const_logic_1;
    end else begin
        b_read = ap_const_logic_0;
    end
end

/// c_write assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_1684_pp1_it13 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14)
begin
    if ((~(ap_reg_ppstg_tmp_7_reg_1684_pp1_it13 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)))) begin
        c_write = ap_const_logic_1;
    end else begin
        c_write = ap_const_logic_0;
    end
end

/// grp_fu_1345_ce assign process. ///
always @ (ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)))) begin
        grp_fu_1345_ce = ap_const_logic_1;
    end else begin
        grp_fu_1345_ce = ap_const_logic_0;
    end
end

/// grp_fu_993_ap_start assign process. ///
always @ (exitcond2_fu_970_p2 or ap_sig_cseq_ST_st2_fsm_1 or tmp_fu_982_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond2_fu_970_p2) & ~(ap_const_lv1_0 == tmp_fu_982_p2))) begin
        grp_fu_993_ap_start = ap_const_logic_1;
    end else begin
        grp_fu_993_ap_start = ap_const_logic_0;
    end
end

/// grp_fu_993_ce assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        grp_fu_993_ce = ap_const_logic_1;
    end else begin
        grp_fu_993_ce = ap_const_logic_0;
    end
end

/// i_2_phi_fu_946_p4 assign process. ///
always @ (i_2_reg_942 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_reg_ppiten_pp1_it1 or exitcond_reg_1675 or i_4_reg_1679)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_reg_1675))) begin
        i_2_phi_fu_946_p4 = i_4_reg_1679;
    end else begin
        i_2_phi_fu_946_p4 = i_2_reg_942;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or a_empty_n or b_empty_n or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it13 or ap_sig_bdd_94 or ap_reg_ppiten_pp1_it14 or exitcond2_fu_970_p2 or tmp_fu_982_p2 or grp_fu_993_ap_done or exitcond1_fu_1026_p2 or ap_reg_ppiten_pp0_it0 or exitcond_fu_1318_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (((ap_const_lv1_0 == exitcond2_fu_970_p2) & (ap_const_lv1_0 == tmp_fu_982_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if (((ap_const_lv1_0 == exitcond2_fu_970_p2) & ~(ap_const_lv1_0 == tmp_fu_982_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~((a_empty_n == ap_const_logic_0) | (ap_const_logic_0 == grp_fu_993_ap_done))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(b_empty_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_pp0_stg0_fsm_6 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond1_fu_1026_p2))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_7;
            end
        end
        ap_ST_pp1_stg0_fsm_7 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it14) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it13)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & ~(ap_const_lv1_0 == exitcond_fu_1318_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_7;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it14) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it14)) & ~(ap_const_lv1_0 == exitcond_fu_1318_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st24_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_7;
            end
        end
        ap_ST_st24_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_1214 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1214 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_125 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_125 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_148 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_148 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_165 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_165 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_25 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_57 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_57 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_672 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_672 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_703 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_703 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_720 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_720 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_94 assign process. ///
always @ (c_full_n or ap_reg_ppstg_tmp_7_reg_1684_pp1_it13)
begin
    ap_sig_bdd_94 = ((c_full_n == ap_const_logic_0) & ~(ap_reg_ppstg_tmp_7_reg_1684_pp1_it13 == ap_const_lv1_0));
end
assign arrayA_0_d0 = a_dout;
assign arrayA_1_d0 = a_dout;
assign arrayA_2_d0 = a_dout;
assign arrayA_3_d0 = a_dout;
assign arrayA_4_d0 = a_dout;
assign arrayA_5_d0 = a_dout;
assign arrayA_6_d0 = a_dout;
assign arrayA_7_d0 = a_dout;
assign arrayA_8_d0 = a_dout;
assign arrayA_9_d0 = a_dout;
assign arrayB_0_d0 = b_dout;
assign arrayB_1_d0 = b_dout;
assign arrayB_2_d0 = b_dout;
assign arrayB_3_d0 = b_dout;
assign arrayB_4_d0 = b_dout;
assign arrayB_5_d0 = b_dout;
assign arrayB_6_d0 = b_dout;
assign arrayB_7_d0 = b_dout;
assign arrayB_8_d0 = b_dout;
assign arrayB_9_d0 = b_dout;
assign c_din = tmp_2_reg_1748;
assign exitcond1_fu_1026_p2 = (i_1_reg_931 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign exitcond2_fu_970_p2 = (i_reg_897 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign exitcond_fu_1318_p2 = (i_2_phi_fu_946_p4 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign grp_fu_1345_p0 = i_2_phi_fu_946_p4;
assign grp_fu_1345_p1 = ap_const_lv10_A;
assign grp_fu_993_p0 = i_reg_897;
assign grp_fu_993_p1 = ap_const_lv10_A;
assign i_1_cast2_fu_1038_p1 = i_1_reg_931;
assign i_2_cast1_fu_1330_p1 = i_2_phi_fu_946_p4;
assign i_3_fu_976_p2 = (i_reg_897 + ap_const_lv10_1);
assign i_4_1_cast_fu_1080_p1 = i_4_1_fu_1074_p2;
assign i_4_1_fu_1074_p2 = (i_1_reg_931 + ap_const_lv10_2);
assign i_4_2_cast_fu_1101_p1 = i_4_2_fu_1095_p2;
assign i_4_2_fu_1095_p2 = (i_1_reg_931 + ap_const_lv10_3);
assign i_4_3_cast_fu_1122_p1 = i_4_3_fu_1116_p2;
assign i_4_3_fu_1116_p2 = (i_1_reg_931 + ap_const_lv10_4);
assign i_4_4_cast_fu_1143_p1 = i_4_4_fu_1137_p2;
assign i_4_4_fu_1137_p2 = (i_1_reg_931 + ap_const_lv10_5);
assign i_4_5_cast_fu_1164_p1 = i_4_5_fu_1158_p2;
assign i_4_5_fu_1158_p2 = (i_1_reg_931 + ap_const_lv10_6);
assign i_4_6_cast_fu_1185_p1 = i_4_6_fu_1179_p2;
assign i_4_6_fu_1179_p2 = (i_1_reg_931 + ap_const_lv10_7);
assign i_4_7_cast_fu_1206_p1 = i_4_7_fu_1200_p2;
assign i_4_7_fu_1200_p2 = (i_1_reg_931 + ap_const_lv10_8);
assign i_4_8_cast_fu_1227_p1 = i_4_8_fu_1221_p2;
assign i_4_8_fu_1221_p2 = (i_1_reg_931 + ap_const_lv10_9);
assign i_4_9_fu_1242_p2 = (i_1_reg_931 + ap_const_lv10_A);
assign i_4_cast_fu_1059_p1 = i_4_s_fu_1053_p2;
assign i_4_fu_1324_p2 = (i_2_phi_fu_946_p4 + ap_const_lv10_1);
assign i_4_s_fu_1053_p2 = (i_1_reg_931 | ap_const_lv10_1);
assign i_cast3_fu_966_p1 = i_reg_897;
assign indvars_iv_next9_fu_1032_p2 = (indvars_iv2_reg_920 + ap_const_lv7_1);
assign newIndex10_fu_1194_p1 = indvars_iv2_reg_920;
assign newIndex11_fu_1215_p1 = indvars_iv2_reg_920;
assign newIndex1_fu_1152_p1 = indvars_iv2_reg_920;
assign newIndex2_fu_1236_p1 = indvars_iv2_reg_920;
assign newIndex3_fu_1013_p1 = tmp_6_reg_1438;
assign newIndex4_fu_1110_p1 = indvars_iv2_reg_920;
assign newIndex5_fu_1047_p1 = indvars_iv2_reg_920;
assign newIndex6_fu_1173_p1 = indvars_iv2_reg_920;
assign newIndex7_fu_1361_p1 = ap_reg_ppstg_tmp_8_reg_1693_pp1_it11;
assign newIndex8_fu_1131_p1 = indvars_iv2_reg_920;
assign newIndex9_fu_1068_p1 = indvars_iv2_reg_920;
assign newIndex_fu_1089_p1 = indvars_iv2_reg_920;
assign next_mul1_fu_1339_p2 = (phi_mul1_reg_954 + ap_const_lv21_667);
assign next_mul_fu_987_p2 = (phi_mul_reg_909 + ap_const_lv21_667);
assign tmp_1_fu_1009_p1 = grp_fu_993_p2[4:0];
assign tmp_2_fu_1378_p1 = arrayC_0_q0;
assign tmp_2_fu_1378_p10 = arrayC_9_q0;
assign tmp_2_fu_1378_p11 = grp_fu_1345_p2;
assign tmp_2_fu_1378_p2 = arrayC_1_q0;
assign tmp_2_fu_1378_p3 = arrayC_2_q0;
assign tmp_2_fu_1378_p4 = arrayC_3_q0;
assign tmp_2_fu_1378_p5 = arrayC_4_q0;
assign tmp_2_fu_1378_p6 = arrayC_5_q0;
assign tmp_2_fu_1378_p7 = arrayC_6_q0;
assign tmp_2_fu_1378_p8 = arrayC_7_q0;
assign tmp_2_fu_1378_p9 = arrayC_8_q0;
assign tmp_3_1_fu_1063_p2 = ($signed(i_4_cast_fu_1059_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_2_fu_1084_p2 = ($signed(i_4_1_cast_fu_1080_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_3_fu_1105_p2 = ($signed(i_4_2_cast_fu_1101_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_4_fu_1126_p2 = ($signed(i_4_3_cast_fu_1122_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_5_fu_1147_p2 = ($signed(i_4_4_cast_fu_1143_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_6_fu_1168_p2 = ($signed(i_4_5_cast_fu_1164_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_7_fu_1189_p2 = ($signed(i_4_6_cast_fu_1185_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_8_fu_1210_p2 = ($signed(i_4_7_cast_fu_1206_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_3_9_fu_1231_p2 = ($signed(i_4_8_cast_fu_1227_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_5_1_fu_1255_p2 = (arrayA_1_q0 + arrayB_1_q0);
assign tmp_5_2_fu_1262_p2 = (arrayA_2_q0 + arrayB_2_q0);
assign tmp_5_3_fu_1269_p2 = (arrayA_3_q0 + arrayB_3_q0);
assign tmp_5_4_fu_1276_p2 = (arrayA_4_q0 + arrayB_4_q0);
assign tmp_5_5_fu_1283_p2 = (arrayA_5_q0 + arrayB_5_q0);
assign tmp_5_6_fu_1290_p2 = (arrayA_6_q0 + arrayB_6_q0);
assign tmp_5_7_fu_1297_p2 = (arrayA_7_q0 + arrayB_7_q0);
assign tmp_5_8_fu_1304_p2 = (arrayA_8_q0 + arrayB_8_q0);
assign tmp_5_9_fu_1311_p2 = (arrayA_9_q0 + arrayB_9_q0);
assign tmp_5_fu_1248_p2 = (arrayA_0_q0 + arrayB_0_q0);
assign tmp_7_fu_1334_p2 = ($signed(i_2_cast1_fu_1330_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_fu_982_p2 = ($signed(i_cast3_fu_966_p1) < $signed(n)? 1'b1: 1'b0);
assign tmp_s_fu_1042_p2 = ($signed(i_1_cast2_fu_1038_p1) < $signed(n)? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    newIndex3_reg_1447[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex5_reg_1484[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex9_reg_1503[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex_reg_1522[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex4_reg_1541[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_1560[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex1_reg_1579[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_1598[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex10_reg_1617[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_1636[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex2_reg_1655[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end



endmodule //adder_top

