// Seed: 1963620388
module module_0 ();
  always @* begin
    disable id_1;
    if (1) begin
      if (id_1)
        assert (id_1 + id_1 - id_1);
        else begin
          if (id_1) begin
            id_1 = #1 id_1 & id_1;
          end else begin
            id_1 <= id_1;
          end
        end
    end
  end
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_9 = id_2 ==? 1;
  module_0();
endmodule
