<html><body><samp><pre>
<!@TC:1730889240>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: D:\libero11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: LAPTOP-4PVSALH1

# Wed Nov 06 18:34:00 2024

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1730889241> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1730889241> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="D:\libero11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1730889241> | Setting time resolution to ps
@N: : <a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\buf.vhd:24:7:24:10:@N::@XP_MSG">buf.vhd(24)</a><!@TM:1730889241> | Top entity is set to buf.
File C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\buf.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\buf.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="D:\libero11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1730889241> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\buf.vhd:24:7:24:10:@N:CD630:@XP_MSG">buf.vhd(24)</a><!@TM:1730889241> | Synthesizing work.buf.architecture_buf.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\buf.vhd:117:28:117:44:@W:CD434:@XP_MSG">buf.vhd(117)</a><!@TM:1730889241> | Signal idle_recive_down in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\signal_send.vhd:24:7:24:18:@N:CD630:@XP_MSG">signal_send.vhd(24)</a><!@TM:1730889241> | Synthesizing work.signal_send.architecture_signal_send.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\signal_send.vhd:73:28:73:36:@W:CD434:@XP_MSG">signal_send.vhd(73)</a><!@TM:1730889241> | Signal vld_send in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.signal_send.architecture_signal_send
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\single_recive.vhd:24:7:24:20:@N:CD630:@XP_MSG">single_recive.vhd(24)</a><!@TM:1730889241> | Synthesizing work.single_recive.architecture_single_recive.
Post processing for work.single_recive.architecture_single_recive
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\hdl\single_recive.vhd:64:1:64:3:@W:CL169:@XP_MSG">single_recive.vhd(64)</a><!@TM:1730889241> | Pruning unused register parity_check_4. Make sure that there are no unused intermediate registers.</font>
Post processing for work.buf.architecture_buf

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 119MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 06 18:34:01 2024

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1730889241> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 06 18:34:01 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 06 18:34:01 2024

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1730889242> | Running in 64-bit mode 
File C:\Users\YH\Desktop\RS422\RS4221106 - good\synthesis\synwork\buf_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 06 18:34:02 2024

###########################################################]
# Wed Nov 06 18:34:02 2024

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1730889243> | No constraint file specified. 
-<a href="C:\Users\YH\Desktop\RS422\RS4221106:@XP_FILE">RS4221106</a>
Printing clock  summary report in "C:\Users\YH\Desktop\RS422\RS4221106 - good\synthesis\buf_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1730889243> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1730889243> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start           Requested     Requested     Clock        Clock                   Clock
Clock           Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------
buf|sys_clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     311  
======================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\single_recive.vhd:64:1:64:3:@W:MT530:@XP_MSG">single_recive.vhd(64)</a><!@TM:1730889243> | Found inferred clock buf|sys_clk which controls 311 sequential elements including single_recive_0.data_recive[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1730889243> | Writing default property annotation file C:\Users\YH\Desktop\RS422\RS4221106 - good\synthesis\buf.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 06 18:34:03 2024

###########################################################]
# Wed Nov 06 18:34:03 2024

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1730889250> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1730889250> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\buf.vhd:154:2:154:4:@N:MO231:@XP_MSG">buf.vhd(154)</a><!@TM:1730889250> | Found counter in view:work.buf(architecture_buf) instance cnt_delay[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\buf.vhd:186:2:186:4:@N:MO231:@XP_MSG">buf.vhd(186)</a><!@TM:1730889250> | Found counter in view:work.buf(architecture_buf) instance cnt_send[30:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\buf.vhd:96:2:96:4:@N:MO231:@XP_MSG">buf.vhd(96)</a><!@TM:1730889250> | Found counter in view:work.buf(architecture_buf) instance cnt_recive[30:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\buf.vhd:129:2:129:4:@N:MO231:@XP_MSG">buf.vhd(129)</a><!@TM:1730889250> | Found counter in view:work.buf(architecture_buf) instance cnt_recive_end[9:0] 
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\buf.vhd:196:24:196:32:@N:MF238:@XP_MSG">buf.vhd(196)</a><!@TM:1730889250> | Found 8-bit incrementor, 'un18_data_send_buffer_1[7:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\single_recive.vhd:81:12:81:21:@N:MF238:@XP_MSG">single_recive.vhd(81)</a><!@TM:1730889250> | Found 12-bit incrementor, 'un7_cnt_1[11:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\signal_send.vhd:47:1:47:3:@N:MO231:@XP_MSG">signal_send.vhd(47)</a><!@TM:1730889250> | Found counter in view:work.signal_send(architecture_signal_send) instance cnt_end[9:0] 
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\yh\desktop\rs422\rs4221106 - good\hdl\signal_send.vhd:85:31:85:40:@N:MF238:@XP_MSG">signal_send.vhd(85)</a><!@TM:1730889250> | Found 12-bit incrementor, 'un7_cnt_1[11:0]'

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 139MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 155MB peak: 157MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                   
---------------------------------------------------------------
send_end / Q                   275                             
cnt_recive[0] / Q              29                              
cnt_recive[4] / Q              46                              
m29 / Y                        191                             
cnt_sendlde / Y                31                              
OVER_i_0_a2 / Y                75                              
data_all_4_i_o2_3[136] / Y     30                              
sys_rest_pad / Y               311 : 311 asynchronous set/reset
OVER_i_0_a2_20 / Y             55                              
OVER_i_0_a2_21 / Y             78                              
===============================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1730889250> | Promoting Net sys_rest_c on CLKBUF  sys_rest_pad  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1730889250> | Promoting Net sys_clk_c on CLKBUF  sys_clk_pad  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1730889250> | Promoting Net send_end on CLKINT  I_469  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1730889250> | Promoting Net cnt_recive_1_sqmuxa on CLKINT  I_470  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1730889250> | Promoting Net OVER_i_0_a2_21 on CLKINT  I_471  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1730889250> | Promoting Net OVER_i on CLKINT  I_472  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 155MB peak: 157MB)

Replicating Combinational Instance OVER_i_0_a2_20, fanout 55 segments 3
Replicating Combinational Instance data_all_4_i_o2_3[136], fanout 30 segments 2
Replicating Combinational Instance cnt_sendlde, fanout 31 segments 2
Replicating Sequential Instance cnt_recive[4], fanout 46 segments 2
Replicating Sequential Instance cnt_recive[0], fanout 29 segments 2

Added 0 Buffers
Added 6 Cells via replication
	Added 2 Sequential Cells via replication
	Added 4 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 155MB peak: 157MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 313 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:sys_clk@|E:cnt_recive_0[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       sys_clk             port                   313        cnt_recive_0[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 157MB)

Writing Analyst data base C:\Users\YH\Desktop\RS422\RS4221106 - good\synthesis\synwork\buf_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 157MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 143MB peak: 157MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 157MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1730889250> | Found inferred clock buf|sys_clk with period 10.00ns. Please declare a user-defined clock on object "p:sys_clk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Nov 06 18:34:10 2024
#


Top view:               buf
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1730889250> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1730889250> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -6.345

                   Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------
buf|sys_clk        100.0 MHz     61.2 MHz      10.000        16.345        -6.345     inferred     Inferred_clkgroup_0
======================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
buf|sys_clk  buf|sys_clk  |  10.000      -6.345  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: buf|sys_clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                Arrival           
Instance           Reference       Type         Pin     Net                Time        Slack 
                   Clock                                                                     
---------------------------------------------------------------------------------------------
cnt_recive[14]     buf|sys_clk     DFN1E0C0     Q       cnt_recive[14]     0.737       -6.345
cnt_recive[19]     buf|sys_clk     DFN1E0C0     Q       cnt_recive[19]     0.737       -6.215
cnt_recive[18]     buf|sys_clk     DFN1E0C0     Q       cnt_recive[18]     0.737       -6.076
cnt_recive[20]     buf|sys_clk     DFN1E0C0     Q       cnt_recive[20]     0.737       -5.959
cnt_send[1]        buf|sys_clk     DFN1E1C0     Q       cnt_send[1]        0.737       -5.935
cnt_send[13]       buf|sys_clk     DFN1E1C0     Q       cnt_send[13]       0.737       -5.914
cnt_send[15]       buf|sys_clk     DFN1E1C0     Q       cnt_send[15]       0.737       -5.803
cnt_send[16]       buf|sys_clk     DFN1E1C0     Q       cnt_send[16]       0.737       -5.798
cnt_recive[25]     buf|sys_clk     DFN1E0C0     Q       cnt_recive[25]     0.737       -5.718
cnt_send[17]       buf|sys_clk     DFN1E1C0     Q       cnt_send[17]       0.737       -5.702
=============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                       Required           
Instance                Reference       Type         Pin     Net                       Time         Slack 
                        Clock                                                                             
----------------------------------------------------------------------------------------------------------
data_all[77]            buf|sys_clk     DFN1E0C0     D       N_209                     9.461        -6.345
data_all[78]            buf|sys_clk     DFN1E0C0     D       N_207                     9.461        -6.345
data_all[79]            buf|sys_clk     DFN1E0C0     D       N_205                     9.461        -6.345
data_send_buffer[3]     buf|sys_clk     DFN1E0C0     D       data_send_buffer_3[3]     9.427        -5.935
data_send_buffer[4]     buf|sys_clk     DFN1E0C0     D       data_send_buffer_3[4]     9.427        -5.935
data_send_buffer[5]     buf|sys_clk     DFN1E0C0     D       data_send_buffer_3[5]     9.427        -5.935
data_send_buffer[7]     buf|sys_clk     DFN1E0C0     D       data_send_buffer_3[7]     9.427        -5.935
data_send_buffer[1]     buf|sys_clk     DFN1E0C0     D       data_send_buffer_3[1]     9.427        -5.935
data_all[73]            buf|sys_clk     DFN1E0C0     D       N_217                     9.461        -5.577
data_all[74]            buf|sys_clk     DFN1E0C0     D       N_215                     9.461        -5.577
==========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\YH\Desktop\RS422\RS4221106 - good\synthesis\buf.srr:srsfC:\Users\YH\Desktop\RS422\RS4221106 - good\synthesis\buf.srs:fp:22113:25497:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.345

    Number of logic level(s):                11
    Starting point:                          cnt_recive[14] / Q
    Ending point:                            data_all[77] / D
    The start point is clocked by            buf|sys_clk [rising] on pin CLK
    The end   point is clocked by            buf|sys_clk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
cnt_recive[14]                DFN1E0C0     Q        Out     0.737     0.737       -         
cnt_recive[14]                Net          -        -       1.526     -           7         
cnt_recive_RNIRF5Q[20]        NOR2         B        In      -         2.263       -         
cnt_recive_RNIRF5Q[20]        NOR2         Y        Out     0.646     2.909       -         
OVER_i_0_a2_21_3              Net          -        -       0.322     -           1         
cnt_recive_RNIU72O1[8]        NOR3A        A        In      -         3.231       -         
cnt_recive_RNIU72O1[8]        NOR3A        Y        Out     0.664     3.895       -         
OVER_i_0_a2_21_9              Net          -        -       0.322     -           1         
cnt_recive_RNIQD4G3[13]       NOR3C        C        In      -         4.216       -         
cnt_recive_RNIQD4G3[13]       NOR3C        Y        Out     0.666     4.882       -         
OVER_i_0_a2_21_12             Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6[10]       NOR2B        B        In      -         5.203       -         
cnt_recive_RNI7SJQ6[10]       NOR2B        Y        Out     0.516     5.720       -         
cnt_recive_RNI7SJQ6[10]       Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       A        In      -         6.041       -         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       Y        Out     0.174     6.215       -         
OVER_i_0_a2_21                Net          -        -       1.601     -           78        
cnt_recive_RNIGRC3A[15]       NOR2B        A        In      -         7.816       -         
cnt_recive_RNIGRC3A[15]       NOR2B        Y        Out     0.488     8.304       -         
cnt_recive_RNIGRC3A[15]       Net          -        -       0.322     -           1         
cnt_recive_RNIGRC3A_0[15]     CLKINT       A        In      -         8.625       -         
cnt_recive_RNIGRC3A_0[15]     CLKINT       Y        Out     0.174     8.799       -         
OVER_i                        Net          -        -       1.601     -           75        
cnt_recive_RNI2N5VB[4]        NOR2B        B        In      -         10.400      -         
cnt_recive_RNI2N5VB[4]        NOR2B        Y        Out     0.516     10.916      -         
un37_data_all[79]             Net          -        -       0.806     -           3         
cnt_recive_RNIP22TC[0]        OR2A         A        In      -         11.722      -         
cnt_recive_RNIP22TC[0]        OR2A         Y        Out     0.537     12.259      -         
N_409                         Net          -        -       1.526     -           7         
data_all_RNO_1[77]            NOR2A        A        In      -         13.785      -         
data_all_RNO_1[77]            NOR2A        Y        Out     0.627     14.413      -         
N_828                         Net          -        -       0.322     -           1         
data_all_RNO[77]              NOR3         C        In      -         14.734      -         
data_all_RNO[77]              NOR3         Y        Out     0.751     15.485      -         
N_209                         Net          -        -       0.322     -           1         
data_all[77]                  DFN1E0C0     D        In      -         15.807      -         
============================================================================================
Total path delay (propagation time + setup) of 16.345 is 7.035(43.0%) logic and 9.310(57.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.345

    Number of logic level(s):                11
    Starting point:                          cnt_recive[14] / Q
    Ending point:                            data_all[79] / D
    The start point is clocked by            buf|sys_clk [rising] on pin CLK
    The end   point is clocked by            buf|sys_clk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
cnt_recive[14]                DFN1E0C0     Q        Out     0.737     0.737       -         
cnt_recive[14]                Net          -        -       1.526     -           7         
cnt_recive_RNIRF5Q[20]        NOR2         B        In      -         2.263       -         
cnt_recive_RNIRF5Q[20]        NOR2         Y        Out     0.646     2.909       -         
OVER_i_0_a2_21_3              Net          -        -       0.322     -           1         
cnt_recive_RNIU72O1[8]        NOR3A        A        In      -         3.231       -         
cnt_recive_RNIU72O1[8]        NOR3A        Y        Out     0.664     3.895       -         
OVER_i_0_a2_21_9              Net          -        -       0.322     -           1         
cnt_recive_RNIQD4G3[13]       NOR3C        C        In      -         4.216       -         
cnt_recive_RNIQD4G3[13]       NOR3C        Y        Out     0.666     4.882       -         
OVER_i_0_a2_21_12             Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6[10]       NOR2B        B        In      -         5.203       -         
cnt_recive_RNI7SJQ6[10]       NOR2B        Y        Out     0.516     5.720       -         
cnt_recive_RNI7SJQ6[10]       Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       A        In      -         6.041       -         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       Y        Out     0.174     6.215       -         
OVER_i_0_a2_21                Net          -        -       1.601     -           78        
cnt_recive_RNIGRC3A[15]       NOR2B        A        In      -         7.816       -         
cnt_recive_RNIGRC3A[15]       NOR2B        Y        Out     0.488     8.304       -         
cnt_recive_RNIGRC3A[15]       Net          -        -       0.322     -           1         
cnt_recive_RNIGRC3A_0[15]     CLKINT       A        In      -         8.625       -         
cnt_recive_RNIGRC3A_0[15]     CLKINT       Y        Out     0.174     8.799       -         
OVER_i                        Net          -        -       1.601     -           75        
cnt_recive_RNI2N5VB[4]        NOR2B        B        In      -         10.400      -         
cnt_recive_RNI2N5VB[4]        NOR2B        Y        Out     0.516     10.916      -         
un37_data_all[79]             Net          -        -       0.806     -           3         
cnt_recive_RNIP22TC[0]        OR2A         A        In      -         11.722      -         
cnt_recive_RNIP22TC[0]        OR2A         Y        Out     0.537     12.259      -         
N_409                         Net          -        -       1.526     -           7         
data_all_RNO_1[79]            NOR2A        A        In      -         13.785      -         
data_all_RNO_1[79]            NOR2A        Y        Out     0.627     14.413      -         
N_824                         Net          -        -       0.322     -           1         
data_all_RNO[79]              NOR3         C        In      -         14.734      -         
data_all_RNO[79]              NOR3         Y        Out     0.751     15.485      -         
N_205                         Net          -        -       0.322     -           1         
data_all[79]                  DFN1E0C0     D        In      -         15.807      -         
============================================================================================
Total path delay (propagation time + setup) of 16.345 is 7.035(43.0%) logic and 9.310(57.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.345

    Number of logic level(s):                11
    Starting point:                          cnt_recive[14] / Q
    Ending point:                            data_all[78] / D
    The start point is clocked by            buf|sys_clk [rising] on pin CLK
    The end   point is clocked by            buf|sys_clk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
cnt_recive[14]                DFN1E0C0     Q        Out     0.737     0.737       -         
cnt_recive[14]                Net          -        -       1.526     -           7         
cnt_recive_RNIRF5Q[20]        NOR2         B        In      -         2.263       -         
cnt_recive_RNIRF5Q[20]        NOR2         Y        Out     0.646     2.909       -         
OVER_i_0_a2_21_3              Net          -        -       0.322     -           1         
cnt_recive_RNIU72O1[8]        NOR3A        A        In      -         3.231       -         
cnt_recive_RNIU72O1[8]        NOR3A        Y        Out     0.664     3.895       -         
OVER_i_0_a2_21_9              Net          -        -       0.322     -           1         
cnt_recive_RNIQD4G3[13]       NOR3C        C        In      -         4.216       -         
cnt_recive_RNIQD4G3[13]       NOR3C        Y        Out     0.666     4.882       -         
OVER_i_0_a2_21_12             Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6[10]       NOR2B        B        In      -         5.203       -         
cnt_recive_RNI7SJQ6[10]       NOR2B        Y        Out     0.516     5.720       -         
cnt_recive_RNI7SJQ6[10]       Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       A        In      -         6.041       -         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       Y        Out     0.174     6.215       -         
OVER_i_0_a2_21                Net          -        -       1.601     -           78        
cnt_recive_RNIGRC3A[15]       NOR2B        A        In      -         7.816       -         
cnt_recive_RNIGRC3A[15]       NOR2B        Y        Out     0.488     8.304       -         
cnt_recive_RNIGRC3A[15]       Net          -        -       0.322     -           1         
cnt_recive_RNIGRC3A_0[15]     CLKINT       A        In      -         8.625       -         
cnt_recive_RNIGRC3A_0[15]     CLKINT       Y        Out     0.174     8.799       -         
OVER_i                        Net          -        -       1.601     -           75        
cnt_recive_RNI2N5VB[4]        NOR2B        B        In      -         10.400      -         
cnt_recive_RNI2N5VB[4]        NOR2B        Y        Out     0.516     10.916      -         
un37_data_all[79]             Net          -        -       0.806     -           3         
cnt_recive_RNIP22TC[0]        OR2A         A        In      -         11.722      -         
cnt_recive_RNIP22TC[0]        OR2A         Y        Out     0.537     12.259      -         
N_409                         Net          -        -       1.526     -           7         
data_all_RNO_1[78]            NOR2A        A        In      -         13.785      -         
data_all_RNO_1[78]            NOR2A        Y        Out     0.627     14.413      -         
N_826                         Net          -        -       0.322     -           1         
data_all_RNO[78]              NOR3         C        In      -         14.734      -         
data_all_RNO[78]              NOR3         Y        Out     0.751     15.485      -         
N_207                         Net          -        -       0.322     -           1         
data_all[78]                  DFN1E0C0     D        In      -         15.807      -         
============================================================================================
Total path delay (propagation time + setup) of 16.345 is 7.035(43.0%) logic and 9.310(57.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.215

    Number of logic level(s):                11
    Starting point:                          cnt_recive[19] / Q
    Ending point:                            data_all[77] / D
    The start point is clocked by            buf|sys_clk [rising] on pin CLK
    The end   point is clocked by            buf|sys_clk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
cnt_recive[19]                DFN1E0C0     Q        Out     0.737     0.737       -         
cnt_recive[19]                Net          -        -       1.423     -           6         
cnt_recive_RNI7R4Q[18]        NOR2         B        In      -         2.160       -         
cnt_recive_RNI7R4Q[18]        NOR2         Y        Out     0.646     2.807       -         
OVER_i_0_a2_21_7              Net          -        -       0.322     -           1         
cnt_recive_RNI6E9K1[12]       NOR3A        A        In      -         3.128       -         
cnt_recive_RNI6E9K1[12]       NOR3A        Y        Out     0.664     3.792       -         
OVER_i_0_a2_21_11             Net          -        -       0.322     -           1         
cnt_recive_RNIDEFA3[10]       NOR3C        C        In      -         4.114       -         
cnt_recive_RNIDEFA3[10]       NOR3C        Y        Out     0.666     4.779       -         
OVER_i_0_a2_21_13             Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6[10]       NOR2B        A        In      -         5.101       -         
cnt_recive_RNI7SJQ6[10]       NOR2B        Y        Out     0.488     5.589       -         
cnt_recive_RNI7SJQ6[10]       Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       A        In      -         5.911       -         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       Y        Out     0.174     6.084       -         
OVER_i_0_a2_21                Net          -        -       1.601     -           78        
cnt_recive_RNIGRC3A[15]       NOR2B        A        In      -         7.685       -         
cnt_recive_RNIGRC3A[15]       NOR2B        Y        Out     0.488     8.173       -         
cnt_recive_RNIGRC3A[15]       Net          -        -       0.322     -           1         
cnt_recive_RNIGRC3A_0[15]     CLKINT       A        In      -         8.495       -         
cnt_recive_RNIGRC3A_0[15]     CLKINT       Y        Out     0.174     8.669       -         
OVER_i                        Net          -        -       1.601     -           75        
cnt_recive_RNI2N5VB[4]        NOR2B        B        In      -         10.269      -         
cnt_recive_RNI2N5VB[4]        NOR2B        Y        Out     0.516     10.786      -         
un37_data_all[79]             Net          -        -       0.806     -           3         
cnt_recive_RNIP22TC[0]        OR2A         A        In      -         11.592      -         
cnt_recive_RNIP22TC[0]        OR2A         Y        Out     0.537     12.129      -         
N_409                         Net          -        -       1.526     -           7         
data_all_RNO_1[77]            NOR2A        A        In      -         13.655      -         
data_all_RNO_1[77]            NOR2A        Y        Out     0.627     14.282      -         
N_828                         Net          -        -       0.322     -           1         
data_all_RNO[77]              NOR3         C        In      -         14.604      -         
data_all_RNO[77]              NOR3         Y        Out     0.751     15.355      -         
N_209                         Net          -        -       0.322     -           1         
data_all[77]                  DFN1E0C0     D        In      -         15.676      -         
============================================================================================
Total path delay (propagation time + setup) of 16.215 is 7.007(43.2%) logic and 9.208(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      15.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.215

    Number of logic level(s):                11
    Starting point:                          cnt_recive[19] / Q
    Ending point:                            data_all[79] / D
    The start point is clocked by            buf|sys_clk [rising] on pin CLK
    The end   point is clocked by            buf|sys_clk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
cnt_recive[19]                DFN1E0C0     Q        Out     0.737     0.737       -         
cnt_recive[19]                Net          -        -       1.423     -           6         
cnt_recive_RNI7R4Q[18]        NOR2         B        In      -         2.160       -         
cnt_recive_RNI7R4Q[18]        NOR2         Y        Out     0.646     2.807       -         
OVER_i_0_a2_21_7              Net          -        -       0.322     -           1         
cnt_recive_RNI6E9K1[12]       NOR3A        A        In      -         3.128       -         
cnt_recive_RNI6E9K1[12]       NOR3A        Y        Out     0.664     3.792       -         
OVER_i_0_a2_21_11             Net          -        -       0.322     -           1         
cnt_recive_RNIDEFA3[10]       NOR3C        C        In      -         4.114       -         
cnt_recive_RNIDEFA3[10]       NOR3C        Y        Out     0.666     4.779       -         
OVER_i_0_a2_21_13             Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6[10]       NOR2B        A        In      -         5.101       -         
cnt_recive_RNI7SJQ6[10]       NOR2B        Y        Out     0.488     5.589       -         
cnt_recive_RNI7SJQ6[10]       Net          -        -       0.322     -           1         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       A        In      -         5.911       -         
cnt_recive_RNI7SJQ6_0[10]     CLKINT       Y        Out     0.174     6.084       -         
OVER_i_0_a2_21                Net          -        -       1.601     -           78        
cnt_recive_RNIGRC3A[15]       NOR2B        A        In      -         7.685       -         
cnt_recive_RNIGRC3A[15]       NOR2B        Y        Out     0.488     8.173       -         
cnt_recive_RNIGRC3A[15]       Net          -        -       0.322     -           1         
cnt_recive_RNIGRC3A_0[15]     CLKINT       A        In      -         8.495       -         
cnt_recive_RNIGRC3A_0[15]     CLKINT       Y        Out     0.174     8.669       -         
OVER_i                        Net          -        -       1.601     -           75        
cnt_recive_RNI2N5VB[4]        NOR2B        B        In      -         10.269      -         
cnt_recive_RNI2N5VB[4]        NOR2B        Y        Out     0.516     10.786      -         
un37_data_all[79]             Net          -        -       0.806     -           3         
cnt_recive_RNIP22TC[0]        OR2A         A        In      -         11.592      -         
cnt_recive_RNIP22TC[0]        OR2A         Y        Out     0.537     12.129      -         
N_409                         Net          -        -       1.526     -           7         
data_all_RNO_1[79]            NOR2A        A        In      -         13.655      -         
data_all_RNO_1[79]            NOR2A        Y        Out     0.627     14.282      -         
N_824                         Net          -        -       0.322     -           1         
data_all_RNO[79]              NOR3         C        In      -         14.604      -         
data_all_RNO[79]              NOR3         Y        Out     0.751     15.355      -         
N_205                         Net          -        -       0.322     -           1         
data_all[79]                  DFN1E0C0     D        In      -         15.676      -         
============================================================================================
Total path delay (propagation time + setup) of 16.215 is 7.007(43.2%) logic and 9.208(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 157MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 157MB)

--------------------------------------------------------------------------------
Target Part: A3P1000_PQFP208_STD
<a name=cellReport17></a>Report for cell buf.architecture_buf</a>
  Core Cell usage:
              cell count     area count*area
              AND2     6      1.0        6.0
              AND3    24      1.0       24.0
               AO1   120      1.0      120.0
              AO1A    10      1.0       10.0
              AO1B     1      1.0        1.0
              AO1D    21      1.0       21.0
              AOI1    22      1.0       22.0
             AOI1B    13      1.0       13.0
               AX1     6      1.0        6.0
              AX1A     1      1.0        1.0
              AX1C     7      1.0        7.0
              AX1E     1      1.0        1.0
            CLKINT     4      0.0        0.0
               GND     3      0.0        0.0
               INV     2      1.0        2.0
               MX2     4      1.0        4.0
              MX2B     1      1.0        1.0
              MX2C     1      1.0        1.0
              NOR2   101      1.0      101.0
             NOR2A   104      1.0      104.0
             NOR2B   233      1.0      233.0
              NOR3   118      1.0      118.0
             NOR3A    86      1.0       86.0
             NOR3B    83      1.0       83.0
             NOR3C    97      1.0       97.0
               OA1     1      1.0        1.0
              OA1A     1      1.0        1.0
              OA1B    19      1.0       19.0
              OA1C    93      1.0       93.0
              OAI1     1      1.0        1.0
               OR2    17      1.0       17.0
              OR2A    32      1.0       32.0
              OR2B    11      1.0       11.0
               OR3    54      1.0       54.0
              OR3A     7      1.0        7.0
              OR3B     9      1.0        9.0
              OR3C     4      1.0        4.0
               VCC     3      0.0        0.0
               XA1     8      1.0        8.0
              XA1A     4      1.0        4.0
              XA1B    19      1.0       19.0
              XA1C    43      1.0       43.0
             XNOR2     4      1.0        4.0
              XOR2    59      1.0       59.0


            DFN1C0    54      1.0       54.0
          DFN1E0C0   214      1.0      214.0
          DFN1E0P0     2      1.0        2.0
          DFN1E1C0    41      1.0       41.0
            DFN1P0     2      1.0        2.0
                   -----          ----------
             TOTAL  1771              1761.0


  IO Cell usage:
              cell count
            CLKBUF     2
             INBUF     1
            OUTBUF     2
                   -----
             TOTAL     5


Core Cells         : 1761 of 24576 (7%)
IO Cells           : 5

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 33MB peak: 157MB)

Process took 0h:00m:07s realtime, 0h:00m:04s cputime
# Wed Nov 06 18:34:10 2024

###########################################################]

</pre></samp></body></html>
