
*** Running vivado
    with args -log ARM_MCU_CORTEXM3_AXI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ARM_MCU_CORTEXM3_AXI_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ARM_MCU_CORTEXM3_AXI_0_0.tcl -notrace
Command: synth_design -top ARM_MCU_CORTEXM3_AXI_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 423.879 ; gain = 117.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ARM_MCU_CORTEXM3_AXI_0_0' [e:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.srcs/sources_1/bd/ARM_MCU/ip/ARM_MCU_CORTEXM3_AXI_0_0/synth/ARM_MCU_CORTEXM3_AXI_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ARM_MCU_CORTEXM3_AXI_0_0' (123#1) [e:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.srcs/sources_1/bd/ARM_MCU/ip/ARM_MCU_CORTEXM3_AXI_0_0/synth/ARM_MCU_CORTEXM3_AXI_0_0.v:57]
WARNING: [Synth 8-3331] design cm3_rom_table has unconnected port PENABLE
WARNING: [Synth 8-3331] design cm3_cdc_connect__parameterized0 has unconnected port clk_launch
WARNING: [Synth 8-3331] design cm3_cdc_connect__parameterized0 has unconnected port clk_capture
WARNING: [Synth 8-3331] design cm3_cdc_connect has unconnected port clk_launch
WARNING: [Synth 8-3331] design cm3_cdc_connect has unconnected port clk_capture
WARNING: [Synth 8-3331] design cm3_tpiu_trace_clk has unconnected port clk
WARNING: [Synth 8-3331] design cm3_tpiu_trace_clk has unconnected port reset_n
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port clk
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port reset_n
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_port_size_decoded_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_port_size_decoded_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_port_size_decoded_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_uart_mode_i
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_swo_mode_i
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_valid_i
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[7]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port format_data_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[12]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[11]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[10]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[9]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[8]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[7]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port prg_baud_div_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_out has unconnected port baud_div_reset_i
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_valid_i
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id1_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id1_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id1_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id1_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id1_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id1_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id1_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[7]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo1_data_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id2_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id2_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id2_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id2_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id2_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id2_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port atb_id2_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[7]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port fifo2_data_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_formatter has unconnected port trigger_valid_i
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port clk
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port reset_n
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port pop_fifo_i
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port write_pointer_gray_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port write_pointer_gray_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port write_pointer_gray_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[7]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data0_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[7]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data1_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[7]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[6]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[5]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[4]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[3]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[2]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[1]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data2_i[0]
WARNING: [Synth 8-3331] design cm3_tpiu_trace_fifo has unconnected port fifo_data3_i[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 647.594 ; gain = 341.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 647.594 ; gain = 341.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 647.594 ; gain = 341.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.srcs/sources_1/bd/ARM_MCU/ip/ARM_MCU_CORTEXM3_AXI_0_0/ARM_MCU_CORTEXM3_AXI_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [e:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.srcs/sources_1/bd/ARM_MCU/ip/ARM_MCU_CORTEXM3_AXI_0_0/ARM_MCU_CORTEXM3_AXI_0_0.xdc] for cell 'inst'
Parsing XDC File [E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_CORTEXM3_AXI_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_CORTEXM3_AXI_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1039.027 ; gain = 12.348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.027 ; gain = 732.785
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             1100 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE1 |                             0100 |                             0010
                  iSTATE |                             0000 |                             0011
                 iSTATE0 |                             0010 |                             0100
                iSTATE12 |                             0011 |                             0101
                 iSTATE2 |                             0101 |                             1101
                 iSTATE4 |                             0111 |                             1011
                 iSTATE3 |                             1000 |                             1100
                 iSTATE8 |                             1001 |                             0111
                iSTATE11 |                             0110 |                             1000
                 iSTATE9 |                             1101 |                             1001
                 iSTATE5 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cm3_dpu_fetch_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE2 |                              111 |                              010
                 iSTATE1 |                              110 |                              011
                 iSTATE0 |                              101 |                              100
                 iSTATE3 |                              100 |                              101
                 iSTATE4 |                              011 |                              110
                 iSTATE6 |                              010 |                              111
                 iSTATE5 |                              000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'slv_state_reg' using encoding 'sequential' in module 'cm3_dap_ahb_ap_slv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_state_reg' using encoding 'sequential' in module 'cm3_dap_ahb_ap_mst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 | 0000000000000000000000000000000001 |                           000000
                 iSTATE2 | 0000000000000000000000000000000010 |                           000001
                  iSTATE | 0000000000000000000000000000000100 |                           000010
                iSTATE62 | 0000000000000000000000000000001000 |                           000011
                iSTATE46 | 0000000000000000000000000000010000 |                           000100
                iSTATE43 | 0000000000000000000000000000100000 |                           000101
                iSTATE41 | 0000000000000000000000000001000000 |                           000110
                iSTATE38 | 0000000000000000000000000010000000 |                           000111
                iSTATE44 | 0000000000000000000000000100000000 |                           001000
                iSTATE42 | 0000000000000000000000001000000000 |                           001001
                iSTATE39 | 0000000000000000000000010000000000 |                           001010
                iSTATE37 | 0000000000000000000000100000000000 |                           001011
                iSTATE22 | 0000000000000000000001000000000000 |                           001100
                iSTATE20 | 0000000000000000000010000000000000 |                           001101
                iSTATE19 | 0000000000000000000100000000000000 |                           001110
                iSTATE16 | 0000000000000000001000000000000000 |                           001111
                 iSTATE0 | 0000000000000000010000000000000000 |                           111111
                iSTATE18 | 0000000000000000100000000000000000 |                           100000
                iSTATE15 | 0000000000000001000000000000000000 |                           100001
                iSTATE11 | 0000000000000010000000000000000000 |                           100010
                 iSTATE9 | 0000000000000100000000000000000000 |                           100011
                iSTATE61 | 0000000000001000000000000000000000 |                           100100
                iSTATE59 | 0000000000010000000000000000000000 |                           100101
                iSTATE55 | 0000000000100000000000000000000000 |                           100110
                iSTATE53 | 0000000001000000000000000000000000 |                           100111
                iSTATE60 | 0000000010000000000000000000000000 |                           101000
                iSTATE57 | 0000000100000000000000000000000000 |                           101001
                iSTATE54 | 0000001000000000000000000000000000 |                           101010
                iSTATE50 | 0000010000000000000000000000000000 |                           101011
                iSTATE35 | 0000100000000000000000000000000000 |                           101100
                iSTATE34 | 0001000000000000000000000000000000 |                           101101
                iSTATE31 | 0010000000000000000000000000000000 |                           101110
                iSTATE29 | 0100000000000000000000000000000000 |                           101111
                iSTATE40 | 1000000000000000000000000000000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_cdc_check_reg' using encoding 'one-hot' in module 'DAPSwjWatcher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE15 |  0000000001000000000000000000000 |                            00000
                iSTATE11 |  0000000000000000000000000010000 |                            00001
                 iSTATE7 |  0000000000000000000000000001000 |                            00010
                 iSTATE5 |  0000000000000000100000000000000 |                            00011
                iSTATE28 |  0000000000000001000000000000000 |                            00100
                iSTATE27 |  1000000000000000000000000000000 |                            00101
                iSTATE20 |  0001000000000000000000000000000 |                            00110
                iSTATE18 |  0000001000000000000000000000000 |                            00111
                iSTATE25 |  0000010000000000000000000000000 |                            01000
                iSTATE16 |  0000000100000000000000000000000 |                            01010
                iSTATE14 |  0000000010000000000000000000000 |                            01011
                 iSTATE2 |  0000000000000000000000001000000 |                            01100
                 iSTATE9 |  0000000000000000000000010000000 |                            10000
                 iSTATE6 |  0000000000000010000000000000000 |                            10001
                 iSTATE4 |  0000000000000000010000000000000 |                            10010
                  iSTATE |  0000000000000000000000000000001 |                            11101
                iSTATE26 |  0000000000000000000000000000010 |                            11110
                 iSTATE3 |  0000000000000000000000100000000 |                            10011
                iSTATE23 |  0000000000000000000001000000000 |                            10100
                iSTATE21 |  0000000000000000000010000000000 |                            10101
                iSTATE13 |  0000000000000000000100000000000 |                            10110
                iSTATE12 |  0000000000000000001000000000000 |                            10111
                iSTATE29 |  0000000000010000000000000000000 |                            01111
                iSTATE24 |  0010000000000000000000000000000 |                            01001
                iSTATE17 |  0000000000100000000000000000000 |                            11001
                iSTATE10 |  0000000000001000000000000000000 |                            11010
                 iSTATE0 |  0000000000000000000000000000100 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'DAPSwDpProtocol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                             0011 |                             1111
                 iSTATE3 |                             0111 |                             1100
                 iSTATE9 |                             0110 |                             0111
                 iSTATE0 |                             0010 |                             0100
                iSTATE13 |                             0100 |                             1110
                 iSTATE5 |                             1100 |                             1010
                 iSTATE8 |                             1101 |                             1001
                 iSTATE4 |                             1010 |                             1011
                iSTATE10 |                             1011 |                             1000
                 iSTATE2 |                             0101 |                             1101
                iSTATE11 |                             1111 |                             0110
                 iSTATE1 |                             1000 |                             0010
                 iSTATE6 |                             1001 |                             0001
                  iSTATE |                             0000 |                             0011
                 iSTATE7 |                             0001 |                             0000
                iSTATE14 |                             1110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'JTAGcurr_reg' using encoding 'sequential' in module 'DAPJtagDpProtocol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                               00
                 iSTATE1 |                               11 |                               01
                  iSTATE |                               10 |                               11
                 iSTATE2 |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'APBcurr_reg' using encoding 'sequential' in module 'DAPSwDpApbIf'
reason is address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal genblk3[1].ram_block_reg was recognized as a true dual port RAM template.
reason is address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal genblk3[1].ram_block_reg was recognized as a true dual port RAM template.
Block RAM genblk3[1].ram_block_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM genblk3[1].ram_block_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1039.027 ; gain = 732.785
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_connect_read_pointer1_gray' (cm3_cdc_connect) to 'inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_connect_read_pointer2_gray'
INFO: [Synth 8-223] decloning instance 'inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_connect_write_pointer1_gray' (cm3_cdc_connect) to 'inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_connect_write_pointer2_gray'

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |CORTEXM3__GB0            |           1|     37122|
|2     |CORTEXM3__GB1            |           1|     28688|
|3     |CORTEXM3INTEGRATION__GC0 |           1|      4390|
|4     |CortexM3DbgAXI__GC0      |           1|      2188|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 6     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 3     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 12    
	   2 Input     10 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 37    
+---XORs : 
	                2 Bit    Wide XORs := 3     
+---Registers : 
	               48 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 47    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 6     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 31    
	                2 Bit    Registers := 53    
	                1 Bit    Registers := 459   
+---RAMs : 
	             256K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     35 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	  34 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 36    
	   3 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 103   
	   8 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 4     
	  18 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	 144 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 5     
	  45 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  32 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 45    
	   5 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	  34 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 28    
	  10 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	  24 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 7     
	  14 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 112   
	  17 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 603   
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 8     
	  20 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 10    
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 183   
	   5 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 6     
	  24 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 153   
	   5 Input      1 Bit        Muxes := 12    
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 60    
	  21 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cm3_ppb_ahb_to_apb 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module cm3_dwt_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dwt_comp 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_dpu_fetch_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module cm3_dpu_fetch_ahbintf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module cm3_dpu_32bit_dec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module cm3_dpu_br_dec 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module cm3_dpu_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cm3_dpu_exec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cm3_dpu_status 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module cm3_dpu_alu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dpu_alu_bshift 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_dpu_alu_srtdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module cm3_dpu_alu_dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module cm3_dpu_lsu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 28    
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 16    
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
Module cm3_dpu_lsu_ahbintf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	  18 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  32 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module cm3_dpu_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	               30 Bit    Registers := 2     
Module cm3_dpu_regbank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cm3_dpu_etmintf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cm3_dap_ahb_ap_slv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 17    
	   8 Input      3 Bit        Muxes := 9     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cm3_dap_ahb_ap_mst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cm3_dap_ahb_ap_sync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_mtx_input_stage_dcore 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module cm3_mtx_input_stage_icore 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module cm3_mtx_input_stage_dap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
Module cm3_mtx_decode_dcore 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module cm3_mtx_decode_icore 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_mtx_decode_dap 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module cm3_mtx_bit_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module cm3_mtx_output_stage_icode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module cm3_mtx_output_stage_dcode 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module cm3_mtx_output_stage_sys 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module cm3_mtx_output_stage_ppb 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module cm3_mpu_region__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_region__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_region__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_region__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_region__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_region__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_region__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_region 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_mpu_regions 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module cm3_mpu_default 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module cm3_nvic_ppb_intf 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	 144 Input     32 Bit        Muxes := 1     
Module cm3_nvic_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_nvic_int_state 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 50    
Module cm3_nvic_cell__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized1__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_main 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_ppb_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module cm3_fpb 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
Module cm3_sync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_itm_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_itm_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module CORTEXM3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cm3_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_sync__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_sync__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPSwjWatcher 
Detailed RTL Component Info : 
+---Muxes : 
	  34 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 36    
	  34 Input      6 Bit        Muxes := 1     
Module DAPSwDpProtocol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  45 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	  27 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module DAPJtagDpProtocol 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     35 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module DAPDpIMux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module DAPSwDpApbIf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module DAPDpEnSync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpEnSync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_etm_trc_en 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_tpiu_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cm3_tpiu_formatter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cm3_cdc_capt_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_rom_table 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
Module CORTEXM3INTEGRATION 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module AhbToAxiHtransSquelch__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module AhbToAxiStrbGen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module A11AhbLiteMToAxi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module cm3_code_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module AhbToAxiHtransSquelch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module AhbToAxiStrbGen 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module A11AhbLiteMToAxi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module cmsdk_ahb_to_sram__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module cmsdk_ahb_to_sram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module X_TCMDBG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 2     
Module X_TCMDBG__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 2     
Module CortexM3DbgAXI 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_res_ex, operation Mode is: A*B.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: Generating DSP mul_res_ex, operation Mode is: A*B.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: Generating DSP mul_res_ex, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
INFO: [Synth 8-5546] ROM "stack_regs_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdata_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_cm3_rom_table/apb_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]' (FDCE) to 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_dpu/\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf /\sp_offset_sel_ex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_regbank/\rf_pc_fwd_ex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/uCORTEXM3i_1/u_cm3_bus_matrix/\u_cm3_mtx_bit_master/unalign_prot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_bus_matrix/\u_cm3_mtx_bit_master/dap_master_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_ex_reg[7]' (FDCE) to 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_ex_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_dpu/\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf /\fault_lsu_bus_ex_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_dpu/\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl /\instr_lsu_ctl_ex_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_cm3_dwt_comp0/data_match_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_dist_sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dwt/u_dwt_apb_if/dwt_pc_cycle_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/dap_ahb_htrans_reg[0] )
WARNING: [Synth 8-3332] Sequential element (u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[8]) is unused and will be removed from module cm3_dpu_alu.
WARNING: [Synth 8-3332] Sequential element (instr_lsu_ctl_ex_reg[15]) is unused and will be removed from module cm3_dpu_lsu_ctl.
WARNING: [Synth 8-3332] Sequential element (instr_lsu_ctl_ex_reg[8]) is unused and will be removed from module cm3_dpu_lsu_ctl.
WARNING: [Synth 8-3332] Sequential element (instr_lsu_ctl_ex_reg[7]) is unused and will be removed from module cm3_dpu_lsu_ctl.
WARNING: [Synth 8-3332] Sequential element (instr_lsu_ctl_ex_reg[4]) is unused and will be removed from module cm3_dpu_lsu_ctl.
WARNING: [Synth 8-3332] Sequential element (instr_lsu_ctl_ex_reg[2]) is unused and will be removed from module cm3_dpu_lsu_ctl.
WARNING: [Synth 8-3332] Sequential element (instr_lsu_ctl_ex_reg[1]) is unused and will be removed from module cm3_dpu_lsu_ctl.
WARNING: [Synth 8-3332] Sequential element (instr_lsu_ctl_ex_reg[0]) is unused and will be removed from module cm3_dpu_lsu_ctl.
WARNING: [Synth 8-3332] Sequential element (sp_offset_sel_ex_reg[2]) is unused and will be removed from module cm3_dpu_lsu_ahbintf.
WARNING: [Synth 8-3332] Sequential element (fault_lsu_bus_ex_reg[4]) is unused and will be removed from module cm3_dpu_lsu_ahbintf.
WARNING: [Synth 8-3332] Sequential element (rf_pc_fwd_ex_reg[0]) is unused and will be removed from module cm3_dpu_regbank.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_input_stage_dap/split_trans_reg) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/dap_master_reg_reg[1]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/unalign_prot_reg[0]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_input_stage_icore/split_trans_reg) is unused and will be removed from module cm3_bus_matrix.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/\u_cm3_fpb/fp_comp2_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/\u_cm3_fpb/fp_comp3_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/\u_cm3_fpb/fp_comp4_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/\u_cm3_fpb/fp_comp5_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_reg/fpccr_hfrdy_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_reg/lockup_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[5]' (FDCE) to 'inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[6]' (FDCE) to 'inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/\int_nxt_isr_reg[7] )
WARNING: [Synth 8-3332] Sequential element (int_nxt_isr_reg[7]) is unused and will be removed from module cm3_nvic_main.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_ppb_intf/rev_px_value_reg[3]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_ppb_intf/rev_px_value_reg[2]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_ppb_intf/rev_px_value_reg[1]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_ppb_intf/rev_px_value_reg[0]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/fpccr_hfrdy_reg) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/lockup_reg[1]) is unused and will be removed from module cm3_nvic.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_CORTEXM3INTEGRATIONi_3/\uDAPSWJDP/uDAPSwDpSync/uCDBGRSTACK/sync_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/u_CORTEXM3INTEGRATIONi_3/uDAPSWJDP/uDAPSwDpSync/uCDBGRSTACK/sync2_reg_reg' (FDC) to 'inst/u_CORTEXM3INTEGRATIONi_3/uDAPSWJDP/uDAPSwDpSync/uCDBGRSTACK/sync_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_CORTEXM3INTEGRATIONi_3/\uDAPSWJDP/uDAPSwDpSync/uCDBGRSTACK/sync_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/APROT_reg[1]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/Exclusive_reg'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[2]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALOCK_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[0]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/Exclusive_reg )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/Exclusive_reg' (FDCE) to 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/APROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/APROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[2]' (FDCE) to 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALOCK_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[0]' (FDCE) to 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_1/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_trans_rtn/d_sync1_reg' (FDC) to 'inst/uCORTEXM3i_1/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_1/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[0]' (FDCE) to 'inst/uCORTEXM3i_1/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_ex_reg[6]' (FDCE) to 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_ex_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_ex_reg[8]' (FDCE) to 'inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_ex_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_dpu/\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf /\fault_lsu_bus_ex_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_dpu/u_cm3_dpu_etmintf/etm_stall_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/\u_cm3_ppb_ahb_to_apb/err_resp_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_bus_matrix/\u_cm3_mtx_input_stage_dcore/mpu_canceld_reg_reg )
WARNING: [Synth 8-3332] Sequential element (u_cm3_dpu_fetch_ahbintf/iflush_detected_reg) is unused and will be removed from module cm3_dpu_fetch.
WARNING: [Synth 8-3332] Sequential element (instr_br_ccpass_ex_reg) is unused and will be removed from module cm3_dpu_br_dec.
WARNING: [Synth 8-3332] Sequential element (fault_lsu_bus_ex_reg[5]) is unused and will be removed from module cm3_dpu_lsu_ahbintf.
WARNING: [Synth 8-3332] Sequential element (pc_chng_reg_reg) is unused and will be removed from module cm3_dpu_etmintf.
WARNING: [Synth 8-3332] Sequential element (pc_indir_reg_reg) is unused and will be removed from module cm3_dpu_etmintf.
WARNING: [Synth 8-3332] Sequential element (instr_isb_reg_reg) is unused and will be removed from module cm3_dpu_etmintf.
WARNING: [Synth 8-3332] Sequential element (etm_intstat_reg[2]) is unused and will be removed from module cm3_dpu_etmintf.
WARNING: [Synth 8-3332] Sequential element (etm_intstat_reg[1]) is unused and will be removed from module cm3_dpu_etmintf.
WARNING: [Synth 8-3332] Sequential element (etm_intstat_reg[0]) is unused and will be removed from module cm3_dpu_etmintf.
WARNING: [Synth 8-3332] Sequential element (etm_stall_reg) is unused and will be removed from module cm3_dpu_etmintf.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_input_stage_dcore/mpu_unalign_lookup_reg) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_input_stage_dcore/mpu_canceld_reg_reg) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/dap_master_reg_reg[0]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/unalign_cancel_reg) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/unalign_mem_attr_reg[1]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/unalign_mem_attr_reg[0]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/addrbuf_mem_attr_reg[1]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/addrbuf_mem_attr_reg[0]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/write_buff_hold_reg) is unused and will be removed from module cm3_bus_matrix.
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[0]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[1]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[3]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[1]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[2]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[2]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[3]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[29]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[30]' (FDCE) to 'inst/i_0/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[1]' (FDCE) to 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[2]' (FDCE) to 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1]' (FDCE) to 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[2]' (FDCE) to 'inst/i_0/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[2]' (FDC) to 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[3]' (FDC) to 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[5]' (FDC) to 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[4]' (FDC) to 'inst/uCORTEXM3i_2/u_cm3_ppb_decoder/ppb_lock_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/\u_cm3_ppb_decoder/ppb_lock_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_reg/slp_forced_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/\u_cm3_nvic_reg/data_be8_reg )
INFO: [Synth 8-3886] merging instance 'inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/force_int_addr_reg' (FDCE) to 'inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/force_int_pulse_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_2/u_cm3_nvic/u_cm3_nvic_main/force_int_pulse_reg)
WARNING: [Synth 8-3332] Sequential element (force_int_pulse_reg) is unused and will be removed from module cm3_nvic_main.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/data_be8_reg) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/fsr_min_reg[11]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/fsr_min_reg[5]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/fsr_min_reg[4]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/fsr_min_reg[3]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/fsr_min_reg[2]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/fsr_min_reg[1]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[31]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[30]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[29]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[28]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[27]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[26]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[25]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[24]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[23]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[22]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[21]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[20]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[19]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[18]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[17]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[16]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[15]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[14]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[13]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[12]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[11]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[10]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[9]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[8]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[7]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[6]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[5]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[4]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[3]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[2]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[1]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/afsr_reg[0]) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/slp_forced_reg) is unused and will be removed from module cm3_nvic.
WARNING: [Synth 8-3332] Sequential element (u_cm3_nvic_reg/slp_hold_ack_q_reg) is unused and will be removed from module cm3_nvic.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_bus_matrix/\u_cm3_mtx_bit_master/addrbuf_size_bb_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/uCORTEXM3i_1/u_cm3_bus_matrix/\u_cm3_mtx_bit_master/addrbuf_size_bb_reg[0] )
WARNING: [Synth 8-3332] Sequential element (lsu_be8_valid_ex_reg) is unused and will be removed from module cm3_dpu_lsu_ahbintf.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/addrbuf_size_bb_reg[1]) is unused and will be removed from module cm3_bus_matrix.
WARNING: [Synth 8-3332] Sequential element (u_cm3_mtx_bit_master/addrbuf_size_bb_reg[0]) is unused and will be removed from module cm3_bus_matrix.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:02:21 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|X_TCMDBG:                 | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|X_TCMDBG__parameterized0: | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cm3_dpu_alu_dp | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cm3_dpu_alu_dp | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cm3_dpu_alu_dp | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |CORTEXM3__GB0            |           1|     28359|
|2     |CORTEXM3__GB1            |           1|      5956|
|3     |CORTEXM3INTEGRATION__GC0 |           1|      2512|
|4     |CortexM3DbgAXI__GC0      |           1|      1099|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:02:29 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:02:29 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|X_TCMDBG:                 | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|X_TCMDBG__parameterized0: | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |CORTEXM3__GB0            |           1|     28359|
|2     |CORTEXM3__GB1            |           1|      5956|
|3     |CORTEXM3INTEGRATION__GC0 |           1|      2512|
|4     |CortexM3DbgAXI__GC0      |           1|      1099|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dbgen/d_sync1_reg' (FDC) to 'inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/d_sync1_reg'
INFO: [Synth 8-3886] merging instance 'inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dbgen/q_reg' (FDC) to 'inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/q_reg'
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_itcm/genblk3[1].ram_block_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/u_x_dtcm/genblk3[1].ram_block_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:02:32 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg is being inverted and renamed to u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:02:33 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:02:33 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:02:34 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:02:34 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:02:34 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:02:34 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   169|
|2     |DSP48E1  |     3|
|3     |LUT1     |   121|
|4     |LUT2     |   810|
|5     |LUT3     |  1027|
|6     |LUT4     |  1373|
|7     |LUT5     |  2153|
|8     |LUT6     |  5241|
|9     |MUXF7    |   138|
|10    |MUXF8    |     4|
|11    |RAMB36E1 |    16|
|12    |FDCE     |  1698|
|13    |FDPE     |    36|
|14    |FDRE     |  1188|
|15    |FDSE     |    19|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------------------+------+
|      |Instance                                  |Module                                         |Cells |
+------+------------------------------------------+-----------------------------------------------+------+
|1     |top                                       |                                               | 13996|
|2     |  inst                                    |CortexM3DbgAXI                                 | 13996|
|3     |    u_CORTEXM3INTEGRATION                 |CORTEXM3INTEGRATION                            | 13537|
|4     |      uCORTEXM3                           |CORTEXM3                                       | 12391|
|5     |        u_cm3_bus_matrix                  |cm3_bus_matrix                                 |  1344|
|6     |          u_cm3_mtx_bit_master            |cm3_mtx_bit_master                             |  1114|
|7     |          u_cm3_mtx_decode_dap            |cm3_mtx_decode_dap                             |    78|
|8     |          u_cm3_mtx_decode_dcore          |cm3_mtx_decode_dcore                           |    11|
|9     |          u_cm3_mtx_decode_icore          |cm3_mtx_decode_icore                           |    10|
|10    |          u_cm3_mtx_input_stage_dap       |cm3_mtx_input_stage_dap                        |     1|
|11    |          u_cm3_mtx_input_stage_dcore     |cm3_mtx_input_stage_dcore                      |     9|
|12    |          u_cm3_mtx_input_stage_icore     |cm3_mtx_input_stage_icore                      |     9|
|13    |          u_cm3_mtx_output_stage_dcode    |cm3_mtx_output_stage_dcode                     |     3|
|14    |          u_cm3_mtx_output_stage_ppb      |cm3_mtx_output_stage_ppb                       |   106|
|15    |          u_cm3_mtx_output_stage_sys      |cm3_mtx_output_stage_sys                       |     3|
|16    |        u_cm3_dap_ahb_ap                  |cm3_dap_ahb_ap                                 |   305|
|17    |          u_cm3_dap_ahb_ap_mst            |cm3_dap_ahb_ap_mst                             |   122|
|18    |          u_cm3_dap_ahb_ap_slv            |cm3_dap_ahb_ap_slv                             |   162|
|19    |          u_cm3_dap_ahb_ap_sync_end_trans |cm3_dap_ahb_ap_sync__parameterized0__xdcDup__1 |     3|
|20    |          u_cm3_dap_ahb_ap_sync_habort    |cm3_dap_ahb_ap_sync__xdcDup__1                 |    10|
|21    |          u_cm3_dap_ahb_ap_sync_htrans    |cm3_dap_ahb_ap_sync__parameterized0__xdcDup__2 |     3|
|22    |          u_cm3_dap_ahb_ap_sync_idle      |cm3_dap_ahb_ap_sync__xdcDup__2                 |     2|
|23    |          u_cm3_dap_ahb_ap_sync_tra       |cm3_dap_ahb_ap_sync                            |     2|
|24    |          u_cm3_dap_ahb_ap_sync_trans_rtn |cm3_dap_ahb_ap_sync__parameterized0            |     1|
|25    |        u_cm3_dpu                         |cm3_dpu                                        |  8218|
|26    |          u_cm3_dpu_alu                   |cm3_dpu_alu                                    |  2132|
|27    |            u_cm3_dpu_alu_ctl             |cm3_dpu_alu_ctl                                |  1758|
|28    |            u_cm3_dpu_alu_dp              |cm3_dpu_alu_dp                                 |   374|
|29    |          u_cm3_dpu_dec                   |cm3_dpu_dec                                    |   116|
|30    |            u_cm3_dpu_br_dec              |cm3_dpu_br_dec                                 |   100|
|31    |          u_cm3_dpu_etmintf               |cm3_dpu_etmintf                                |    58|
|32    |          u_cm3_dpu_exec                  |cm3_dpu_exec                                   |   337|
|33    |          u_cm3_dpu_fetch                 |cm3_dpu_fetch                                  |  1969|
|34    |            u_cm3_dpu_fetch_ahbintf       |cm3_dpu_fetch_ahbintf                          |  1595|
|35    |            u_cm3_dpu_fetch_ctl           |cm3_dpu_fetch_ctl                              |   374|
|36    |          u_cm3_dpu_lsu                   |cm3_dpu_lsu                                    |  2295|
|37    |            u_cm3_dpu_lsu_ahbintf         |cm3_dpu_lsu_ahbintf                            |   665|
|38    |            u_cm3_dpu_lsu_ctl             |cm3_dpu_lsu_ctl                                |  1629|
|39    |          u_cm3_dpu_regbank               |cm3_dpu_regbank                                |  1132|
|40    |            u_cm3_dpu_regfile             |cm3_dpu_regfile                                |   885|
|41    |          u_cm3_dpu_status                |cm3_dpu_status                                 |   179|
|42    |        u_cm3_dwt                         |cm3_dwt                                        |   203|
|43    |          u_cm3_dwt_comp0                 |cm3_dwt_comp                                   |     7|
|44    |          u_dwt_apb_if                    |cm3_dwt_apb_if                                 |   196|
|45    |        u_cm3_fpb                         |cm3_fpb                                        |   177|
|46    |        u_cm3_mpu                         |cm3_mpu                                        |    16|
|47    |          u_cm3_mpu_default               |cm3_mpu_default                                |    16|
|48    |        u_cm3_nvic                        |cm3_nvic                                       |  2051|
|49    |          u_cm3_nvic_main                 |cm3_nvic_main                                  |   582|
|50    |            u_cm3_nvic_int_state          |cm3_nvic_int_state                             |   472|
|51    |          u_cm3_nvic_ppb_intf             |cm3_nvic_ppb_intf                              |   581|
|52    |          u_cm3_nvic_reg                  |cm3_nvic_reg                                   |   888|
|53    |        u_cm3_ppb_ahb_to_apb              |cm3_ppb_ahb_to_apb                             |    26|
|54    |        u_cm3_ppb_decoder                 |cm3_ppb_decoder                                |    47|
|55    |        u_cm3_sync_dbg_en                 |cm3_sync__xdcDup__1                            |     4|
|56    |      uDAPSWJDP                           |DAPSWJDP                                       |  1110|
|57    |        uDAPDpApbSync                     |DAPDpApbSync                                   |     4|
|58    |          uSyncBusAbort                   |DAPDpEnSync__xdcDup__1                         |     2|
|59    |          uSyncBusReq                     |DAPDpEnSync                                    |     2|
|60    |        uDAPDpApbIf                       |DAPSwDpApbIf                                   |   151|
|61    |        uDAPDpIMux                        |DAPDpIMux                                      |     4|
|62    |        uDAPJtagDpProtocol                |DAPJtagDpProtocol                              |   298|
|63    |        uDAPSwDpProtocol                  |DAPSwDpProtocol                                |   562|
|64    |        uDAPSwDpSync                      |DAPSwDpSync                                    |     9|
|65    |          uCDBGPWRUPACK                   |DAPDpSync__xdcDup__1                           |     4|
|66    |          uCSYSPWRUPACK                   |DAPDpSync__xdcDup__3                           |     2|
|67    |          uSyncBusAck                     |DAPDpSync                                      |     3|
|68    |        uDAPSwjWatcher                    |DAPSwjWatcher                                  |    82|
|69    |      u_cm3_rom_table                     |cm3_rom_table                                  |    27|
|70    |      u_cm3_sync_dappwrup                 |cm3_sync__xdcDup__2                            |     3|
|71    |    u_c_AhbSToAxi                         |AhbSToAxi                                      |   100|
|72    |      uA11AhbLiteMToAxi                   |A11AhbLiteMToAxi_2                             |    99|
|73    |      uHtransSquelch                      |AhbToAxiHtransSquelch                          |     1|
|74    |    u_cm3_code_mux                        |cm3_code_mux                                   |     2|
|75    |    u_cmsdk_ahb_to_dtcm                   |cmsdk_ahb_to_sram                              |   125|
|76    |    u_cmsdk_ahb_to_itcm                   |cmsdk_ahb_to_sram_0                            |   113|
|77    |    u_s_AhbSToAxi                         |AhbSToAxi_1                                    |   100|
|78    |      uA11AhbLiteMToAxi                   |A11AhbLiteMToAxi                               |   100|
|79    |    u_x_dtcm                              |X_TCMDBG__parameterized0                       |     8|
|80    |    u_x_itcm                              |X_TCMDBG                                       |     8|
+------+------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:02:34 . Memory (MB): peak = 1589.383 ; gain = 1283.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:02:27 . Memory (MB): peak = 1589.383 ; gain = 891.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:02:35 . Memory (MB): peak = 1589.383 ; gain = 1283.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
284 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:02:38 . Memory (MB): peak = 1589.383 ; gain = 1294.141
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_CORTEXM3_AXI_0_0_synth_1/ARM_MCU_CORTEXM3_AXI_0_0.dcp' has been generated.
