#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002779bc7fea0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000002779bcb8240_0 .net "PC", 31 0, v000002779bcb47a0_0;  1 drivers
v000002779bcb84c0_0 .var "clk", 0 0;
v000002779bcb8e20_0 .net "clkout", 0 0, L_000002779bcbda50;  1 drivers
v000002779bcb89c0_0 .net "cycles_consumed", 31 0, v000002779bcb9640_0;  1 drivers
v000002779bcb8560_0 .var "rst", 0 0;
S_000002779bc801c0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000002779bc7fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002779bc92c60 .param/l "RType" 0 4 2, C4<000000>;
P_000002779bc92c98 .param/l "add" 0 4 5, C4<100000>;
P_000002779bc92cd0 .param/l "addi" 0 4 8, C4<001000>;
P_000002779bc92d08 .param/l "addu" 0 4 5, C4<100001>;
P_000002779bc92d40 .param/l "and_" 0 4 5, C4<100100>;
P_000002779bc92d78 .param/l "andi" 0 4 8, C4<001100>;
P_000002779bc92db0 .param/l "beq" 0 4 10, C4<000100>;
P_000002779bc92de8 .param/l "bne" 0 4 10, C4<000101>;
P_000002779bc92e20 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002779bc92e58 .param/l "j" 0 4 12, C4<000010>;
P_000002779bc92e90 .param/l "jal" 0 4 12, C4<000011>;
P_000002779bc92ec8 .param/l "jr" 0 4 6, C4<001000>;
P_000002779bc92f00 .param/l "lw" 0 4 8, C4<100011>;
P_000002779bc92f38 .param/l "nor_" 0 4 5, C4<100111>;
P_000002779bc92f70 .param/l "or_" 0 4 5, C4<100101>;
P_000002779bc92fa8 .param/l "ori" 0 4 8, C4<001101>;
P_000002779bc92fe0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002779bc93018 .param/l "sll" 0 4 6, C4<000000>;
P_000002779bc93050 .param/l "slt" 0 4 5, C4<101010>;
P_000002779bc93088 .param/l "slti" 0 4 8, C4<101010>;
P_000002779bc930c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002779bc930f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002779bc93130 .param/l "subu" 0 4 5, C4<100011>;
P_000002779bc93168 .param/l "sw" 0 4 8, C4<101011>;
P_000002779bc931a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002779bc931d8 .param/l "xori" 0 4 8, C4<001110>;
L_000002779bcbdf90 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbe000 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbe150 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbdeb0 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbe690 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbe3f0 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbe770 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbe070 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbda50 .functor OR 1, v000002779bcb84c0_0, v000002779bc87b60_0, C4<0>, C4<0>;
L_000002779bcbdc80 .functor OR 1, L_000002779bd43840, L_000002779bd43a20, C4<0>, C4<0>;
L_000002779bcbe1c0 .functor AND 1, L_000002779bd44c40, L_000002779bd43ac0, C4<1>, C4<1>;
L_000002779bcbdac0 .functor NOT 1, v000002779bcb8560_0, C4<0>, C4<0>, C4<0>;
L_000002779bcbe620 .functor OR 1, L_000002779bd42ee0, L_000002779bd42f80, C4<0>, C4<0>;
L_000002779bcbe700 .functor OR 1, L_000002779bcbe620, L_000002779bd43200, C4<0>, C4<0>;
L_000002779bcbe380 .functor OR 1, L_000002779bd43ca0, L_000002779bd559a0, C4<0>, C4<0>;
L_000002779bcbdb30 .functor AND 1, L_000002779bd43520, L_000002779bcbe380, C4<1>, C4<1>;
L_000002779bcbd9e0 .functor OR 1, L_000002779bd56d00, L_000002779bd56bc0, C4<0>, C4<0>;
L_000002779bcbe7e0 .functor AND 1, L_000002779bd56a80, L_000002779bcbd9e0, C4<1>, C4<1>;
L_000002779bcbe2a0 .functor NOT 1, L_000002779bcbda50, C4<0>, C4<0>, C4<0>;
v000002779bcb4340_0 .net "ALUOp", 3 0, v000002779bc882e0_0;  1 drivers
v000002779bcb51a0_0 .net "ALUResult", 31 0, v000002779bcb4b60_0;  1 drivers
v000002779bcb43e0_0 .net "ALUSrc", 0 0, v000002779bc875c0_0;  1 drivers
v000002779bcf8b10_0 .net "ALUin2", 31 0, L_000002779bd55680;  1 drivers
v000002779bcf9d30_0 .net "MemReadEn", 0 0, v000002779bc88560_0;  1 drivers
v000002779bcfa550_0 .net "MemWriteEn", 0 0, v000002779bc877a0_0;  1 drivers
v000002779bcf87f0_0 .net "MemtoReg", 0 0, v000002779bc86f80_0;  1 drivers
v000002779bcf8a70_0 .net "PC", 31 0, v000002779bcb47a0_0;  alias, 1 drivers
v000002779bcf9fb0_0 .net "PCPlus1", 31 0, L_000002779bd44380;  1 drivers
v000002779bcf89d0_0 .net "PCsrc", 0 0, v000002779bcb4160_0;  1 drivers
v000002779bcf98d0_0 .net "RegDst", 0 0, v000002779bc87020_0;  1 drivers
v000002779bcf8890_0 .net "RegWriteEn", 0 0, v000002779bc87660_0;  1 drivers
v000002779bcf8bb0_0 .net "WriteRegister", 4 0, L_000002779bd43340;  1 drivers
v000002779bcfa050_0 .net *"_ivl_0", 0 0, L_000002779bcbdf90;  1 drivers
L_000002779bcfaed0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002779bcf9150_0 .net/2u *"_ivl_10", 4 0, L_000002779bcfaed0;  1 drivers
L_000002779bcfb2c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcfa410_0 .net *"_ivl_101", 15 0, L_000002779bcfb2c0;  1 drivers
v000002779bcf9510_0 .net *"_ivl_102", 31 0, L_000002779bd44880;  1 drivers
L_000002779bcfb308 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcf9010_0 .net *"_ivl_105", 25 0, L_000002779bcfb308;  1 drivers
L_000002779bcfb350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcf8930_0 .net/2u *"_ivl_106", 31 0, L_000002779bcfb350;  1 drivers
v000002779bcf8c50_0 .net *"_ivl_108", 0 0, L_000002779bd44c40;  1 drivers
L_000002779bcfb398 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002779bcf8cf0_0 .net/2u *"_ivl_110", 5 0, L_000002779bcfb398;  1 drivers
v000002779bcf9c90_0 .net *"_ivl_112", 0 0, L_000002779bd43ac0;  1 drivers
v000002779bcf9bf0_0 .net *"_ivl_115", 0 0, L_000002779bcbe1c0;  1 drivers
v000002779bcfa4b0_0 .net *"_ivl_116", 47 0, L_000002779bd437a0;  1 drivers
L_000002779bcfb3e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcf8d90_0 .net *"_ivl_119", 15 0, L_000002779bcfb3e0;  1 drivers
L_000002779bcfaf18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002779bcf8e30_0 .net/2u *"_ivl_12", 5 0, L_000002779bcfaf18;  1 drivers
v000002779bcf9830_0 .net *"_ivl_120", 47 0, L_000002779bd43d40;  1 drivers
L_000002779bcfb428 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcf9970_0 .net *"_ivl_123", 15 0, L_000002779bcfb428;  1 drivers
v000002779bcf8ed0_0 .net *"_ivl_125", 0 0, L_000002779bd44420;  1 drivers
v000002779bcf9470_0 .net *"_ivl_126", 31 0, L_000002779bd43f20;  1 drivers
v000002779bcf9a10_0 .net *"_ivl_128", 47 0, L_000002779bd43020;  1 drivers
v000002779bcf9dd0_0 .net *"_ivl_130", 47 0, L_000002779bd43e80;  1 drivers
v000002779bcfa370_0 .net *"_ivl_132", 47 0, L_000002779bd43660;  1 drivers
v000002779bcf91f0_0 .net *"_ivl_134", 47 0, L_000002779bd43de0;  1 drivers
v000002779bcf86b0_0 .net *"_ivl_14", 0 0, L_000002779bcb87e0;  1 drivers
v000002779bcf96f0_0 .net *"_ivl_140", 0 0, L_000002779bcbdac0;  1 drivers
L_000002779bcfb4b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcf90b0_0 .net/2u *"_ivl_142", 31 0, L_000002779bcfb4b8;  1 drivers
L_000002779bcfb590 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002779bcf9ab0_0 .net/2u *"_ivl_146", 5 0, L_000002779bcfb590;  1 drivers
v000002779bcf9b50_0 .net *"_ivl_148", 0 0, L_000002779bd42ee0;  1 drivers
L_000002779bcfb5d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002779bcf9e70_0 .net/2u *"_ivl_150", 5 0, L_000002779bcfb5d8;  1 drivers
v000002779bcf9f10_0 .net *"_ivl_152", 0 0, L_000002779bd42f80;  1 drivers
v000002779bcfa0f0_0 .net *"_ivl_155", 0 0, L_000002779bcbe620;  1 drivers
L_000002779bcfb620 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002779bcf9290_0 .net/2u *"_ivl_156", 5 0, L_000002779bcfb620;  1 drivers
v000002779bcfa2d0_0 .net *"_ivl_158", 0 0, L_000002779bd43200;  1 drivers
L_000002779bcfaf60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002779bcf8750_0 .net/2u *"_ivl_16", 4 0, L_000002779bcfaf60;  1 drivers
v000002779bcfa190_0 .net *"_ivl_161", 0 0, L_000002779bcbe700;  1 drivers
L_000002779bcfb668 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcf9330_0 .net/2u *"_ivl_162", 15 0, L_000002779bcfb668;  1 drivers
v000002779bcfa230_0 .net *"_ivl_164", 31 0, L_000002779bd44060;  1 drivers
v000002779bcf8f70_0 .net *"_ivl_167", 0 0, L_000002779bd43700;  1 drivers
v000002779bcf93d0_0 .net *"_ivl_168", 15 0, L_000002779bd43c00;  1 drivers
v000002779bcf95b0_0 .net *"_ivl_170", 31 0, L_000002779bd44a60;  1 drivers
v000002779bcf9650_0 .net *"_ivl_174", 31 0, L_000002779bd433e0;  1 drivers
L_000002779bcfb6b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcf9790_0 .net *"_ivl_177", 25 0, L_000002779bcfb6b0;  1 drivers
L_000002779bcfb6f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb6050_0 .net/2u *"_ivl_178", 31 0, L_000002779bcfb6f8;  1 drivers
v000002779bcb58d0_0 .net *"_ivl_180", 0 0, L_000002779bd43520;  1 drivers
L_000002779bcfb740 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb5bf0_0 .net/2u *"_ivl_182", 5 0, L_000002779bcfb740;  1 drivers
v000002779bcb6550_0 .net *"_ivl_184", 0 0, L_000002779bd43ca0;  1 drivers
L_000002779bcfb788 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002779bcb6cd0_0 .net/2u *"_ivl_186", 5 0, L_000002779bcfb788;  1 drivers
v000002779bcb71d0_0 .net *"_ivl_188", 0 0, L_000002779bd559a0;  1 drivers
v000002779bcb6230_0 .net *"_ivl_19", 4 0, L_000002779bcb8b00;  1 drivers
v000002779bcb6910_0 .net *"_ivl_191", 0 0, L_000002779bcbe380;  1 drivers
v000002779bcb6d70_0 .net *"_ivl_193", 0 0, L_000002779bcbdb30;  1 drivers
L_000002779bcfb7d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002779bcb7270_0 .net/2u *"_ivl_194", 5 0, L_000002779bcfb7d0;  1 drivers
v000002779bcb6690_0 .net *"_ivl_196", 0 0, L_000002779bd55d60;  1 drivers
L_000002779bcfb818 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002779bcb6ff0_0 .net/2u *"_ivl_198", 31 0, L_000002779bcfb818;  1 drivers
L_000002779bcfae88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb5d30_0 .net/2u *"_ivl_2", 5 0, L_000002779bcfae88;  1 drivers
v000002779bcb6b90_0 .net *"_ivl_20", 4 0, L_000002779bcb93c0;  1 drivers
v000002779bcb62d0_0 .net *"_ivl_200", 31 0, L_000002779bd56800;  1 drivers
v000002779bcb6730_0 .net *"_ivl_204", 31 0, L_000002779bd56120;  1 drivers
L_000002779bcfb860 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb7310_0 .net *"_ivl_207", 25 0, L_000002779bcfb860;  1 drivers
L_000002779bcfb8a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb5dd0_0 .net/2u *"_ivl_208", 31 0, L_000002779bcfb8a8;  1 drivers
v000002779bcb5c90_0 .net *"_ivl_210", 0 0, L_000002779bd56a80;  1 drivers
L_000002779bcfb8f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb6870_0 .net/2u *"_ivl_212", 5 0, L_000002779bcfb8f0;  1 drivers
v000002779bcb6e10_0 .net *"_ivl_214", 0 0, L_000002779bd56d00;  1 drivers
L_000002779bcfb938 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002779bcb6eb0_0 .net/2u *"_ivl_216", 5 0, L_000002779bcfb938;  1 drivers
v000002779bcb7590_0 .net *"_ivl_218", 0 0, L_000002779bd56bc0;  1 drivers
v000002779bcb6c30_0 .net *"_ivl_221", 0 0, L_000002779bcbd9e0;  1 drivers
v000002779bcb7630_0 .net *"_ivl_223", 0 0, L_000002779bcbe7e0;  1 drivers
L_000002779bcfb980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002779bcb5e70_0 .net/2u *"_ivl_224", 5 0, L_000002779bcfb980;  1 drivers
v000002779bcb73b0_0 .net *"_ivl_226", 0 0, L_000002779bd55b80;  1 drivers
v000002779bcb7450_0 .net *"_ivl_228", 31 0, L_000002779bd55ea0;  1 drivers
v000002779bcb6f50_0 .net *"_ivl_24", 0 0, L_000002779bcbe150;  1 drivers
L_000002779bcfafa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002779bcb7090_0 .net/2u *"_ivl_26", 4 0, L_000002779bcfafa8;  1 drivers
v000002779bcb6370_0 .net *"_ivl_29", 4 0, L_000002779bcb8f60;  1 drivers
v000002779bcb5f10_0 .net *"_ivl_32", 0 0, L_000002779bcbdeb0;  1 drivers
L_000002779bcfaff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002779bcb7130_0 .net/2u *"_ivl_34", 4 0, L_000002779bcfaff0;  1 drivers
v000002779bcb74f0_0 .net *"_ivl_37", 4 0, L_000002779bcb9320;  1 drivers
v000002779bcb7770_0 .net *"_ivl_40", 0 0, L_000002779bcbe690;  1 drivers
L_000002779bcfb038 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb6410_0 .net/2u *"_ivl_42", 15 0, L_000002779bcfb038;  1 drivers
v000002779bcb76d0_0 .net *"_ivl_45", 15 0, L_000002779bd43160;  1 drivers
v000002779bcb5970_0 .net *"_ivl_48", 0 0, L_000002779bcbe3f0;  1 drivers
v000002779bcb5fb0_0 .net *"_ivl_5", 5 0, L_000002779bcb8ce0;  1 drivers
L_000002779bcfb080 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb5b50_0 .net/2u *"_ivl_50", 36 0, L_000002779bcfb080;  1 drivers
L_000002779bcfb0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb60f0_0 .net/2u *"_ivl_52", 31 0, L_000002779bcfb0c8;  1 drivers
v000002779bcb5a10_0 .net *"_ivl_55", 4 0, L_000002779bd43980;  1 drivers
v000002779bcb6190_0 .net *"_ivl_56", 36 0, L_000002779bd44560;  1 drivers
v000002779bcb5ab0_0 .net *"_ivl_58", 36 0, L_000002779bd44740;  1 drivers
v000002779bcb69b0_0 .net *"_ivl_62", 0 0, L_000002779bcbe770;  1 drivers
L_000002779bcfb110 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb64b0_0 .net/2u *"_ivl_64", 5 0, L_000002779bcfb110;  1 drivers
v000002779bcb65f0_0 .net *"_ivl_67", 5 0, L_000002779bd435c0;  1 drivers
v000002779bcb67d0_0 .net *"_ivl_70", 0 0, L_000002779bcbe070;  1 drivers
L_000002779bcfb158 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb6a50_0 .net/2u *"_ivl_72", 57 0, L_000002779bcfb158;  1 drivers
L_000002779bcfb1a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb6af0_0 .net/2u *"_ivl_74", 31 0, L_000002779bcfb1a0;  1 drivers
v000002779bcb82e0_0 .net *"_ivl_77", 25 0, L_000002779bd432a0;  1 drivers
v000002779bcb9500_0 .net *"_ivl_78", 57 0, L_000002779bd43480;  1 drivers
v000002779bcb9280_0 .net *"_ivl_8", 0 0, L_000002779bcbe000;  1 drivers
v000002779bcb8d80_0 .net *"_ivl_80", 57 0, L_000002779bd44240;  1 drivers
L_000002779bcfb1e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002779bcb96e0_0 .net/2u *"_ivl_84", 31 0, L_000002779bcfb1e8;  1 drivers
L_000002779bcfb230 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002779bcb7fc0_0 .net/2u *"_ivl_88", 5 0, L_000002779bcfb230;  1 drivers
v000002779bcb7d40_0 .net *"_ivl_90", 0 0, L_000002779bd43840;  1 drivers
L_000002779bcfb278 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002779bcb7e80_0 .net/2u *"_ivl_92", 5 0, L_000002779bcfb278;  1 drivers
v000002779bcb8380_0 .net *"_ivl_94", 0 0, L_000002779bd43a20;  1 drivers
v000002779bcb95a0_0 .net *"_ivl_97", 0 0, L_000002779bcbdc80;  1 drivers
v000002779bcb7de0_0 .net *"_ivl_98", 47 0, L_000002779bd44920;  1 drivers
v000002779bcb86a0_0 .net "adderResult", 31 0, L_000002779bd438e0;  1 drivers
v000002779bcb8c40_0 .net "address", 31 0, L_000002779bd44ba0;  1 drivers
v000002779bcb9000_0 .net "clk", 0 0, L_000002779bcbda50;  alias, 1 drivers
v000002779bcb9640_0 .var "cycles_consumed", 31 0;
v000002779bcb7f20_0 .net "extImm", 31 0, L_000002779bd430c0;  1 drivers
v000002779bcb8420_0 .net "funct", 5 0, L_000002779bd441a0;  1 drivers
v000002779bcb8880_0 .net "hlt", 0 0, v000002779bc87b60_0;  1 drivers
v000002779bcb8740_0 .net "imm", 15 0, L_000002779bd44100;  1 drivers
v000002779bcb91e0_0 .net "immediate", 31 0, L_000002779bd563a0;  1 drivers
v000002779bcb8060_0 .net "input_clk", 0 0, v000002779bcb84c0_0;  1 drivers
v000002779bcb90a0_0 .net "instruction", 31 0, L_000002779bd44600;  1 drivers
v000002779bcb7ca0_0 .net "memoryReadData", 31 0, v000002779bcb40c0_0;  1 drivers
v000002779bcb78e0_0 .net "nextPC", 31 0, L_000002779bd44ce0;  1 drivers
v000002779bcb8ec0_0 .net "opcode", 5 0, L_000002779bcb8600;  1 drivers
v000002779bcb8100_0 .net "rd", 4 0, L_000002779bcb9460;  1 drivers
v000002779bcb8ba0_0 .net "readData1", 31 0, L_000002779bcbe230;  1 drivers
v000002779bcb81a0_0 .net "readData1_w", 31 0, L_000002779bd557c0;  1 drivers
v000002779bcb9780_0 .net "readData2", 31 0, L_000002779bcbdf20;  1 drivers
v000002779bcb8920_0 .net "rs", 4 0, L_000002779bcb9140;  1 drivers
v000002779bcb7980_0 .net "rst", 0 0, v000002779bcb8560_0;  1 drivers
v000002779bcb8a60_0 .net "rt", 4 0, L_000002779bd44b00;  1 drivers
v000002779bcb7a20_0 .net "shamt", 31 0, L_000002779bd442e0;  1 drivers
v000002779bcb7b60_0 .net "wire_instruction", 31 0, L_000002779bcbde40;  1 drivers
v000002779bcb7ac0_0 .net "writeData", 31 0, L_000002779bd54f00;  1 drivers
v000002779bcb7c00_0 .net "zero", 0 0, L_000002779bd56620;  1 drivers
L_000002779bcb8ce0 .part L_000002779bd44600, 26, 6;
L_000002779bcb8600 .functor MUXZ 6, L_000002779bcb8ce0, L_000002779bcfae88, L_000002779bcbdf90, C4<>;
L_000002779bcb87e0 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfaf18;
L_000002779bcb8b00 .part L_000002779bd44600, 11, 5;
L_000002779bcb93c0 .functor MUXZ 5, L_000002779bcb8b00, L_000002779bcfaf60, L_000002779bcb87e0, C4<>;
L_000002779bcb9460 .functor MUXZ 5, L_000002779bcb93c0, L_000002779bcfaed0, L_000002779bcbe000, C4<>;
L_000002779bcb8f60 .part L_000002779bd44600, 21, 5;
L_000002779bcb9140 .functor MUXZ 5, L_000002779bcb8f60, L_000002779bcfafa8, L_000002779bcbe150, C4<>;
L_000002779bcb9320 .part L_000002779bd44600, 16, 5;
L_000002779bd44b00 .functor MUXZ 5, L_000002779bcb9320, L_000002779bcfaff0, L_000002779bcbdeb0, C4<>;
L_000002779bd43160 .part L_000002779bd44600, 0, 16;
L_000002779bd44100 .functor MUXZ 16, L_000002779bd43160, L_000002779bcfb038, L_000002779bcbe690, C4<>;
L_000002779bd43980 .part L_000002779bd44600, 6, 5;
L_000002779bd44560 .concat [ 5 32 0 0], L_000002779bd43980, L_000002779bcfb0c8;
L_000002779bd44740 .functor MUXZ 37, L_000002779bd44560, L_000002779bcfb080, L_000002779bcbe3f0, C4<>;
L_000002779bd442e0 .part L_000002779bd44740, 0, 32;
L_000002779bd435c0 .part L_000002779bd44600, 0, 6;
L_000002779bd441a0 .functor MUXZ 6, L_000002779bd435c0, L_000002779bcfb110, L_000002779bcbe770, C4<>;
L_000002779bd432a0 .part L_000002779bd44600, 0, 26;
L_000002779bd43480 .concat [ 26 32 0 0], L_000002779bd432a0, L_000002779bcfb1a0;
L_000002779bd44240 .functor MUXZ 58, L_000002779bd43480, L_000002779bcfb158, L_000002779bcbe070, C4<>;
L_000002779bd44ba0 .part L_000002779bd44240, 0, 32;
L_000002779bd44380 .arith/sum 32, v000002779bcb47a0_0, L_000002779bcfb1e8;
L_000002779bd43840 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfb230;
L_000002779bd43a20 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfb278;
L_000002779bd44920 .concat [ 32 16 0 0], L_000002779bd44ba0, L_000002779bcfb2c0;
L_000002779bd44880 .concat [ 6 26 0 0], L_000002779bcb8600, L_000002779bcfb308;
L_000002779bd44c40 .cmp/eq 32, L_000002779bd44880, L_000002779bcfb350;
L_000002779bd43ac0 .cmp/eq 6, L_000002779bd441a0, L_000002779bcfb398;
L_000002779bd437a0 .concat [ 32 16 0 0], L_000002779bcbe230, L_000002779bcfb3e0;
L_000002779bd43d40 .concat [ 32 16 0 0], v000002779bcb47a0_0, L_000002779bcfb428;
L_000002779bd44420 .part L_000002779bd44100, 15, 1;
LS_000002779bd43f20_0_0 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_0_4 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_0_8 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_0_12 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_0_16 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_0_20 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_0_24 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_0_28 .concat [ 1 1 1 1], L_000002779bd44420, L_000002779bd44420, L_000002779bd44420, L_000002779bd44420;
LS_000002779bd43f20_1_0 .concat [ 4 4 4 4], LS_000002779bd43f20_0_0, LS_000002779bd43f20_0_4, LS_000002779bd43f20_0_8, LS_000002779bd43f20_0_12;
LS_000002779bd43f20_1_4 .concat [ 4 4 4 4], LS_000002779bd43f20_0_16, LS_000002779bd43f20_0_20, LS_000002779bd43f20_0_24, LS_000002779bd43f20_0_28;
L_000002779bd43f20 .concat [ 16 16 0 0], LS_000002779bd43f20_1_0, LS_000002779bd43f20_1_4;
L_000002779bd43020 .concat [ 16 32 0 0], L_000002779bd44100, L_000002779bd43f20;
L_000002779bd43e80 .arith/sum 48, L_000002779bd43d40, L_000002779bd43020;
L_000002779bd43660 .functor MUXZ 48, L_000002779bd43e80, L_000002779bd437a0, L_000002779bcbe1c0, C4<>;
L_000002779bd43de0 .functor MUXZ 48, L_000002779bd43660, L_000002779bd44920, L_000002779bcbdc80, C4<>;
L_000002779bd438e0 .part L_000002779bd43de0, 0, 32;
L_000002779bd44ce0 .functor MUXZ 32, L_000002779bd44380, L_000002779bd438e0, v000002779bcb4160_0, C4<>;
L_000002779bd44600 .functor MUXZ 32, L_000002779bcbde40, L_000002779bcfb4b8, L_000002779bcbdac0, C4<>;
L_000002779bd42ee0 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfb590;
L_000002779bd42f80 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfb5d8;
L_000002779bd43200 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfb620;
L_000002779bd44060 .concat [ 16 16 0 0], L_000002779bd44100, L_000002779bcfb668;
L_000002779bd43700 .part L_000002779bd44100, 15, 1;
LS_000002779bd43c00_0_0 .concat [ 1 1 1 1], L_000002779bd43700, L_000002779bd43700, L_000002779bd43700, L_000002779bd43700;
LS_000002779bd43c00_0_4 .concat [ 1 1 1 1], L_000002779bd43700, L_000002779bd43700, L_000002779bd43700, L_000002779bd43700;
LS_000002779bd43c00_0_8 .concat [ 1 1 1 1], L_000002779bd43700, L_000002779bd43700, L_000002779bd43700, L_000002779bd43700;
LS_000002779bd43c00_0_12 .concat [ 1 1 1 1], L_000002779bd43700, L_000002779bd43700, L_000002779bd43700, L_000002779bd43700;
L_000002779bd43c00 .concat [ 4 4 4 4], LS_000002779bd43c00_0_0, LS_000002779bd43c00_0_4, LS_000002779bd43c00_0_8, LS_000002779bd43c00_0_12;
L_000002779bd44a60 .concat [ 16 16 0 0], L_000002779bd44100, L_000002779bd43c00;
L_000002779bd430c0 .functor MUXZ 32, L_000002779bd44a60, L_000002779bd44060, L_000002779bcbe700, C4<>;
L_000002779bd433e0 .concat [ 6 26 0 0], L_000002779bcb8600, L_000002779bcfb6b0;
L_000002779bd43520 .cmp/eq 32, L_000002779bd433e0, L_000002779bcfb6f8;
L_000002779bd43ca0 .cmp/eq 6, L_000002779bd441a0, L_000002779bcfb740;
L_000002779bd559a0 .cmp/eq 6, L_000002779bd441a0, L_000002779bcfb788;
L_000002779bd55d60 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfb7d0;
L_000002779bd56800 .functor MUXZ 32, L_000002779bd430c0, L_000002779bcfb818, L_000002779bd55d60, C4<>;
L_000002779bd563a0 .functor MUXZ 32, L_000002779bd56800, L_000002779bd442e0, L_000002779bcbdb30, C4<>;
L_000002779bd56120 .concat [ 6 26 0 0], L_000002779bcb8600, L_000002779bcfb860;
L_000002779bd56a80 .cmp/eq 32, L_000002779bd56120, L_000002779bcfb8a8;
L_000002779bd56d00 .cmp/eq 6, L_000002779bd441a0, L_000002779bcfb8f0;
L_000002779bd56bc0 .cmp/eq 6, L_000002779bd441a0, L_000002779bcfb938;
L_000002779bd55b80 .cmp/eq 6, L_000002779bcb8600, L_000002779bcfb980;
L_000002779bd55ea0 .functor MUXZ 32, L_000002779bcbe230, v000002779bcb47a0_0, L_000002779bd55b80, C4<>;
L_000002779bd557c0 .functor MUXZ 32, L_000002779bd55ea0, L_000002779bcbdf20, L_000002779bcbe7e0, C4<>;
S_000002779bc80350 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002779bc751a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002779bcbd900 .functor NOT 1, v000002779bc875c0_0, C4<0>, C4<0>, C4<0>;
v000002779bc86e40_0 .net *"_ivl_0", 0 0, L_000002779bcbd900;  1 drivers
v000002779bc87e80_0 .net "in1", 31 0, L_000002779bcbdf20;  alias, 1 drivers
v000002779bc88920_0 .net "in2", 31 0, L_000002779bd563a0;  alias, 1 drivers
v000002779bc88240_0 .net "out", 31 0, L_000002779bd55680;  alias, 1 drivers
v000002779bc88060_0 .net "s", 0 0, v000002779bc875c0_0;  alias, 1 drivers
L_000002779bd55680 .functor MUXZ 32, L_000002779bd563a0, L_000002779bcbdf20, L_000002779bcbd900, C4<>;
S_000002779bc91fd0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002779bcf0090 .param/l "RType" 0 4 2, C4<000000>;
P_000002779bcf00c8 .param/l "add" 0 4 5, C4<100000>;
P_000002779bcf0100 .param/l "addi" 0 4 8, C4<001000>;
P_000002779bcf0138 .param/l "addu" 0 4 5, C4<100001>;
P_000002779bcf0170 .param/l "and_" 0 4 5, C4<100100>;
P_000002779bcf01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002779bcf01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002779bcf0218 .param/l "bne" 0 4 10, C4<000101>;
P_000002779bcf0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002779bcf0288 .param/l "j" 0 4 12, C4<000010>;
P_000002779bcf02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002779bcf02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002779bcf0330 .param/l "lw" 0 4 8, C4<100011>;
P_000002779bcf0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002779bcf03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002779bcf03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002779bcf0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002779bcf0448 .param/l "sll" 0 4 6, C4<000000>;
P_000002779bcf0480 .param/l "slt" 0 4 5, C4<101010>;
P_000002779bcf04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002779bcf04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002779bcf0528 .param/l "sub" 0 4 5, C4<100010>;
P_000002779bcf0560 .param/l "subu" 0 4 5, C4<100011>;
P_000002779bcf0598 .param/l "sw" 0 4 8, C4<101011>;
P_000002779bcf05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002779bcf0608 .param/l "xori" 0 4 8, C4<001110>;
v000002779bc882e0_0 .var "ALUOp", 3 0;
v000002779bc875c0_0 .var "ALUSrc", 0 0;
v000002779bc88560_0 .var "MemReadEn", 0 0;
v000002779bc877a0_0 .var "MemWriteEn", 0 0;
v000002779bc86f80_0 .var "MemtoReg", 0 0;
v000002779bc87020_0 .var "RegDst", 0 0;
v000002779bc87660_0 .var "RegWriteEn", 0 0;
v000002779bc87700_0 .net "funct", 5 0, L_000002779bd441a0;  alias, 1 drivers
v000002779bc87b60_0 .var "hlt", 0 0;
v000002779bc878e0_0 .net "opcode", 5 0, L_000002779bcb8600;  alias, 1 drivers
v000002779bc870c0_0 .net "rst", 0 0, v000002779bcb8560_0;  alias, 1 drivers
E_000002779bc74c60 .event anyedge, v000002779bc870c0_0, v000002779bc878e0_0, v000002779bc87700_0;
S_000002779bc92220 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002779bc758a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002779bcbde40 .functor BUFZ 32, L_000002779bd444c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002779bc88600_0 .net "Data_Out", 31 0, L_000002779bcbde40;  alias, 1 drivers
v000002779bc87980 .array "InstMem", 2047 0, 31 0;
v000002779bc886a0_0 .net *"_ivl_0", 31 0, L_000002779bd444c0;  1 drivers
v000002779bc87a20_0 .net *"_ivl_3", 10 0, L_000002779bd44d80;  1 drivers
v000002779bc87ca0_0 .net *"_ivl_4", 12 0, L_000002779bd449c0;  1 drivers
L_000002779bcfb470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002779bc887e0_0 .net *"_ivl_7", 1 0, L_000002779bcfb470;  1 drivers
v000002779bc88420_0 .net "addr", 31 0, v000002779bcb47a0_0;  alias, 1 drivers
v000002779bc87ac0_0 .var/i "i", 31 0;
L_000002779bd444c0 .array/port v000002779bc87980, L_000002779bd449c0;
L_000002779bd44d80 .part v000002779bcb47a0_0, 0, 11;
L_000002779bd449c0 .concat [ 11 2 0 0], L_000002779bd44d80, L_000002779bcfb470;
S_000002779bc269d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002779bcbe230 .functor BUFZ 32, L_000002779bd43fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002779bcbdf20 .functor BUFZ 32, L_000002779bd446a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002779bc889c0_0 .net *"_ivl_0", 31 0, L_000002779bd43fc0;  1 drivers
v000002779bc884c0_0 .net *"_ivl_10", 6 0, L_000002779bd447e0;  1 drivers
L_000002779bcfb548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002779bc66660_0 .net *"_ivl_13", 1 0, L_000002779bcfb548;  1 drivers
v000002779bc64cc0_0 .net *"_ivl_2", 6 0, L_000002779bd43b60;  1 drivers
L_000002779bcfb500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002779bcb4ac0_0 .net *"_ivl_5", 1 0, L_000002779bcfb500;  1 drivers
v000002779bcb3da0_0 .net *"_ivl_8", 31 0, L_000002779bd446a0;  1 drivers
v000002779bcb33a0_0 .net "clk", 0 0, L_000002779bcbda50;  alias, 1 drivers
v000002779bcb4a20_0 .var/i "i", 31 0;
v000002779bcb4fc0_0 .net "readData1", 31 0, L_000002779bcbe230;  alias, 1 drivers
v000002779bcb3bc0_0 .net "readData2", 31 0, L_000002779bcbdf20;  alias, 1 drivers
v000002779bcb4980_0 .net "readRegister1", 4 0, L_000002779bcb9140;  alias, 1 drivers
v000002779bcb3300_0 .net "readRegister2", 4 0, L_000002779bd44b00;  alias, 1 drivers
v000002779bcb4e80 .array "registers", 31 0, 31 0;
v000002779bcb4200_0 .net "rst", 0 0, v000002779bcb8560_0;  alias, 1 drivers
v000002779bcb4520_0 .net "we", 0 0, v000002779bc87660_0;  alias, 1 drivers
v000002779bcb3620_0 .net "writeData", 31 0, L_000002779bd54f00;  alias, 1 drivers
v000002779bcb38a0_0 .net "writeRegister", 4 0, L_000002779bd43340;  alias, 1 drivers
E_000002779bc75920/0 .event negedge, v000002779bc870c0_0;
E_000002779bc75920/1 .event posedge, v000002779bcb33a0_0;
E_000002779bc75920 .event/or E_000002779bc75920/0, E_000002779bc75920/1;
L_000002779bd43fc0 .array/port v000002779bcb4e80, L_000002779bd43b60;
L_000002779bd43b60 .concat [ 5 2 0 0], L_000002779bcb9140, L_000002779bcfb500;
L_000002779bd446a0 .array/port v000002779bcb4e80, L_000002779bd447e0;
L_000002779bd447e0 .concat [ 5 2 0 0], L_000002779bd44b00, L_000002779bcfb548;
S_000002779bc26b60 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002779bc269d0;
 .timescale 0 0;
v000002779bc87160_0 .var/i "i", 31 0;
S_000002779bbd29c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002779bc74b20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002779bcbe0e0 .functor NOT 1, v000002779bc87020_0, C4<0>, C4<0>, C4<0>;
v000002779bcb4de0_0 .net *"_ivl_0", 0 0, L_000002779bcbe0e0;  1 drivers
v000002779bcb3440_0 .net "in1", 4 0, L_000002779bd44b00;  alias, 1 drivers
v000002779bcb4840_0 .net "in2", 4 0, L_000002779bcb9460;  alias, 1 drivers
v000002779bcb3a80_0 .net "out", 4 0, L_000002779bd43340;  alias, 1 drivers
v000002779bcb48e0_0 .net "s", 0 0, v000002779bc87020_0;  alias, 1 drivers
L_000002779bd43340 .functor MUXZ 5, L_000002779bcb9460, L_000002779bd44b00, L_000002779bcbe0e0, C4<>;
S_000002779bbd2b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002779bc74f60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002779bcbdba0 .functor NOT 1, v000002779bc86f80_0, C4<0>, C4<0>, C4<0>;
v000002779bcb34e0_0 .net *"_ivl_0", 0 0, L_000002779bcbdba0;  1 drivers
v000002779bcb45c0_0 .net "in1", 31 0, v000002779bcb4b60_0;  alias, 1 drivers
v000002779bcb4020_0 .net "in2", 31 0, v000002779bcb40c0_0;  alias, 1 drivers
v000002779bcb4660_0 .net "out", 31 0, L_000002779bd54f00;  alias, 1 drivers
v000002779bcb3940_0 .net "s", 0 0, v000002779bc86f80_0;  alias, 1 drivers
L_000002779bd54f00 .functor MUXZ 32, v000002779bcb40c0_0, v000002779bcb4b60_0, L_000002779bcbdba0, C4<>;
S_000002779bc24870 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002779bc24a00 .param/l "ADD" 0 9 12, C4<0000>;
P_000002779bc24a38 .param/l "AND" 0 9 12, C4<0010>;
P_000002779bc24a70 .param/l "NOR" 0 9 12, C4<0101>;
P_000002779bc24aa8 .param/l "OR" 0 9 12, C4<0011>;
P_000002779bc24ae0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002779bc24b18 .param/l "SLL" 0 9 12, C4<1000>;
P_000002779bc24b50 .param/l "SLT" 0 9 12, C4<0110>;
P_000002779bc24b88 .param/l "SRL" 0 9 12, C4<1001>;
P_000002779bc24bc0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002779bc24bf8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002779bc24c30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002779bc24c68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002779bcfb9c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002779bcb3f80_0 .net/2u *"_ivl_0", 31 0, L_000002779bcfb9c8;  1 drivers
v000002779bcb3e40_0 .net "opSel", 3 0, v000002779bc882e0_0;  alias, 1 drivers
v000002779bcb36c0_0 .net "operand1", 31 0, L_000002779bd557c0;  alias, 1 drivers
v000002779bcb4c00_0 .net "operand2", 31 0, L_000002779bd55680;  alias, 1 drivers
v000002779bcb4b60_0 .var "result", 31 0;
v000002779bcb3ee0_0 .net "zero", 0 0, L_000002779bd56620;  alias, 1 drivers
E_000002779bc749e0 .event anyedge, v000002779bc882e0_0, v000002779bcb36c0_0, v000002779bc88240_0;
L_000002779bd56620 .cmp/eq 32, v000002779bcb4b60_0, L_000002779bcfb9c8;
S_000002779bc0ea00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002779bcb52c0 .param/l "RType" 0 4 2, C4<000000>;
P_000002779bcb52f8 .param/l "add" 0 4 5, C4<100000>;
P_000002779bcb5330 .param/l "addi" 0 4 8, C4<001000>;
P_000002779bcb5368 .param/l "addu" 0 4 5, C4<100001>;
P_000002779bcb53a0 .param/l "and_" 0 4 5, C4<100100>;
P_000002779bcb53d8 .param/l "andi" 0 4 8, C4<001100>;
P_000002779bcb5410 .param/l "beq" 0 4 10, C4<000100>;
P_000002779bcb5448 .param/l "bne" 0 4 10, C4<000101>;
P_000002779bcb5480 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002779bcb54b8 .param/l "j" 0 4 12, C4<000010>;
P_000002779bcb54f0 .param/l "jal" 0 4 12, C4<000011>;
P_000002779bcb5528 .param/l "jr" 0 4 6, C4<001000>;
P_000002779bcb5560 .param/l "lw" 0 4 8, C4<100011>;
P_000002779bcb5598 .param/l "nor_" 0 4 5, C4<100111>;
P_000002779bcb55d0 .param/l "or_" 0 4 5, C4<100101>;
P_000002779bcb5608 .param/l "ori" 0 4 8, C4<001101>;
P_000002779bcb5640 .param/l "sgt" 0 4 6, C4<101011>;
P_000002779bcb5678 .param/l "sll" 0 4 6, C4<000000>;
P_000002779bcb56b0 .param/l "slt" 0 4 5, C4<101010>;
P_000002779bcb56e8 .param/l "slti" 0 4 8, C4<101010>;
P_000002779bcb5720 .param/l "srl" 0 4 6, C4<000010>;
P_000002779bcb5758 .param/l "sub" 0 4 5, C4<100010>;
P_000002779bcb5790 .param/l "subu" 0 4 5, C4<100011>;
P_000002779bcb57c8 .param/l "sw" 0 4 8, C4<101011>;
P_000002779bcb5800 .param/l "xor_" 0 4 5, C4<100110>;
P_000002779bcb5838 .param/l "xori" 0 4 8, C4<001110>;
v000002779bcb4160_0 .var "PCsrc", 0 0;
v000002779bcb3580_0 .net "funct", 5 0, L_000002779bd441a0;  alias, 1 drivers
v000002779bcb5060_0 .net "opcode", 5 0, L_000002779bcb8600;  alias, 1 drivers
v000002779bcb3c60_0 .net "operand1", 31 0, L_000002779bcbe230;  alias, 1 drivers
v000002779bcb4ca0_0 .net "operand2", 31 0, L_000002779bd55680;  alias, 1 drivers
v000002779bcb3760_0 .net "rst", 0 0, v000002779bcb8560_0;  alias, 1 drivers
E_000002779bc755a0/0 .event anyedge, v000002779bc870c0_0, v000002779bc878e0_0, v000002779bcb4fc0_0, v000002779bc88240_0;
E_000002779bc755a0/1 .event anyedge, v000002779bc87700_0;
E_000002779bc755a0 .event/or E_000002779bc755a0/0, E_000002779bc755a0/1;
S_000002779bc0eb90 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002779bcb3d00 .array "DataMem", 2047 0, 31 0;
v000002779bcb39e0_0 .net "address", 31 0, v000002779bcb4b60_0;  alias, 1 drivers
v000002779bcb4d40_0 .net "clock", 0 0, L_000002779bcbe2a0;  1 drivers
v000002779bcb4700_0 .net "data", 31 0, L_000002779bcbdf20;  alias, 1 drivers
v000002779bcb4f20_0 .var/i "i", 31 0;
v000002779bcb40c0_0 .var "q", 31 0;
v000002779bcb5100_0 .net "rden", 0 0, v000002779bc88560_0;  alias, 1 drivers
v000002779bcb3800_0 .net "wren", 0 0, v000002779bc877a0_0;  alias, 1 drivers
E_000002779bc75760 .event posedge, v000002779bcb4d40_0;
S_000002779bc53eb0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002779bc801c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002779bc75460 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002779bcb4480_0 .net "PCin", 31 0, L_000002779bd44ce0;  alias, 1 drivers
v000002779bcb47a0_0 .var "PCout", 31 0;
v000002779bcb3b20_0 .net "clk", 0 0, L_000002779bcbda50;  alias, 1 drivers
v000002779bcb42a0_0 .net "rst", 0 0, v000002779bcb8560_0;  alias, 1 drivers
    .scope S_000002779bc0ea00;
T_0 ;
    %wait E_000002779bc755a0;
    %load/vec4 v000002779bcb3760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002779bcb4160_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002779bcb5060_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002779bcb3c60_0;
    %load/vec4 v000002779bcb4ca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002779bcb5060_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002779bcb3c60_0;
    %load/vec4 v000002779bcb4ca0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002779bcb5060_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002779bcb5060_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002779bcb5060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002779bcb3580_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002779bcb4160_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002779bc53eb0;
T_1 ;
    %wait E_000002779bc75920;
    %load/vec4 v000002779bcb42a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002779bcb47a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002779bcb4480_0;
    %assign/vec4 v000002779bcb47a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002779bc92220;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002779bc87ac0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002779bc87ac0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002779bc87ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %load/vec4 v000002779bc87ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002779bc87ac0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bc87980, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002779bc91fd0;
T_3 ;
    %wait E_000002779bc74c60;
    %load/vec4 v000002779bc870c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002779bc87b60_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002779bc877a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002779bc86f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002779bc88560_0, 0;
    %assign/vec4 v000002779bc87020_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002779bc87b60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002779bc882e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002779bc875c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002779bc87660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002779bc877a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002779bc86f80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002779bc88560_0, 0, 1;
    %store/vec4 v000002779bc87020_0, 0, 1;
    %load/vec4 v000002779bc878e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87b60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %load/vec4 v000002779bc87700_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002779bc87020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc88560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc87660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc86f80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc877a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002779bc875c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002779bc882e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002779bc269d0;
T_4 ;
    %wait E_000002779bc75920;
    %fork t_1, S_000002779bc26b60;
    %jmp t_0;
    .scope S_000002779bc26b60;
t_1 ;
    %load/vec4 v000002779bcb4200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002779bc87160_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002779bc87160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002779bc87160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bcb4e80, 0, 4;
    %load/vec4 v000002779bc87160_0;
    %addi 1, 0, 32;
    %store/vec4 v000002779bc87160_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002779bcb4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002779bcb3620_0;
    %load/vec4 v000002779bcb38a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bcb4e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bcb4e80, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002779bc269d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002779bc269d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002779bcb4a20_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002779bcb4a20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002779bcb4a20_0;
    %ix/getv/s 4, v000002779bcb4a20_0;
    %load/vec4a v000002779bcb4e80, 4;
    %ix/getv/s 4, v000002779bcb4a20_0;
    %load/vec4a v000002779bcb4e80, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002779bcb4a20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002779bcb4a20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002779bc24870;
T_6 ;
    %wait E_000002779bc749e0;
    %load/vec4 v000002779bcb3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002779bcb36c0_0;
    %load/vec4 v000002779bcb4c00_0;
    %add;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002779bcb36c0_0;
    %load/vec4 v000002779bcb4c00_0;
    %sub;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002779bcb36c0_0;
    %load/vec4 v000002779bcb4c00_0;
    %and;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002779bcb36c0_0;
    %load/vec4 v000002779bcb4c00_0;
    %or;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002779bcb36c0_0;
    %load/vec4 v000002779bcb4c00_0;
    %xor;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002779bcb36c0_0;
    %load/vec4 v000002779bcb4c00_0;
    %or;
    %inv;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002779bcb36c0_0;
    %load/vec4 v000002779bcb4c00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002779bcb4c00_0;
    %load/vec4 v000002779bcb36c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002779bcb36c0_0;
    %ix/getv 4, v000002779bcb4c00_0;
    %shiftl 4;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002779bcb36c0_0;
    %ix/getv 4, v000002779bcb4c00_0;
    %shiftr 4;
    %assign/vec4 v000002779bcb4b60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002779bc0eb90;
T_7 ;
    %wait E_000002779bc75760;
    %load/vec4 v000002779bcb5100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002779bcb39e0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002779bcb3d00, 4;
    %assign/vec4 v000002779bcb40c0_0, 0;
T_7.0 ;
    %load/vec4 v000002779bcb3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002779bcb4700_0;
    %ix/getv 3, v000002779bcb39e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bcb3d00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002779bc0eb90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002779bcb4f20_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002779bcb4f20_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002779bcb4f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002779bcb3d00, 0, 4;
    %load/vec4 v000002779bcb4f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002779bcb4f20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002779bc0eb90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002779bcb4f20_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002779bcb4f20_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002779bcb4f20_0;
    %load/vec4a v000002779bcb3d00, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002779bcb4f20_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002779bcb4f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002779bcb4f20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002779bc801c0;
T_10 ;
    %wait E_000002779bc75920;
    %load/vec4 v000002779bcb7980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002779bcb9640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002779bcb9640_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002779bcb9640_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002779bc7fea0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002779bcb84c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002779bcb8560_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002779bc7fea0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002779bcb84c0_0;
    %inv;
    %assign/vec4 v000002779bcb84c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002779bc7fea0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002779bcb8560_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002779bcb8560_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000002779bcb89c0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
