import "rv_base/RV32I.core_desc"
import "rv_base/RV64I.core_desc"
import "rv_base/RVM.core_desc"
import "rv_base/RVC.core_desc"
import "rv_base/RVD.core_desc"
import "rv_base/RVF.core_desc"
import "rv_xcorev/XCoreV.core_desc"
import "tum_mod.core_desc"


Core RV32IMACFDXCoreV provides RV32I, RV32IC, RV32M, RV32F, RV32FC, RV32D, RV32DC, Zifencei, XCoreV, tum_ret, tum_csr, tum_rva, tum_semihosting {
// Core RV32IMACFD provides RV32I, RV32IC, RV32M, RV32F, RV32FC, RV32D, RV32DC, Zifencei, XCoreV, tum_ret, tum_csr, tum_rva, tum_semihosting {
// Core RV32IMACFD provides RV32I, RV32IC, RV32M, RV32F, RV32FC, RV32D, RV32DC, Zifencei, tum_ret, tum_csr, tum_rva, tum_semihosting {
// Core RV32IMACFD provides RV32I, RV32IC, RV32M, RV32F, RV32FC, RV32D, RV32DC, Zifencei, XCoreV, tum_ret, tum_rva, tum_semihosting {
// Core RV32IMACFD provides RV32I, RV32IC, RV32M, RV32F, RV32FC, RV32D, RV32DC, Zifencei, XCoreV, tum_ret, tum_csr, tum_rva, tum_semihosting {
// Core RV32IMACFDXCoreV provides RV32I, tum_ret, tum_csr, tum_rva, tum_semihosting, XCoreV {
    architectural_state {
        CSR[0x000] = 0x0000000B; // ustatus
        CSR[RV_CSR_SSTATUS] = 0x0000000B; // sstatus
        CSR[RV_CSR_MSTATUS] = 0x0000000B; // mstatus

        CSR[RV_CSR_MISA] = 0x4014112D; // misa

        CSR[0xC10] = 0x00000003;

        CSR[RV_CSR_MIE] = 0xFFFFFBBB; // mie
        CSR[RV_CSR_SIE] = CSR[0x304] & (~(0x888)); // sie
        CSR[0x004] = CSR[0x304] & (~(0xAAA)); // uie
    }
}
