I 000050 55 1159          1644513424349 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1644513424350 2022.02.10 18:17:04)
	(_source(\../src/Preskaler.vhd\))
	(_parameters tan)
	(_code 74212774722325637574672e247227727173767374)
	(_ent
		(_time 1644513424347)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in)(_event))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 166)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 1308          1644513424378 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644513424379 2022.02.10 18:17:04)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code 93c7929c91c5c485c29782c9c6959296c595c0959a)
	(_ent
		(_time 1644513424375)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(2))(_read(5)(6)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000055 55 1765          1644513424402 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 30(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1644513424403 2022.02.10 18:17:04)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters tan)
	(_code a3f6f3f4a5f5f1b5a1a6e6faa4a4a0a5a6a5a4a6f5)
	(_ent
		(_time 1644513424399)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int bity_wej 0 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 1 0 35(_ent(_out))))
		(_port(_int CLR -1 0 36(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 2 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 segment1 segment2 segment3 (_to i 0 i 2))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(0)(4)(2)(7))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000044 55 2930          1644513424428 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644513424429 2022.02.10 18:17:04)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code c2979597969496d5c390849993c5c6c494c5c2c5c6)
	(_ent
		(_time 1644513424425)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int bity_wej 3 0 62(_ent (_in))))
				(_port(_int CE -1 0 63(_ent (_in))))
				(_port(_int segmenty 4 0 64(_ent (_out))))
				(_port(_int CLR -1 0 65(_ent (_in((i 2))))))
				(_port(_int anode 5 0 66(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U2 0 88(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U3 0 97(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 33(_ent(_out))))
		(_port(_int bit_wej -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 62(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 72(_arch(_uni))))
		(_sig(_int NET983 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 74(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS645 6 0 74(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 746           1644513424451 generator
(_unit VHDL(generator 0 29(generator 0 41))
	(_version ve4)
	(_time 1644513424452 2022.02.10 18:17:04)
	(_source(\../src/generator.vhd\))
	(_parameters tan)
	(_code d2868680d585d3c4d5d5c08882d5d6d484d5d0d4d5)
	(_ent
		(_time 1644513424448)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int turn_on -1 0 34(_ent(_in))))
		(_port(_int syg_wyj -1 0 35(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . generator 1 -1)
)
I 000045 55 264           1644513424474 Fub1
(_unit VHDL(fub1 0 27(fub1 0 32))
	(_version ve4)
	(_time 1644513424475 2022.02.10 18:17:04)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code f1a5a4a0f5a6a7e2f0ffe7aaa5f7f3f2f0f7f7f6f4)
	(_ent
		(_time 1644513424470)
	)
	(_use(std(standard)))
)
I 000051 55 1163          1644513424485 preskaler2
(_unit VHDL(preskaler2 0 30(preskaler2 0 41))
	(_version ve4)
	(_time 1644513424486 2022.02.10 18:17:04)
	(_source(\../src/preskaler2.vhd\))
	(_parameters tan)
	(_code f1a4a2a0f2a6a0e6f0f0b3aba1f7a2f7f4f6f3f2f3)
	(_ent
		(_time 1644513424482)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_port(_int CEO -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 43(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 43(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 44(_arch((i 100)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(4))(_sens(0)(2)(1)(4))(_dssslsensitivity 2))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . preskaler2 2 -1)
)
I 000056 55 1760          1644513424512 TB_ARCHITECTURE
(_unit VHDL(kaskada_liczaca_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513424513 2022.02.10 18:17:04)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 10441617114647064645014a451611154616431619)
	(_ent
		(_time 1644513424509)
	)
	(_comp
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int bity_wyj 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((bity_wyj)(bity_wyj))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19(_array -1((_dto i 11 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int bit_wej -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int bity_wyj 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int bit_spr 1 0 28(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 31(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)(2)(3)(5))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000048 55 451 0 testbench_for_kaskada_liczaca
(_configuration VHDL (testbench_for_kaskada_liczaca 0 79 (kaskada_liczaca_TB))
	(_version ve4)
	(_time 1644513424518 2022.02.10 18:17:04)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 20757024257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . kaskada_liczaca kaskada_liczaca
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2110          1644513424539 TB_ARCHITECTURE
(_unit VHDL(seven_seg_disp_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513424540 2022.02.10 18:17:04)
	(_source(\../src/TB_seven_seg_disp/seven_seg_disp_TB.vhd\))
	(_parameters tan)
	(_code 2f7a782b7c797d392e786a7628282c292a29282a79)
	(_ent
		(_time 1644513424536)
	)
	(_comp
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bity_wej 0 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int segmenty 1 0 18(_ent (_out))))
				(_port(_int CLR -1 0 19(_ent (_in))))
				(_port(_int anode 2 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp seven_seg_disp)
		(_port
			((clk)(clk))
			((bity_wej)(bity_wej))
			((CE)(CE))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 25(_array -1((_dto i 11 i 0)))))
		(_sig(_int bity_wej 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int segmenty 4 0 27(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int anode 5 0 29(_arch(_uni))))
		(_cnst(_int period -2 0 32(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(4))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000047 55 445 0 testbench_for_seven_seg_disp
(_configuration VHDL (testbench_for_seven_seg_disp 0 77 (seven_seg_disp_TB))
	(_version ve4)
	(_time 1644513424545 2022.02.10 18:17:04)
	(_source(\../src/TB_seven_seg_disp/seven_seg_disp_TB.vhd\))
	(_parameters tan)
	(_code 2f7a7f2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . seven_seg_disp seven_seg_disp
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2145          1644513424564 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513424565 2022.02.10 18:17:04)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code 4f1a1f4d4f191b5a1d1b5b151c484b4919484f4a19)
	(_ent
		(_time 1644513424561)
	)
	(_comp
		(Top
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int segmenty 0 0 19(_ent (_out))))
				(_port(_int anode 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp Top)
		(_port
			((clk)(clk))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((segmenty)(segmenty))
			((anode)(anode))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(clk))
				((CE)(CE))
				((CLR)(CLR))
				((segmenty)(segmenty))
				((anode)(anode))
				((bit_wej)(bit_wej))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni))))
		(_sig(_int bit_wej -1 0 25(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int segmenty 2 0 27(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int anode 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 30(_array -1((_dto i 11 i 0)))))
		(_sig(_int ile 4 0 30(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 33(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 532 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 79 (Top_TB))
	(_version ve4)
	(_time 1644513424571 2022.02.10 18:17:04)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code 4f1a1f4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top Top
				(_port
					((CLK)(clk))
					((CE)(CE))
					((CLR)(CLR))
					((segmenty)(segmenty))
					((anode)(anode))
					((bit_wej)(bit_wej))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1471          1644513434080 TB_ARCHITECTURE
(_unit VHDL(generator_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513434081 2022.02.10 18:17:14)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code 7a297f7b2e2d7b6c7b7568202a7d7e7c2c7d787f2c)
	(_ent
		(_time 1644513434078)
	)
	(_comp
		(generator
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int turn_on -1 0 18(_ent (_in))))
				(_port(_int syg_wyj -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp generator)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((turn_on)(turn_on))
			((syg_wyj)(syg_wyj))
		)
		(_use(_ent . generator)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int turn_on -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int syg_wyj -1 0 27(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 30(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 415 0 testbench_for_generator
(_configuration VHDL (testbench_for_generator 0 75 (generator_tb))
	(_version ve4)
	(_time 1644513434086 2022.02.10 18:17:14)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code 7a287c7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . generator generator
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1162          1644513752073 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1644513752074 2022.02.10 18:22:32)
	(_source(\../src/Preskaler.vhd\))
	(_parameters tan)
	(_code 9bcec895cbccca8c9a9b88c1cb9dc89d9e9c999c9b)
	(_ent
		(_time 1644513424346)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in)(_event))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 100000)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
V 000044 55 2930          1644513754894 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644513754895 2022.02.10 18:22:34)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code a7f3a4f0f6f1f3b0a6f5e1fcf6a0a3a1f1a0a7a0a3)
	(_ent
		(_time 1644513424424)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int bity_wej 3 0 62(_ent (_in))))
				(_port(_int CE -1 0 63(_ent (_in))))
				(_port(_int segmenty 4 0 64(_ent (_out))))
				(_port(_int CLR -1 0 65(_ent (_in((i 2))))))
				(_port(_int anode 5 0 66(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U2 0 88(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U3 0 97(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 33(_ent(_out))))
		(_port(_int bit_wej -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 62(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 72(_arch(_uni))))
		(_sig(_int NET983 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 74(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS645 6 0 74(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 1162          1644513889001 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1644513889002 2022.02.10 18:24:48)
	(_source(\../src/Preskaler.vhd\))
	(_parameters tan)
	(_code 74277774722325637577672e247227727173767374)
	(_ent
		(_time 1644513424346)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in)(_event))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 100000)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000051 55 1164          1644513921535 preskaler2
(_unit VHDL(preskaler2 0 30(preskaler2 0 41))
	(_version ve4)
	(_time 1644513921536 2022.02.10 18:25:21)
	(_source(\../src/preskaler2.vhd\))
	(_parameters tan)
	(_code 9795959992c0c6809695d5cdc791c4919290959495)
	(_ent
		(_time 1644513921533)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_port(_int CEO -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 42(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 1000)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . preskaler2 2 -1)
)
I 000050 55 1162          1644513970430 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1644513970431 2022.02.10 18:26:10)
	(_source(\../src/Preskaler.vhd\))
	(_parameters tan)
	(_code 9294939c92c5c385939181c8c294c1949795909592)
	(_ent
		(_time 1644513424346)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in)(_event))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 100000)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 1308          1644513970445 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644513970446 2022.02.10 18:26:10)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code a2a5f1f5a1f4f5b4f3a6b3f8f7a4a3a7f4a4f1a4ab)
	(_ent
		(_time 1644513424374)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(2))(_read(1)(3)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000055 55 1765          1644513970461 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 30(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1644513970462 2022.02.10 18:26:10)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters tan)
	(_code b1b7b3e5b5e7e3a7b3b4f4e8b6b6b2b7b4b7b6b4e7)
	(_ent
		(_time 1644513424398)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int bity_wej 0 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 1 0 35(_ent(_out))))
		(_port(_int CLR -1 0 36(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 2 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 segment1 segment2 segment3 (_to i 0 i 2))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(0)(4)(2)(7))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000044 55 3350          1644513970482 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644513970483 2022.02.10 18:26:10)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code c1c7c494969795d6c392879a90c6c5c797c6c1c6c5)
	(_ent
		(_time 1644513424424)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 69(_ent (_in))))
				(_port(_int bity_wej 3 0 70(_ent (_in))))
				(_port(_int CE -1 0 71(_ent (_in))))
				(_port(_int segmenty 4 0 72(_ent (_out))))
				(_port(_int CLR -1 0 73(_ent (_in((i 2))))))
				(_port(_int anode 5 0 74(_ent (_out))))
			)
		)
		(preskaler2
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_port(_int CLR -1 0 63(_ent (_in))))
				(_port(_int CEO -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 89(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U2 0 97(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(NET1626))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U3 0 106(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_inst U6 0 116(_comp preskaler2)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET1626))
		)
		(_use(_ent . preskaler2)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 33(_ent(_out))))
		(_port(_int bit_wej -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 70(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 72(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 80(_arch(_uni))))
		(_sig(_int NET1626 -1 0 81(_arch(_uni))))
		(_sig(_int NET983 -1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 83(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS645 6 0 83(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 746           1644513970502 generator
(_unit VHDL(generator 0 29(generator 0 41))
	(_version ve4)
	(_time 1644513970503 2022.02.10 18:26:10)
	(_source(\../src/generator.vhd\))
	(_parameters tan)
	(_code d0d7d682d587d1c6d7d7c28a80d7d4d686d7d2d6d7)
	(_ent
		(_time 1644513424447)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int turn_on -1 0 34(_ent(_in))))
		(_port(_int syg_wyj -1 0 35(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . generator 1 -1)
)
I 000045 55 264           1644513970516 Fub1
(_unit VHDL(fub1 0 27(fub1 0 32))
	(_version ve4)
	(_time 1644513970517 2022.02.10 18:26:10)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code e0e7e7b2e5b7b6f3e1eef6bbb4e6e2e3e1e6e6e7e5)
	(_ent
		(_time 1644513424469)
	)
	(_use(std(standard)))
)
I 000051 55 1164          1644513970522 preskaler2
(_unit VHDL(preskaler2 0 30(preskaler2 0 41))
	(_version ve4)
	(_time 1644513970523 2022.02.10 18:26:10)
	(_source(\../src/preskaler2.vhd\))
	(_parameters tan)
	(_code f0f6f1a1f2a7a1e7f1f2b2aaa0f6a3f6f5f7f2f3f2)
	(_ent
		(_time 1644513921532)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_port(_int CEO -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 42(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 1000)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_trgt(4))(_sens(0)(2)(1)(4))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . preskaler2 2 -1)
)
I 000056 55 1760          1644513970538 TB_ARCHITECTURE
(_unit VHDL(kaskada_liczaca_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513970539 2022.02.10 18:26:10)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code fff8acafa8a9a8e9a9aaeea5aaf9fefaa9f9acf9f6)
	(_ent
		(_time 1644513424508)
	)
	(_comp
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int bity_wyj 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((bity_wyj)(bity_wyj))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19(_array -1((_dto i 11 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int bit_wej -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int bity_wyj 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int bit_spr 1 0 28(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 31(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)(2)(3)(5))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000048 55 451 0 testbench_for_kaskada_liczaca
(_configuration VHDL (testbench_for_kaskada_liczaca 0 79 (kaskada_liczaca_TB))
	(_version ve4)
	(_time 1644513970542 2022.02.10 18:26:10)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code fff9faafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . kaskada_liczaca kaskada_liczaca
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 2110          1644513970553 TB_ARCHITECTURE
(_unit VHDL(seven_seg_disp_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513970554 2022.02.10 18:26:10)
	(_source(\../src/TB_seven_seg_disp/seven_seg_disp_TB.vhd\))
	(_parameters tan)
	(_code 0f090e095c595d190e584a5608080c090a09080a59)
	(_ent
		(_time 1644513424535)
	)
	(_comp
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int bity_wej 0 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int segmenty 1 0 18(_ent (_out))))
				(_port(_int CLR -1 0 19(_ent (_in))))
				(_port(_int anode 2 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp seven_seg_disp)
		(_port
			((clk)(clk))
			((bity_wej)(bity_wej))
			((CE)(CE))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 25(_array -1((_dto i 11 i 0)))))
		(_sig(_int bity_wej 3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int segmenty 4 0 27(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int anode 5 0 29(_arch(_uni))))
		(_cnst(_int period -2 0 32(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/4\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(4))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000047 55 445 0 testbench_for_seven_seg_disp
(_configuration VHDL (testbench_for_seven_seg_disp 0 77 (seven_seg_disp_TB))
	(_version ve4)
	(_time 1644513970557 2022.02.10 18:26:10)
	(_source(\../src/TB_seven_seg_disp/seven_seg_disp_TB.vhd\))
	(_parameters tan)
	(_code 0f0909095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . seven_seg_disp seven_seg_disp
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2145          1644513970569 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513970570 2022.02.10 18:26:10)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code 1f1919181f494b0a4d4b0b454c181b1949181f1a49)
	(_ent
		(_time 1644513424560)
	)
	(_comp
		(Top
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int segmenty 0 0 19(_ent (_out))))
				(_port(_int anode 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp Top)
		(_port
			((clk)(clk))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((segmenty)(segmenty))
			((anode)(anode))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(clk))
				((CE)(CE))
				((CLR)(CLR))
				((segmenty)(segmenty))
				((anode)(anode))
				((bit_wej)(bit_wej))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni))))
		(_sig(_int bit_wej -1 0 25(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int segmenty 2 0 27(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int anode 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 30(_array -1((_dto i 11 i 0)))))
		(_sig(_int ile 4 0 30(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 33(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 532 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 79 (Top_TB))
	(_version ve4)
	(_time 1644513970573 2022.02.10 18:26:10)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code 1f1919184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top Top
				(_port
					((CLK)(clk))
					((CE)(CE))
					((CLR)(CLR))
					((segmenty)(segmenty))
					((anode)(anode))
					((bit_wej)(bit_wej))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1471          1644513971746 TB_ARCHITECTURE
(_unit VHDL(generator_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644513971747 2022.02.10 18:26:11)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code b2b5b3e6b5e5b3a4b3bda0e8e2b5b6b4e4b5b0b7e4)
	(_ent
		(_time 1644513434077)
	)
	(_comp
		(generator
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int turn_on -1 0 18(_ent (_in))))
				(_port(_int syg_wyj -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp generator)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((turn_on)(turn_on))
			((syg_wyj)(syg_wyj))
		)
		(_use(_ent . generator)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int turn_on -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int syg_wyj -1 0 27(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 30(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 415 0 testbench_for_generator
(_configuration VHDL (testbench_for_generator 0 75 (generator_tb))
	(_version ve4)
	(_time 1644513971750 2022.02.10 18:26:11)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code b2b4b0e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . generator generator
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1161          1644514150675 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1644514150676 2022.02.10 18:29:10)
	(_source(\../src/Preskaler.vhd\))
	(_parameters tan)
	(_code acffadfafdfbfdbbadacbff6fcaaffaaa9abaeabac)
	(_ent
		(_time 1644513424346)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in)(_event))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10000)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 1308          1644514976397 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644514976398 2022.02.10 18:42:56)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code 23232327217574357227327976252226752570252a)
	(_ent
		(_time 1644513424374)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(2))(_read(5)(6)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000056 55 1335          1644515644077 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644515644078 2022.02.10 18:54:04)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code 3b343b3e686d6c2d6a3f2a616e3d3a3e6d3d683d32)
	(_ent
		(_time 1644515644075)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(2))(_read(5)(6)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000056 55 1335          1644515661092 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644515661093 2022.02.10 18:54:21)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code b2e0b4e6b1e4e5a4e3b6a3e8e7b4b3b7e4b4e1b4bb)
	(_ent
		(_time 1644515644074)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(2))(_read(5)(6)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000056 55 1760          1644515682174 TB_ARCHITECTURE
(_unit VHDL(kaskada_liczaca_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644515682175 2022.02.10 18:54:42)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 080d5a0e015e5f1e5e5d19525d0e090d5e0e5b0e01)
	(_ent
		(_time 1644513424508)
	)
	(_comp
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int bity_wyj 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((bity_wyj)(bity_wyj))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int bit_wej -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int bity_wyj 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int bit_spr 1 0 28(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 31(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)(2)(3)(5))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000048 55 451 0 testbench_for_kaskada_liczaca
(_configuration VHDL (testbench_for_kaskada_liczaca 0 79 (kaskada_liczaca_TB))
	(_version ve4)
	(_time 1644515682178 2022.02.10 18:54:42)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 181c1c1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . kaskada_liczaca kaskada_liczaca
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1335          1644515700075 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644515700076 2022.02.10 18:55:00)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code fbfaacaba8adacedaaffeaa1aefdfafeadfda8fdf2)
	(_ent
		(_time 1644515644074)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(2))(_read(5)(6)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000055 55 1765          1644515889295 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 30(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1644515889296 2022.02.10 18:58:09)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters tan)
	(_code 1d1f171a4c4b4f0b101358441a1a1e1b181b1a184b)
	(_ent
		(_time 1644515889293)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wej 0 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 1 0 35(_ent(_out))))
		(_port(_int CLR -1 0 36(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 2 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 segment1 segment2 segment3 (_to i 0 i 2))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(0)(4)(7)(2))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(7)(3)(5))(_sens(6)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1797          1644515969293 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 30(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1644515969294 2022.02.10 18:59:29)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters tan)
	(_code 9d939f92cccbcf8b9093d8c49a9a9e9b989b9a98cb)
	(_ent
		(_time 1644515889292)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wej 0 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 1 0 35(_ent(_out))))
		(_port(_int CLR -1 0 36(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 2 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 segment1 segment2 segment3 segment4 (_to i 0 i 3))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(0)(4)(7)(2))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(7)(3)(5))(_sens(6)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 50529026)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000050 55 1161          1644516193422 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1644516193423 2022.02.10 19:03:13)
	(_source(\../src/Preskaler.vhd\))
	(_parameters tan)
	(_code 1a4b4e1c494d4b0d1b1a09404a1c491c1f1d181d1a)
	(_ent
		(_time 1644513424346)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in)(_event))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10000)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 1335          1644516193440 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644516193441 2022.02.10 19:03:13)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code 2a7a2c2e7a7c7d3c7b2e3b707f2c2b2f7c2c792c23)
	(_ent
		(_time 1644515644074)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(2))(_read(1)(3)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000055 55 1797          1644516193456 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 30(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1644516193457 2022.02.10 19:03:13)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters tan)
	(_code 49181e4b451f1b5f44470c104e4e4a4f4c4f4e4c1f)
	(_ent
		(_time 1644515889292)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wej 0 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 1 0 35(_ent(_out))))
		(_port(_int CLR -1 0 36(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 2 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 segment1 segment2 segment3 segment4 (_to i 0 i 3))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(0)(4)(2)(7))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 50529026)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000044 55 2930          1644516193483 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644516193484 2022.02.10 19:03:13)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code 5908095a060f0d4e580b1f02085e5d5f0f5e595e5d)
	(_ent
		(_time 1644516193481)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int bity_wej 3 0 62(_ent (_in))))
				(_port(_int CE -1 0 63(_ent (_in))))
				(_port(_int segmenty 4 0 64(_ent (_out))))
				(_port(_int CLR -1 0 65(_ent (_in((i 2))))))
				(_port(_int anode 5 0 66(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U8 0 88(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U9 0 97(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 30(_ent(_out))))
		(_port(_int bit_wej -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 72(_arch(_uni))))
		(_sig(_int NET983 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS645 6 0 74(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 746           1644516193504 generator
(_unit VHDL(generator 0 29(generator 0 41))
	(_version ve4)
	(_time 1644516193505 2022.02.10 19:03:13)
	(_source(\../src/generator.vhd\))
	(_parameters tan)
	(_code 78282b79752f796e7f7f6a22287f7c7e2e7f7a7e7f)
	(_ent
		(_time 1644513424447)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int turn_on -1 0 34(_ent(_in))))
		(_port(_int syg_wyj -1 0 35(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . generator 1 -1)
)
I 000045 55 264           1644516193515 Fub1
(_unit VHDL(fub1 0 27(fub1 0 32))
	(_version ve4)
	(_time 1644516193516 2022.02.10 19:03:13)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code 78282a78752f2e6b79766e232c7e7a7b797e7e7f7d)
	(_ent
		(_time 1644513424469)
	)
	(_use(std(standard)))
)
I 000051 55 1164          1644516193521 preskaler2
(_unit VHDL(preskaler2 0 30(preskaler2 0 41))
	(_version ve4)
	(_time 1644516193522 2022.02.10 19:03:13)
	(_source(\../src/preskaler2.vhd\))
	(_parameters tan)
	(_code 78292c78722f296f797a3a22287e2b7e7d7f7a7b7a)
	(_ent
		(_time 1644513921532)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_port(_int CEO -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 42(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 1000)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_trgt(4))(_sens(0)(2)(1)(4))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . preskaler2 2 -1)
)
I 000056 55 1760          1644516193534 TB_ARCHITECTURE
(_unit VHDL(kaskada_liczaca_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516193535 2022.02.10 19:03:13)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 97c7919891c1c081c1c286cdc2919692c191c4919e)
	(_ent
		(_time 1644513424508)
	)
	(_comp
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int bity_wyj 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((bity_wyj)(bity_wyj))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int bit_wej -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int bity_wyj 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int bit_spr 1 0 28(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 31(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)(2)(3)(5))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000048 55 451 0 testbench_for_kaskada_liczaca
(_configuration VHDL (testbench_for_kaskada_liczaca 0 79 (kaskada_liczaca_TB))
	(_version ve4)
	(_time 1644516193538 2022.02.10 19:03:13)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 97c6c79895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . kaskada_liczaca kaskada_liczaca
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2145          1644516193571 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516193572 2022.02.10 19:03:13)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code b7e6e7e3e6e1e3a2e5e3a3ede4b0b3b1e1b0b7b2e1)
	(_ent
		(_time 1644513424560)
	)
	(_comp
		(Top
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int segmenty 0 0 19(_ent (_out))))
				(_port(_int anode 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp Top)
		(_port
			((clk)(clk))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((segmenty)(segmenty))
			((anode)(anode))
		)
		(_use(_ent . Top)
			(_port
				((segmenty)(segmenty))
				((anode)(anode))
				((bit_wej)(bit_wej))
				((CLK)(clk))
				((CE)(CE))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni))))
		(_sig(_int bit_wej -1 0 25(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int segmenty 2 0 27(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int anode 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 30(_array -1((_dto i 11 i 0)))))
		(_sig(_int ile 4 0 30(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 33(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 532 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 79 (Top_TB))
	(_version ve4)
	(_time 1644516193575 2022.02.10 19:03:13)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code b7e6e7e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top Top
				(_port
					((segmenty)(segmenty))
					((anode)(anode))
					((bit_wej)(bit_wej))
					((CLK)(clk))
					((CE)(CE))
					((CLR)(CLR))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1471          1644516194930 TB_ARCHITECTURE
(_unit VHDL(generator_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516194931 2022.02.10 19:03:14)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code 06000200055107100709145c560102005001040350)
	(_ent
		(_time 1644513434077)
	)
	(_comp
		(generator
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int turn_on -1 0 18(_ent (_in))))
				(_port(_int syg_wyj -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp generator)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((turn_on)(turn_on))
			((syg_wyj)(syg_wyj))
		)
		(_use(_ent . generator)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int turn_on -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int syg_wyj -1 0 27(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 30(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 415 0 testbench_for_generator
(_configuration VHDL (testbench_for_generator 0 75 (generator_tb))
	(_version ve4)
	(_time 1644516194935 2022.02.10 19:03:14)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code 06010100055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . generator generator
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 1162          1644516665686 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1644516665687 2022.02.10 19:11:05)
	(_source(\../src/Preskaler.vhd\))
	(_parameters tan)
	(_code e4e0e5b6e2b3b5f3e5e4f7beb4e2b7e2e1e3e6e3e4)
	(_ent
		(_time 1644513424346)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in)(_event))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 100000)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 1335          1644516665703 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644516665704 2022.02.10 19:11:05)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code f4f1a7a4f1a2a3e2a5f0e5aea1f2f5f1a2f2a7f2fd)
	(_ent
		(_time 1644515644074)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(2))(_read(1)(3)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
I 000055 55 1797          1644516665719 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 30(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1644516665720 2022.02.10 19:11:05)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters tan)
	(_code 03070205055551150e0d465a040400050605040655)
	(_ent
		(_time 1644515889292)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wej 0 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 1 0 35(_ent(_out))))
		(_port(_int CLR -1 0 36(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 2 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 segment1 segment2 segment3 segment4 (_to i 0 i 3))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(0)(4)(2)(7))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 50529026)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000044 55 2930          1644516665737 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644516665738 2022.02.10 19:11:05)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code 131715144645470412415548421417154514131417)
	(_ent
		(_time 1644516193480)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int bity_wej 3 0 62(_ent (_in))))
				(_port(_int CE -1 0 63(_ent (_in))))
				(_port(_int segmenty 4 0 64(_ent (_out))))
				(_port(_int CLR -1 0 65(_ent (_in((i 2))))))
				(_port(_int anode 5 0 66(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U8 0 88(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U9 0 97(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 30(_ent(_out))))
		(_port(_int bit_wej -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 72(_arch(_uni))))
		(_sig(_int NET983 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS645 6 0 74(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
V 000050 55 746           1644516665754 generator
(_unit VHDL(generator 0 29(generator 0 41))
	(_version ve4)
	(_time 1644516665755 2022.02.10 19:11:05)
	(_source(\../src/generator.vhd\))
	(_parameters tan)
	(_code 323737373565332435352068623536346435303435)
	(_ent
		(_time 1644513424447)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int turn_on -1 0 34(_ent(_in))))
		(_port(_int syg_wyj -1 0 35(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . generator 1 -1)
)
V 000045 55 264           1644516665764 Fub1
(_unit VHDL(fub1 0 27(fub1 0 32))
	(_version ve4)
	(_time 1644516665765 2022.02.10 19:11:05)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code 3237363635656421333c2469663430313334343537)
	(_ent
		(_time 1644513424469)
	)
	(_use(std(standard)))
)
V 000051 55 1164          1644516665770 preskaler2
(_unit VHDL(preskaler2 0 30(preskaler2 0 41))
	(_version ve4)
	(_time 1644516665771 2022.02.10 19:11:05)
	(_source(\../src/preskaler2.vhd\))
	(_parameters tan)
	(_code 323630363265632533307068623461343735303130)
	(_ent
		(_time 1644513921532)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_port(_int CEO -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 42(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 1000)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_trgt(4))(_sens(0)(2)(1)(4))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . preskaler2 2 -1)
)
V 000056 55 1760          1644516665782 TB_ARCHITECTURE
(_unit VHDL(kaskada_liczaca_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516665783 2022.02.10 19:11:05)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 42471240411415541417531817444347144411444b)
	(_ent
		(_time 1644513424508)
	)
	(_comp
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int bity_wyj 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((bity_wyj)(bity_wyj))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int bit_wej -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int bity_wyj 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int bit_spr 1 0 28(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 31(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)(2)(3)(5))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000048 55 451 0 testbench_for_kaskada_liczaca
(_configuration VHDL (testbench_for_kaskada_liczaca 0 79 (kaskada_liczaca_TB))
	(_version ve4)
	(_time 1644516665786 2022.02.10 19:11:05)
	(_source(\../src/TB_kaskada_liczaca/kaskada_liczaca_TB.vhd\))
	(_parameters tan)
	(_code 51555752550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . kaskada_liczaca kaskada_liczaca
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 2145          1644516665812 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516665813 2022.02.10 19:11:05)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code 61656761363735743335753b326665673766616437)
	(_ent
		(_time 1644513424560)
	)
	(_comp
		(Top
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int bit_wej -1 0 18(_ent (_in))))
				(_port(_int segmenty 0 0 19(_ent (_out))))
				(_port(_int anode 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp Top)
		(_port
			((clk)(clk))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(bit_wej))
			((segmenty)(segmenty))
			((anode)(anode))
		)
		(_use(_ent . Top)
			(_port
				((segmenty)(segmenty))
				((anode)(anode))
				((bit_wej)(bit_wej))
				((CLK)(clk))
				((CE)(CE))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni))))
		(_sig(_int bit_wej -1 0 25(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int segmenty 2 0 27(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int anode 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 30(_array -1((_dto i 11 i 0)))))
		(_sig(_int ile 4 0 30(_arch(_uni((_others(i 2)))))))
		(_cnst(_int period -2 0 33(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 532 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 79 (Top_TB))
	(_version ve4)
	(_time 1644516665816 2022.02.10 19:11:05)
	(_source(\../src/TB_Top/Top_TB.vhd\))
	(_parameters tan)
	(_code 71757770752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top Top
				(_port
					((segmenty)(segmenty))
					((anode)(anode))
					((bit_wej)(bit_wej))
					((CLK)(clk))
					((CE)(CE))
					((CLR)(CLR))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1471          1644516667002 TB_ARCHITECTURE
(_unit VHDL(generator_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644516667003 2022.02.10 19:11:07)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code 1411141315431502151b064e441310124213161142)
	(_ent
		(_time 1644513434077)
	)
	(_comp
		(generator
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int turn_on -1 0 18(_ent (_in))))
				(_port(_int syg_wyj -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp generator)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((turn_on)(turn_on))
			((syg_wyj)(syg_wyj))
		)
		(_use(_ent . generator)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int CLR -1 0 25(_arch(_uni((i 3))))))
		(_sig(_int turn_on -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int syg_wyj -1 0 27(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 30(_arch((ns 4627730092099895296)))))
		(_cnst(_int \period/8\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 415 0 testbench_for_generator
(_configuration VHDL (testbench_for_generator 0 75 (generator_tb))
	(_version ve4)
	(_time 1644516667006 2022.02.10 19:11:07)
	(_source(\../src/TB_generator/generator_tb.vhd\))
	(_parameters tan)
	(_code 14101713154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . generator generator
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000055 55 1797          1644516793696 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 30(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1644516793697 2022.02.10 19:13:13)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters tan)
	(_code f4f1f2a4f5a2a6e2f9fab1adf3f3f7f2f1f2f3f1a2)
	(_ent
		(_time 1644515889292)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wej 0 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 1 0 35(_ent(_out))))
		(_port(_int CLR -1 0 36(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 2 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 segment1 segment2 segment3 segment4 (_to i 0 i 3))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(0)(4)(7)(2))(_dssslsensitivity 2))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(7)(3)(5))(_sens(6)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 50529026)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000044 55 2930          1644516797030 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644516797031 2022.02.10 19:13:17)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code f4f0f2a4a6a2a0e3f5a6b2afa5f3f0f2a2f3f4f3f0)
	(_ent
		(_time 1644516193480)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int bity_wej 3 0 62(_ent (_in))))
				(_port(_int CE -1 0 63(_ent (_in))))
				(_port(_int segmenty 4 0 64(_ent (_out))))
				(_port(_int CLR -1 0 65(_ent (_in((i 2))))))
				(_port(_int anode 5 0 66(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U8 0 88(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U9 0 97(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 30(_ent(_out))))
		(_port(_int bit_wej -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 72(_arch(_uni))))
		(_sig(_int NET983 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS645 6 0 74(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
V 000056 55 1335          1644517039735 kaskada_liczaca
(_unit VHDL(kaskada_liczaca 0 30(kaskada_liczaca 0 45))
	(_version ve4)
	(_time 1644517039736 2022.02.10 19:17:19)
	(_source(\../src/kaskada_liczaca.vhd\))
	(_parameters tan)
	(_code 12414715114445044316034847141317441441141b)
	(_ent
		(_time 1644515644074)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int bit_wej -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int bity_wyj 0 0 37(_ent(_out))))
		(_cnst(_int clock_time -2 0 46(_arch((i 100000)))))
		(_sig(_int ostatnia_war -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int freq 1 0 48(_arch(_uni))))
		(_var(_int time_ad -2 0 52(_prcs 0((i 0)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(2))(_read(5)(6)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . kaskada_liczaca 1 -1)
)
V 000044 55 3351          1644517920436 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644517920437 2022.02.10 19:32:00)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code 424041401614165540110419134546441445424546)
	(_ent
		(_time 1644516193480)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(preskaler2
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_port(_int CLR -1 0 63(_ent (_in))))
				(_port(_int CEO -1 0 64(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 69(_ent (_in))))
				(_port(_int bity_wej 3 0 70(_ent (_in))))
				(_port(_int CE -1 0 71(_ent (_in))))
				(_port(_int segmenty 4 0 72(_ent (_out))))
				(_port(_int CLR -1 0 73(_ent (_in((i 2))))))
				(_port(_int anode 5 0 74(_ent (_out))))
			)
		)
	)
	(_inst U1 0 89(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U10 0 97(_comp preskaler2)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET2008))
		)
		(_use(_ent . preskaler2)
		)
	)
	(_inst U8 0 105(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(NET2008))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U9 0 114(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 30(_ent(_out))))
		(_port(_int bit_wej -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 70(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 72(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 80(_arch(_uni))))
		(_sig(_int NET2008 -1 0 81(_arch(_uni))))
		(_sig(_int NET983 -1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 83(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS645 6 0 83(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
V 000044 55 3351          1644517921738 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version ve4)
	(_time 1644517921739 2022.02.10 19:32:01)
	(_source(\../compile/Top.vhd\))
	(_parameters tan)
	(_code 626035623634367560312439336566643465626566)
	(_ent
		(_time 1644516193480)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(preskaler2
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_port(_int CLR -1 0 63(_ent (_in))))
				(_port(_int CEO -1 0 64(_ent (_out))))
			)
		)
		(kaskada_liczaca
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CE -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int bit_wej -1 0 47(_ent (_in))))
				(_port(_int bity_wyj 2 0 48(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 69(_ent (_in))))
				(_port(_int bity_wej 3 0 70(_ent (_in))))
				(_port(_int CE -1 0 71(_ent (_in))))
				(_port(_int segmenty 4 0 72(_ent (_out))))
				(_port(_int CLR -1 0 73(_ent (_in((i 2))))))
				(_port(_int anode 5 0 74(_ent (_out))))
			)
		)
	)
	(_inst U1 0 89(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET983))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U10 0 97(_comp preskaler2)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET2008))
		)
		(_use(_ent . preskaler2)
		)
	)
	(_inst U8 0 105(_comp kaskada_liczaca)
		(_port
			((CLK)(CLK))
			((CE)(NET2008))
			((CLR)(CLR))
			((bit_wej)(NET1023))
			((bity_wyj)(BUS645))
		)
		(_use(_ent . kaskada_liczaca)
		)
	)
	(_inst U9 0 114(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((bity_wej)(BUS645))
			((CE)(NET983))
			((segmenty)(segmenty))
			((CLR)(CLR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int segmenty 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 1 0 30(_ent(_out))))
		(_port(_int bit_wej -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 70(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 72(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int NET1023 -1 0 80(_arch(_uni))))
		(_sig(_int NET2008 -1 0 81(_arch(_uni))))
		(_sig(_int NET983 -1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 83(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS645 6 0 83(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_alias((NET1023)(bit_wej)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
