
BlueTooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ff8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000590  0800a198  0800a198  0000b198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a728  0800a728  0000c1f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a728  0800a728  0000b728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a730  0800a730  0000c1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a730  0800a730  0000b730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a734  0800a734  0000b734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800a738  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  200001f4  0800a92c  0000c1f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  0800a92c  0000c864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161fa  00000000  00000000  0000c224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039be  00000000  00000000  0002241e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  00025de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc6  00000000  00000000  00027290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c374  00000000  00000000  00028256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019035  00000000  00000000  000445ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000957f2  00000000  00000000  0005d5ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f2df1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006478  00000000  00000000  000f2e34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000f92ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a180 	.word	0x0800a180

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800a180 	.word	0x0800a180

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08c      	sub	sp, #48	@ 0x30
 8000eac:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

	/* USER CODE END BlueNRG_MS_Init_PreTreatment */

	/* Initialize the peripherals and the BLE Stack */
	uint8_t SERVER_BDADDR[] = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000eae:	4a52      	ldr	r2, [pc, #328]	@ (8000ff8 <MX_BlueNRG_MS_Init+0x150>)
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eb8:	6018      	str	r0, [r3, #0]
 8000eba:	3304      	adds	r3, #4
 8000ebc:	8019      	strh	r1, [r3, #0]

	uint8_t  hwVersion;
	uint16_t fwVersion;
	int ret;

	User_Init();
 8000ebe:	f000 f8c2 	bl	8001046 <User_Init>

	/* Get the User Button initial state */
	user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f002 ff58 	bl	8003d78 <BSP_PB_GetState>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	4b4b      	ldr	r3, [pc, #300]	@ (8000ffc <MX_BlueNRG_MS_Init+0x154>)
 8000ece:	701a      	strb	r2, [r3, #0]

	hci_init(user_notify, NULL);
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	484b      	ldr	r0, [pc, #300]	@ (8001000 <MX_BlueNRG_MS_Init+0x158>)
 8000ed4:	f005 ff44 	bl	8006d60 <hci_init>

	/* get the BlueNRG HW and FW versions */
	getBlueNRGVersion(&hwVersion, &fwVersion);
 8000ed8:	1cba      	adds	r2, r7, #2
 8000eda:	1d7b      	adds	r3, r7, #5
 8000edc:	4611      	mov	r1, r2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f005 fdb3 	bl	8006a4a <getBlueNRGVersion>
	* Reset BlueNRG again otherwise we won't
	* be able to change its MAC address.
	* aci_hal_write_config_data() must be the first
	* command after reset otherwise it will fail.
	*/
	hci_reset();
 8000ee4:	f005 fdf5 	bl	8006ad2 <hci_reset>

	HAL_Delay(100);
 8000ee8:	2064      	movs	r0, #100	@ 0x64
 8000eea:	f003 f8eb 	bl	80040c4 <HAL_Delay>

	printf("HWver %d, FWver %d\n", hwVersion, fwVersion);
 8000eee:	797b      	ldrb	r3, [r7, #5]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4843      	ldr	r0, [pc, #268]	@ (8001004 <MX_BlueNRG_MS_Init+0x15c>)
 8000ef8:	f007 f814 	bl	8007f24 <iprintf>

	if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000efc:	797b      	ldrb	r3, [r7, #5]
 8000efe:	2b30      	cmp	r3, #48	@ 0x30
 8000f00:	d902      	bls.n	8000f08 <MX_BlueNRG_MS_Init+0x60>
		bnrg_expansion_board = IDB05A1;
 8000f02:	4b41      	ldr	r3, [pc, #260]	@ (8001008 <MX_BlueNRG_MS_Init+0x160>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
	}

	BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8000f08:	f107 030c 	add.w	r3, r7, #12
 8000f0c:	f107 0214 	add.w	r2, r7, #20
 8000f10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f14:	6018      	str	r0, [r3, #0]
 8000f16:	3304      	adds	r3, #4
 8000f18:	8019      	strh	r1, [r3, #0]

	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000f1a:	f107 030c 	add.w	r3, r7, #12
 8000f1e:	461a      	mov	r2, r3
 8000f20:	2106      	movs	r1, #6
 8000f22:	2000      	movs	r0, #0
 8000f24:	f005 fcfb 	bl	800691e <aci_hal_write_config_data>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	61fb      	str	r3, [r7, #28]
								  CONFIG_DATA_PUBADDR_LEN,
								  bdaddr);
	if (ret) {
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d003      	beq.n	8000f3a <MX_BlueNRG_MS_Init+0x92>
		printf("Setting BD_ADDR failed 0x%02x.\n", ret);
 8000f32:	69f9      	ldr	r1, [r7, #28]
 8000f34:	4835      	ldr	r0, [pc, #212]	@ (800100c <MX_BlueNRG_MS_Init+0x164>)
 8000f36:	f006 fff5 	bl	8007f24 <iprintf>
	}

	ret = aci_gatt_init();
 8000f3a:	f005 faa4 	bl	8006486 <aci_gatt_init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	61fb      	str	r3, [r7, #28]
	if (ret) {
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d002      	beq.n	8000f4e <MX_BlueNRG_MS_Init+0xa6>
		printf("GATT_Init failed.\n");
 8000f48:	4831      	ldr	r0, [pc, #196]	@ (8001010 <MX_BlueNRG_MS_Init+0x168>)
 8000f4a:	f007 f85b 	bl	8008004 <puts>
	}

	if (bnrg_expansion_board == IDB05A1) {
 8000f4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001008 <MX_BlueNRG_MS_Init+0x160>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d10f      	bne.n	8000f76 <MX_BlueNRG_MS_Init+0xce>
		ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000f56:	f107 020a 	add.w	r2, r7, #10
 8000f5a:	1dbb      	adds	r3, r7, #6
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	4613      	mov	r3, r2
 8000f66:	2207      	movs	r2, #7
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	f005 f8b0 	bl	80060d0 <aci_gap_init_IDB05A1>
 8000f70:	4603      	mov	r3, r0
 8000f72:	61fb      	str	r3, [r7, #28]
 8000f74:	e009      	b.n	8000f8a <MX_BlueNRG_MS_Init+0xe2>
	}
	else {
		ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000f76:	1dbb      	adds	r3, r7, #6
 8000f78:	f107 0208 	add.w	r2, r7, #8
 8000f7c:	f107 010a 	add.w	r1, r7, #10
 8000f80:	2001      	movs	r0, #1
 8000f82:	f005 f8f5 	bl	8006170 <aci_gap_init_IDB04A1>
 8000f86:	4603      	mov	r3, r0
 8000f88:	61fb      	str	r3, [r7, #28]
	}

	if (ret != BLE_STATUS_SUCCESS) {
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d002      	beq.n	8000f96 <MX_BlueNRG_MS_Init+0xee>
		printf("GAP_Init failed.\n");
 8000f90:	4820      	ldr	r0, [pc, #128]	@ (8001014 <MX_BlueNRG_MS_Init+0x16c>)
 8000f92:	f007 f837 	bl	8008004 <puts>
	}

	ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8000f96:	2301      	movs	r3, #1
 8000f98:	9303      	str	r3, [sp, #12]
 8000f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001018 <MX_BlueNRG_MS_Init+0x170>)
 8000f9c:	9302      	str	r3, [sp, #8]
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	2310      	movs	r3, #16
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2307      	movs	r3, #7
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2100      	movs	r1, #0
 8000fac:	2001      	movs	r0, #1
 8000fae:	f005 fa13 	bl	80063d8 <aci_gap_set_auth_requirement>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	61fb      	str	r3, [r7, #28]
									 7,
									 16,
									 USE_FIXED_PIN_FOR_PAIRING,
									 123456,
									 BONDING);
	if (ret == BLE_STATUS_SUCCESS) {
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d102      	bne.n	8000fc2 <MX_BlueNRG_MS_Init+0x11a>
		printf("BLE Stack Initialized.\n");
 8000fbc:	4817      	ldr	r0, [pc, #92]	@ (800101c <MX_BlueNRG_MS_Init+0x174>)
 8000fbe:	f007 f821 	bl	8008004 <puts>
	}

	printf("SERVER: BLE Stack Initialized\n");
 8000fc2:	4817      	ldr	r0, [pc, #92]	@ (8001020 <MX_BlueNRG_MS_Init+0x178>)
 8000fc4:	f007 f81e 	bl	8008004 <puts>
	ret = Add_Sample_Service();
 8000fc8:	f000 f8e0 	bl	800118c <Add_Sample_Service>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	61fb      	str	r3, [r7, #28]

	if (ret == BLE_STATUS_SUCCESS){
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d103      	bne.n	8000fde <MX_BlueNRG_MS_Init+0x136>
		printf("Service added successfully.\n");
 8000fd6:	4813      	ldr	r0, [pc, #76]	@ (8001024 <MX_BlueNRG_MS_Init+0x17c>)
 8000fd8:	f007 f814 	bl	8008004 <puts>
 8000fdc:	e002      	b.n	8000fe4 <MX_BlueNRG_MS_Init+0x13c>
	} else {
		printf("Error while adding service.\n");
 8000fde:	4812      	ldr	r0, [pc, #72]	@ (8001028 <MX_BlueNRG_MS_Init+0x180>)
 8000fe0:	f007 f810 	bl	8008004 <puts>
	}

	/* Set output power level */
	ret = aci_hal_set_tx_power_level(1,4);
 8000fe4:	2104      	movs	r1, #4
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f005 fcfe 	bl	80069e8 <aci_hal_set_tx_power_level>
 8000fec:	4603      	mov	r3, r0
 8000fee:	61fb      	str	r3, [r7, #28]

	/* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

	/* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000ff0:	bf00      	nop
 8000ff2:	3720      	adds	r7, #32
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	0800a264 	.word	0x0800a264
 8000ffc:	20000000 	.word	0x20000000
 8001000:	080014c5 	.word	0x080014c5
 8001004:	0800a198 	.word	0x0800a198
 8001008:	20000210 	.word	0x20000210
 800100c:	0800a1ac 	.word	0x0800a1ac
 8001010:	0800a1cc 	.word	0x0800a1cc
 8001014:	0800a1e0 	.word	0x0800a1e0
 8001018:	0001e240 	.word	0x0001e240
 800101c:	0800a1f4 	.word	0x0800a1f4
 8001020:	0800a20c 	.word	0x0800a20c
 8001024:	0800a22c 	.word	0x0800a22c
 8001028:	0800a248 	.word	0x0800a248

0800102c <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(float channel_data[64])
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process(channel_data);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f000 f815 	bl	8001064 <User_Process>
  hci_user_evt_proc();
 800103a:	f006 f80b 	bl	8007054 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800104a:	2101      	movs	r1, #1
 800104c:	2000      	movs	r0, #0
 800104e:	f002 fe3f 	bl	8003cd0 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8001052:	2000      	movs	r0, #0
 8001054:	f002 fdd2 	bl	8003bfc <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8001058:	2000      	movs	r0, #0
 800105a:	f002 feef 	bl	8003e3c <BSP_COM_Init>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(float channel_data[64])
{
 8001064:	b580      	push	{r7, lr}
 8001066:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800106a:	af00      	add	r7, sp, #0
 800106c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001070:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001074:	6018      	str	r0, [r3, #0]
  if (set_connectable)
 8001076:	4b39      	ldr	r3, [pc, #228]	@ (800115c <User_Process+0xf8>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d00b      	beq.n	8001098 <User_Process+0x34>
  {
    /* Establish connection with remote device */
    Make_Connection();
 8001080:	f000 f8f6 	bl	8001270 <Make_Connection>
    set_connectable = FALSE;
 8001084:	4b35      	ldr	r3, [pc, #212]	@ (800115c <User_Process+0xf8>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
    user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 800108a:	2000      	movs	r0, #0
 800108c:	f002 fe74 	bl	8003d78 <BSP_PB_GetState>
 8001090:	4603      	mov	r3, r0
 8001092:	b2da      	uxtb	r2, r3
 8001094:	4b32      	ldr	r3, [pc, #200]	@ (8001160 <User_Process+0xfc>)
 8001096:	701a      	strb	r2, [r3, #0]
  }

  /* Check if the User Button has been pushed */
    /* Debouncing */
    HAL_Delay(50);
 8001098:	2032      	movs	r0, #50	@ 0x32
 800109a:	f003 f813 	bl	80040c4 <HAL_Delay>

    /* Wait until the User Button is released */
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);
 800109e:	bf00      	nop
 80010a0:	2000      	movs	r0, #0
 80010a2:	f002 fe69 	bl	8003d78 <BSP_PB_GetState>
 80010a6:	4602      	mov	r2, r0
 80010a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001160 <User_Process+0xfc>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bf0c      	ite	eq
 80010b2:	2301      	moveq	r3, #1
 80010b4:	2300      	movne	r3, #0
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d0f1      	beq.n	80010a0 <User_Process+0x3c>

    /* Debouncing */
    HAL_Delay(50);
 80010bc:	2032      	movs	r0, #50	@ 0x32
 80010be:	f003 f801 	bl	80040c4 <HAL_Delay>

    if (connected)
 80010c2:	4b28      	ldr	r3, [pc, #160]	@ (8001164 <User_Process+0x100>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d043      	beq.n	8001152 <User_Process+0xee>
    {
    	/* Handshake */
    	uint8_t start[1] = {'F'};
 80010ca:	2346      	movs	r3, #70	@ 0x46
 80010cc:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
    	uint8_t end[1] = {'L'};
 80010d0:	234c      	movs	r3, #76	@ 0x4c
 80010d2:	f887 31fc 	strb.w	r3, [r7, #508]	@ 0x1fc
    	uint8_t ble_buf[500];
		uint8_t ble_buf_len = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	f887 3203 	strb.w	r3, [r7, #515]	@ 0x203

		sendData(start, sizeof(start));
 80010dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010e0:	2101      	movs	r1, #1
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f918 	bl	8001318 <sendData>

    	for (int i = 0; i < 64; i++){
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
 80010ee:	e026      	b.n	800113e <User_Process+0xda>
    		ble_buf_len = sprintf(ble_buf, "%f", channel_data[i]);
 80010f0:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80010fa:	f5a2 7201 	sub.w	r2, r2, #516	@ 0x204
 80010fe:	6812      	ldr	r2, [r2, #0]
 8001100:	4413      	add	r3, r2
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fa27 	bl	8000558 <__aeabi_f2d>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	f107 0008 	add.w	r0, r7, #8
 8001112:	4915      	ldr	r1, [pc, #84]	@ (8001168 <User_Process+0x104>)
 8001114:	f006 ff7e 	bl	8008014 <siprintf>
 8001118:	4603      	mov	r3, r0
 800111a:	f887 3203 	strb.w	r3, [r7, #515]	@ 0x203
    		sendData(ble_buf, ble_buf_len);
 800111e:	f897 2203 	ldrb.w	r2, [r7, #515]	@ 0x203
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	4611      	mov	r1, r2
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f8f5 	bl	8001318 <sendData>
    		HAL_Delay(50);
 800112e:	2032      	movs	r0, #50	@ 0x32
 8001130:	f002 ffc8 	bl	80040c4 <HAL_Delay>
    	for (int i = 0; i < 64; i++){
 8001134:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8001138:	3301      	adds	r3, #1
 800113a:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
 800113e:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8001142:	2b3f      	cmp	r3, #63	@ 0x3f
 8001144:	ddd4      	ble.n	80010f0 <User_Process+0x8c>
//		for (int i = 0; i < 64; i++){
//			ble_buf_len += sprintf (ble_buf + ble_buf_len, "%d,", channel_data[i]);
//		}
//		sendData(ble_buf, ble_buf_len);
//
    	sendData(end, sizeof(end));
 8001146:	f507 73fe 	add.w	r3, r7, #508	@ 0x1fc
 800114a:	2101      	movs	r1, #1
 800114c:	4618      	mov	r0, r3
 800114e:	f000 f8e3 	bl	8001318 <sendData>
      //BSP_LED_Toggle(LED2);  /* Toggle the LED2 locally. */
                               /* If uncommented be sure the BSP_LED_Init(LED2)
                                * is called in main().
                                * E.g. it can be enabled for debugging. */
    }
}
 8001152:	bf00      	nop
 8001154:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000002 	.word	0x20000002
 8001160:	20000000 	.word	0x20000000
 8001164:	20000214 	.word	0x20000214
 8001168:	0800a26c 	.word	0x0800a26c

0800116c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8001176:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <BSP_PB_Callback+0x1c>)
 8001178:	2201      	movs	r2, #1
 800117a:	701a      	strb	r2, [r3, #0]
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	20000211 	.word	0x20000211

0800118c <Add_Sample_Service>:
 * @brief  Add a sample service using a vendor specific profile
 * @param  None
 * @retval Status
 */
tBleStatus Add_Sample_Service(void)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b095      	sub	sp, #84	@ 0x54
 8001190:	af06      	add	r7, sp, #24
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t service_uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 8001192:	4b31      	ldr	r3, [pc, #196]	@ (8001258 <Add_Sample_Service+0xcc>)
 8001194:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8001198:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800119a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 800119e:	4b2f      	ldr	r3, [pc, #188]	@ (800125c <Add_Sample_Service+0xd0>)
 80011a0:	f107 0414 	add.w	r4, r7, #20
 80011a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 80011aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001260 <Add_Sample_Service+0xd4>)
 80011ac:	1d3c      	adds	r4, r7, #4
 80011ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid, PRIMARY_SERVICE, 7, &sampleServHandle); /* original is 9?? */
 80011b4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80011b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001264 <Add_Sample_Service+0xd8>)
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2307      	movs	r3, #7
 80011be:	2201      	movs	r2, #1
 80011c0:	2002      	movs	r0, #2
 80011c2:	f005 f983 	bl	80064cc <aci_gatt_add_serv>
 80011c6:	4603      	mov	r3, r0
 80011c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80011cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d136      	bne.n	8001242 <Add_Sample_Service+0xb6>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidTX, 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 80011d4:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <Add_Sample_Service+0xd8>)
 80011d6:	8818      	ldrh	r0, [r3, #0]
 80011d8:	f107 0214 	add.w	r2, r7, #20
 80011dc:	4b22      	ldr	r3, [pc, #136]	@ (8001268 <Add_Sample_Service+0xdc>)
 80011de:	9305      	str	r3, [sp, #20]
 80011e0:	2301      	movs	r3, #1
 80011e2:	9304      	str	r3, [sp, #16]
 80011e4:	2310      	movs	r3, #16
 80011e6:	9303      	str	r3, [sp, #12]
 80011e8:	2300      	movs	r3, #0
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	2300      	movs	r3, #0
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	2310      	movs	r3, #16
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2314      	movs	r3, #20
 80011f6:	2102      	movs	r1, #2
 80011f8:	f005 f9f1 	bl	80065de <aci_gatt_add_char>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                           16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001202:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001206:	2b00      	cmp	r3, #0
 8001208:	d11d      	bne.n	8001246 <Add_Sample_Service+0xba>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidRX, 20, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 800120a:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <Add_Sample_Service+0xd8>)
 800120c:	8818      	ldrh	r0, [r3, #0]
 800120e:	1d3a      	adds	r2, r7, #4
 8001210:	4b16      	ldr	r3, [pc, #88]	@ (800126c <Add_Sample_Service+0xe0>)
 8001212:	9305      	str	r3, [sp, #20]
 8001214:	2301      	movs	r3, #1
 8001216:	9304      	str	r3, [sp, #16]
 8001218:	2310      	movs	r3, #16
 800121a:	9303      	str	r3, [sp, #12]
 800121c:	2301      	movs	r3, #1
 800121e:	9302      	str	r3, [sp, #8]
 8001220:	2300      	movs	r3, #0
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	230c      	movs	r3, #12
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2314      	movs	r3, #20
 800122a:	2102      	movs	r1, #2
 800122c:	f005 f9d7 	bl	80065de <aci_gatt_add_char>
 8001230:	4603      	mov	r3, r0
 8001232:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                           16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001236:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800123a:	2b00      	cmp	r3, #0
 800123c:	d105      	bne.n	800124a <Add_Sample_Service+0xbe>

  PRINTF("Sample Service added.\nTX Char Handle %04X, RX Char Handle %04X\n", TXCharHandle, RXCharHandle);
  return BLE_STATUS_SUCCESS;
 800123e:	2300      	movs	r3, #0
 8001240:	e005      	b.n	800124e <Add_Sample_Service+0xc2>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001242:	bf00      	nop
 8001244:	e002      	b.n	800124c <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001246:	bf00      	nop
 8001248:	e000      	b.n	800124c <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800124a:	bf00      	nop

fail:
  PRINTF("Error while adding Sample Service.\n");
  return BLE_STATUS_ERROR ;
 800124c:	2347      	movs	r3, #71	@ 0x47
}
 800124e:	4618      	mov	r0, r3
 8001250:	373c      	adds	r7, #60	@ 0x3c
 8001252:	46bd      	mov	sp, r7
 8001254:	bd90      	pop	{r4, r7, pc}
 8001256:	bf00      	nop
 8001258:	0800a270 	.word	0x0800a270
 800125c:	0800a280 	.word	0x0800a280
 8001260:	0800a290 	.word	0x0800a290
 8001264:	20000224 	.word	0x20000224
 8001268:	20000226 	.word	0x20000226
 800126c:	20000228 	.word	0x20000228

08001270 <Make_Connection>:
 * @brief  Make the device connectable
 * @param  None
 * @retval None
 */
void Make_Connection(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08c      	sub	sp, #48	@ 0x30
 8001274:	af08      	add	r7, sp, #32
	tBleStatus ret;

	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'A','l','l','e','r','S','p','e','c','X'};
 8001276:	4a14      	ldr	r2, [pc, #80]	@ (80012c8 <Make_Connection+0x58>)
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	ca07      	ldmia	r2, {r0, r1, r2}
 800127c:	c303      	stmia	r3!, {r0, r1}
 800127e:	801a      	strh	r2, [r3, #0]
 8001280:	3302      	adds	r3, #2
 8001282:	0c12      	lsrs	r2, r2, #16
 8001284:	701a      	strb	r2, [r3, #0]

	/* disable scan response */
	hci_le_set_scan_resp_data(0,NULL);
 8001286:	2100      	movs	r1, #0
 8001288:	2000      	movs	r0, #0
 800128a:	f005 fc8e 	bl	8006baa <hci_le_set_scan_resp_data>
	/*
	Advertising_Event_Type, Adv_Interval_Min, Adv_Interval_Max, Address_Type, Adv_Filter_Policy,
	Local_Name_Length, Local_Name, Service_Uuid_Length, Service_Uuid_List, Slave_Conn_Interval_Min,
	Slave_Conn_Interval_Max
	*/
	ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 800128e:	2300      	movs	r3, #0
 8001290:	9306      	str	r3, [sp, #24]
 8001292:	2300      	movs	r3, #0
 8001294:	9305      	str	r3, [sp, #20]
 8001296:	2300      	movs	r3, #0
 8001298:	9304      	str	r3, [sp, #16]
 800129a:	2300      	movs	r3, #0
 800129c:	9303      	str	r3, [sp, #12]
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	9302      	str	r3, [sp, #8]
 80012a2:	230d      	movs	r3, #13
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	2300      	movs	r3, #0
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2300      	movs	r3, #0
 80012ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012b4:	2000      	movs	r0, #0
 80012b6:	f004 ffa5 	bl	8006204 <aci_gap_set_discoverable>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73fb      	strb	r3, [r7, #15]
							   NO_WHITE_LIST_USE, 13, local_name, 0, NULL, 0, 0);
	PRINTF("%d\n",ret);
}
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	0800a2a0 	.word	0x0800a2a0

080012cc <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 80012d8:	2000      	movs	r0, #0
 80012da:	f002 fca1 	bl	8003c20 <BSP_LED_Toggle>

  for(int i = 0; i < Nb_bytes; i++) {
 80012de:	2300      	movs	r3, #0
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	e009      	b.n	80012f8 <receiveData+0x2c>
    printf("%c", data_buffer[i]);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f006 fe2b 	bl	8007f48 <putchar>
  for(int i = 0; i < Nb_bytes; i++) {
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3301      	adds	r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	78fb      	ldrb	r3, [r7, #3]
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	dbf1      	blt.n	80012e4 <receiveData+0x18>
  }
  fflush(stdout);
 8001300:	4b04      	ldr	r3, [pc, #16]	@ (8001314 <receiveData+0x48>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	4618      	mov	r0, r3
 8001308:	f006 fd36 	bl	8007d78 <fflush>
}
 800130c:	bf00      	nop
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000038 	.word	0x20000038

08001318 <sendData>:
 * @param  data_buffer : pointer to data to be sent
 * @param  Nb_bytes : number of bytes to send
 * @retval None
 */
void sendData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af02      	add	r7, sp, #8
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	70fb      	strb	r3, [r7, #3]
  if(BLE_Role == SERVER) {
 8001324:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <sendData+0x4c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d10b      	bne.n	8001344 <sendData+0x2c>
    aci_gatt_update_char_value(sampleServHandle,TXCharHandle, 0, Nb_bytes, data_buffer);
 800132c:	4b0e      	ldr	r3, [pc, #56]	@ (8001368 <sendData+0x50>)
 800132e:	8818      	ldrh	r0, [r3, #0]
 8001330:	4b0e      	ldr	r3, [pc, #56]	@ (800136c <sendData+0x54>)
 8001332:	8819      	ldrh	r1, [r3, #0]
 8001334:	78fa      	ldrb	r2, [r7, #3]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	4613      	mov	r3, r2
 800133c:	2200      	movs	r2, #0
 800133e:	f005 fa19 	bl	8006774 <aci_gatt_update_char_value>
  }
  else {
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
  }
}
 8001342:	e00a      	b.n	800135a <sendData+0x42>
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
 8001344:	4b0a      	ldr	r3, [pc, #40]	@ (8001370 <sendData+0x58>)
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	b298      	uxth	r0, r3
 800134a:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <sendData+0x5c>)
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	3301      	adds	r3, #1
 8001350:	b299      	uxth	r1, r3
 8001352:	78fa      	ldrb	r2, [r7, #3]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f005 fa9d 	bl	8006894 <aci_gatt_write_without_response>
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000001 	.word	0x20000001
 8001368:	20000224 	.word	0x20000224
 800136c:	20000226 	.word	0x20000226
 8001370:	20000218 	.word	0x20000218
 8001374:	20000222 	.word	0x20000222

08001378 <Attribute_Modified_CB>:
 * @param  data_length : size of the modified attribute data
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	603a      	str	r2, [r7, #0]
 8001382:	80fb      	strh	r3, [r7, #6]
 8001384:	460b      	mov	r3, r1
 8001386:	717b      	strb	r3, [r7, #5]
  if(handle == RXCharHandle + 1){
 8001388:	88fa      	ldrh	r2, [r7, #6]
 800138a:	4b0e      	ldr	r3, [pc, #56]	@ (80013c4 <Attribute_Modified_CB+0x4c>)
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	3301      	adds	r3, #1
 8001390:	429a      	cmp	r2, r3
 8001392:	d105      	bne.n	80013a0 <Attribute_Modified_CB+0x28>
    receiveData(att_data, data_length);
 8001394:	797b      	ldrb	r3, [r7, #5]
 8001396:	4619      	mov	r1, r3
 8001398:	6838      	ldr	r0, [r7, #0]
 800139a:	f7ff ff97 	bl	80012cc <receiveData>
  } else if (handle == TXCharHandle + 2) {
    if(att_data[0] == 0x01)
      notification_enabled = TRUE;
  }
}
 800139e:	e00c      	b.n	80013ba <Attribute_Modified_CB+0x42>
  } else if (handle == TXCharHandle + 2) {
 80013a0:	88fa      	ldrh	r2, [r7, #6]
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <Attribute_Modified_CB+0x50>)
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	3302      	adds	r3, #2
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d106      	bne.n	80013ba <Attribute_Modified_CB+0x42>
    if(att_data[0] == 0x01)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d102      	bne.n	80013ba <Attribute_Modified_CB+0x42>
      notification_enabled = TRUE;
 80013b4:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <Attribute_Modified_CB+0x54>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000228 	.word	0x20000228
 80013c8:	20000226 	.word	0x20000226
 80013cc:	2000021a 	.word	0x2000021a

080013d0 <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 80013dc:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <GAP_ConnectionComplete_CB+0x54>)
 80013de:	2201      	movs	r2, #1
 80013e0:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 80013e2:	4a11      	ldr	r2, [pc, #68]	@ (8001428 <GAP_ConnectionComplete_CB+0x58>)
 80013e4:	887b      	ldrh	r3, [r7, #2]
 80013e6:	8013      	strh	r3, [r2, #0]

  printf("Connected to device:");
 80013e8:	4810      	ldr	r0, [pc, #64]	@ (800142c <GAP_ConnectionComplete_CB+0x5c>)
 80013ea:	f006 fd9b 	bl	8007f24 <iprintf>
  for(int i = 5; i > 0; i--){
 80013ee:	2305      	movs	r3, #5
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	e00a      	b.n	800140a <GAP_ConnectionComplete_CB+0x3a>
    printf("%02X-", addr[i]);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	480c      	ldr	r0, [pc, #48]	@ (8001430 <GAP_ConnectionComplete_CB+0x60>)
 8001400:	f006 fd90 	bl	8007f24 <iprintf>
  for(int i = 5; i > 0; i--){
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3b01      	subs	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2b00      	cmp	r3, #0
 800140e:	dcf1      	bgt.n	80013f4 <GAP_ConnectionComplete_CB+0x24>
  }
  printf("%02X\n", addr[0]);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	4619      	mov	r1, r3
 8001416:	4807      	ldr	r0, [pc, #28]	@ (8001434 <GAP_ConnectionComplete_CB+0x64>)
 8001418:	f006 fd84 	bl	8007f24 <iprintf>
}
 800141c:	bf00      	nop
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000214 	.word	0x20000214
 8001428:	20000218 	.word	0x20000218
 800142c:	0800a2ac 	.word	0x0800a2ac
 8001430:	0800a2c4 	.word	0x0800a2c4
 8001434:	0800a2cc 	.word	0x0800a2cc

08001438 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  connected = FALSE;
 800143c:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <GAP_DisconnectionComplete_CB+0x38>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]

  printf("Disconnected\n");
 8001442:	480c      	ldr	r0, [pc, #48]	@ (8001474 <GAP_DisconnectionComplete_CB+0x3c>)
 8001444:	f006 fdde 	bl	8008004 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8001448:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <GAP_DisconnectionComplete_CB+0x40>)
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 800144e:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <GAP_DisconnectionComplete_CB+0x44>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
  start_read_tx_char_handle = FALSE;
 8001454:	4b0a      	ldr	r3, [pc, #40]	@ (8001480 <GAP_DisconnectionComplete_CB+0x48>)
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
  start_read_rx_char_handle = FALSE;
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <GAP_DisconnectionComplete_CB+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
  end_read_tx_char_handle = FALSE;
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <GAP_DisconnectionComplete_CB+0x50>)
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]
  end_read_rx_char_handle = FALSE;
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <GAP_DisconnectionComplete_CB+0x54>)
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000214 	.word	0x20000214
 8001474:	0800a2d4 	.word	0x0800a2d4
 8001478:	20000002 	.word	0x20000002
 800147c:	2000021a 	.word	0x2000021a
 8001480:	2000021b 	.word	0x2000021b
 8001484:	2000021c 	.word	0x2000021c
 8001488:	2000021d 	.word	0x2000021d
 800148c:	2000021e 	.word	0x2000021e

08001490 <GATT_Notification_CB>:
 * @param  attr_len    Length of attribute value in the notification
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	603a      	str	r2, [r7, #0]
 800149a:	80fb      	strh	r3, [r7, #6]
 800149c:	460b      	mov	r3, r1
 800149e:	717b      	strb	r3, [r7, #5]
  if (attr_handle == tx_handle+1) {
 80014a0:	88fa      	ldrh	r2, [r7, #6]
 80014a2:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <GATT_Notification_CB+0x30>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	3301      	adds	r3, #1
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d104      	bne.n	80014b6 <GATT_Notification_CB+0x26>
    receiveData(attr_value, attr_len);
 80014ac:	797b      	ldrb	r3, [r7, #5]
 80014ae:	4619      	mov	r1, r3
 80014b0:	6838      	ldr	r0, [r7, #0]
 80014b2:	f7ff ff0b 	bl	80012cc <receiveData>
  }
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000220 	.word	0x20000220

080014c4 <user_notify>:
 *         parsed.
 * @param  pData  Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08c      	sub	sp, #48	@ 0x30
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80014d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014d2:	3301      	adds	r3, #1
 80014d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(hci_pckt->type != HCI_EVENT_PKT)
 80014d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b04      	cmp	r3, #4
 80014dc:	f040 80e2 	bne.w	80016a4 <user_notify+0x1e0>
    return;

  switch(event_pckt->evt){
 80014e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2bff      	cmp	r3, #255	@ 0xff
 80014e6:	d021      	beq.n	800152c <user_notify+0x68>
 80014e8:	2bff      	cmp	r3, #255	@ 0xff
 80014ea:	f300 80e0 	bgt.w	80016ae <user_notify+0x1ea>
 80014ee:	2b05      	cmp	r3, #5
 80014f0:	d002      	beq.n	80014f8 <user_notify+0x34>
 80014f2:	2b3e      	cmp	r3, #62	@ 0x3e
 80014f4:	d003      	beq.n	80014fe <user_notify+0x3a>
 80014f6:	e0da      	b.n	80016ae <user_notify+0x1ea>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 80014f8:	f7ff ff9e 	bl	8001438 <GAP_DisconnectionComplete_CB>
    }
    break;
 80014fc:	e0d7      	b.n	80016ae <user_notify+0x1ea>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80014fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001500:	3302      	adds	r3, #2
 8001502:	613b      	str	r3, [r7, #16]

      switch(evt->subevent){
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b01      	cmp	r3, #1
 800150a:	f040 80cd 	bne.w	80016a8 <user_notify+0x1e4>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	3301      	adds	r3, #1
 8001512:	60fb      	str	r3, [r7, #12]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	1d5a      	adds	r2, r3, #5
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800151e:	b29b      	uxth	r3, r3
 8001520:	4619      	mov	r1, r3
 8001522:	4610      	mov	r0, r2
 8001524:	f7ff ff54 	bl	80013d0 <GAP_ConnectionComplete_CB>
        }
        break;
 8001528:	bf00      	nop
      }
    }
    break;
 800152a:	e0bd      	b.n	80016a8 <user_notify+0x1e4>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 800152c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152e:	3302      	adds	r3, #2
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blue_evt->ecode){
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	881b      	ldrh	r3, [r3, #0]
 8001536:	b29b      	uxth	r3, r3
 8001538:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 800153c:	2b11      	cmp	r3, #17
 800153e:	f200 80b5 	bhi.w	80016ac <user_notify+0x1e8>
 8001542:	a201      	add	r2, pc, #4	@ (adr r2, 8001548 <user_notify+0x84>)
 8001544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001548:	08001591 	.word	0x08001591
 800154c:	080016ad 	.word	0x080016ad
 8001550:	080016ad 	.word	0x080016ad
 8001554:	080016ad 	.word	0x080016ad
 8001558:	080016ad 	.word	0x080016ad
 800155c:	080016ad 	.word	0x080016ad
 8001560:	080016ad 	.word	0x080016ad
 8001564:	080016ad 	.word	0x080016ad
 8001568:	080016ad 	.word	0x080016ad
 800156c:	080016ad 	.word	0x080016ad
 8001570:	080016ad 	.word	0x080016ad
 8001574:	080016ad 	.word	0x080016ad
 8001578:	080016ad 	.word	0x080016ad
 800157c:	080016ad 	.word	0x080016ad
 8001580:	080015d1 	.word	0x080015d1
 8001584:	0800165d 	.word	0x0800165d
 8001588:	080016ad 	.word	0x080016ad
 800158c:	080015f3 	.word	0x080015f3

      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
          if (bnrg_expansion_board == IDB05A1) {
 8001590:	4b48      	ldr	r3, [pc, #288]	@ (80016b4 <user_notify+0x1f0>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d10d      	bne.n	80015b4 <user_notify+0xf0>
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 8001598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159a:	3302      	adds	r3, #2
 800159c:	617b      	str	r3, [r7, #20]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	885b      	ldrh	r3, [r3, #2]
 80015a2:	b298      	uxth	r0, r3
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	7919      	ldrb	r1, [r3, #4]
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	3307      	adds	r3, #7
 80015ac:	461a      	mov	r2, r3
 80015ae:	f7ff fee3 	bl	8001378 <Attribute_Modified_CB>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }

        }
        break;
 80015b2:	e076      	b.n	80016a2 <user_notify+0x1de>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 80015b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b6:	3302      	adds	r3, #2
 80015b8:	61bb      	str	r3, [r7, #24]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	885b      	ldrh	r3, [r3, #2]
 80015be:	b298      	uxth	r0, r3
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	7919      	ldrb	r1, [r3, #4]
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	3305      	adds	r3, #5
 80015c8:	461a      	mov	r2, r3
 80015ca:	f7ff fed5 	bl	8001378 <Attribute_Modified_CB>
        break;
 80015ce:	e068      	b.n	80016a2 <user_notify+0x1de>
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
 80015d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d2:	3302      	adds	r3, #2
 80015d4:	61fb      	str	r3, [r7, #28]
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80015dc:	b298      	uxth	r0, r3
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	789b      	ldrb	r3, [r3, #2]
 80015e2:	3b02      	subs	r3, #2
 80015e4:	b2d9      	uxtb	r1, r3
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3305      	adds	r3, #5
 80015ea:	461a      	mov	r2, r3
 80015ec:	f7ff ff50 	bl	8001490 <GATT_Notification_CB>
        }
        break;
 80015f0:	e057      	b.n	80016a2 <user_notify+0x1de>
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 80015f2:	4b31      	ldr	r3, [pc, #196]	@ (80016b8 <user_notify+0x1f4>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d150      	bne.n	800169c <user_notify+0x1d8>
          PRINTF("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");

          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
 80015fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fc:	3302      	adds	r3, #2
 80015fe:	623b      	str	r3, [r7, #32]

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8001600:	4b2e      	ldr	r3, [pc, #184]	@ (80016bc <user_notify+0x1f8>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b00      	cmp	r3, #0
 8001608:	d011      	beq.n	800162e <user_notify+0x16a>
 800160a:	4b2d      	ldr	r3, [pc, #180]	@ (80016c0 <user_notify+0x1fc>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	b2db      	uxtb	r3, r3
 8001610:	2b00      	cmp	r3, #0
 8001612:	d10c      	bne.n	800162e <user_notify+0x16a>
          {
            tx_handle = resp->attr_handle;
 8001614:	6a3b      	ldr	r3, [r7, #32]
 8001616:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800161a:	b29a      	uxth	r2, r3
 800161c:	4b29      	ldr	r3, [pc, #164]	@ (80016c4 <user_notify+0x200>)
 800161e:	801a      	strh	r2, [r3, #0]
            printf("TX Char Handle %04X\n", tx_handle);
 8001620:	4b28      	ldr	r3, [pc, #160]	@ (80016c4 <user_notify+0x200>)
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	4828      	ldr	r0, [pc, #160]	@ (80016c8 <user_notify+0x204>)
 8001628:	f006 fc7c 	bl	8007f24 <iprintf>
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
          }
        }
        break;
 800162c:	e036      	b.n	800169c <user_notify+0x1d8>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 800162e:	4b27      	ldr	r3, [pc, #156]	@ (80016cc <user_notify+0x208>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	2b00      	cmp	r3, #0
 8001636:	d031      	beq.n	800169c <user_notify+0x1d8>
 8001638:	4b25      	ldr	r3, [pc, #148]	@ (80016d0 <user_notify+0x20c>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b00      	cmp	r3, #0
 8001640:	d12c      	bne.n	800169c <user_notify+0x1d8>
            rx_handle = resp->attr_handle;
 8001642:	6a3b      	ldr	r3, [r7, #32]
 8001644:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001648:	b29a      	uxth	r2, r3
 800164a:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <user_notify+0x210>)
 800164c:	801a      	strh	r2, [r3, #0]
            printf("RX Char Handle %04X\n", rx_handle);
 800164e:	4b21      	ldr	r3, [pc, #132]	@ (80016d4 <user_notify+0x210>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	4619      	mov	r1, r3
 8001654:	4820      	ldr	r0, [pc, #128]	@ (80016d8 <user_notify+0x214>)
 8001656:	f006 fc65 	bl	8007f24 <iprintf>
        break;
 800165a:	e01f      	b.n	800169c <user_notify+0x1d8>

      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 800165c:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <user_notify+0x1f4>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d11d      	bne.n	80016a0 <user_notify+0x1dc>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8001664:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <user_notify+0x1f8>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	d008      	beq.n	8001680 <user_notify+0x1bc>
 800166e:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <user_notify+0x1fc>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b00      	cmp	r3, #0
 8001676:	d103      	bne.n	8001680 <user_notify+0x1bc>
          {
            end_read_tx_char_handle = TRUE;
 8001678:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <user_notify+0x1fc>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
          }
        }
        break;
 800167e:	e00f      	b.n	80016a0 <user_notify+0x1dc>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8001680:	4b12      	ldr	r3, [pc, #72]	@ (80016cc <user_notify+0x208>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d00a      	beq.n	80016a0 <user_notify+0x1dc>
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <user_notify+0x20c>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d105      	bne.n	80016a0 <user_notify+0x1dc>
            end_read_rx_char_handle = TRUE;
 8001694:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <user_notify+0x20c>)
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
        break;
 800169a:	e001      	b.n	80016a0 <user_notify+0x1dc>
        break;
 800169c:	bf00      	nop
 800169e:	e005      	b.n	80016ac <user_notify+0x1e8>
        break;
 80016a0:	bf00      	nop
      }
    }
    break;
 80016a2:	e003      	b.n	80016ac <user_notify+0x1e8>
    return;
 80016a4:	bf00      	nop
 80016a6:	e002      	b.n	80016ae <user_notify+0x1ea>
    break;
 80016a8:	bf00      	nop
 80016aa:	e000      	b.n	80016ae <user_notify+0x1ea>
    break;
 80016ac:	bf00      	nop
  }
}
 80016ae:	3730      	adds	r7, #48	@ 0x30
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000210 	.word	0x20000210
 80016b8:	20000001 	.word	0x20000001
 80016bc:	2000021b 	.word	0x2000021b
 80016c0:	2000021d 	.word	0x2000021d
 80016c4:	20000220 	.word	0x20000220
 80016c8:	0800a2e4 	.word	0x0800a2e4
 80016cc:	2000021c 	.word	0x2000021c
 80016d0:	2000021e 	.word	0x2000021e
 80016d4:	20000222 	.word	0x20000222
 80016d8:	0800a2fc 	.word	0x0800a2fc

080016dc <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b088      	sub	sp, #32
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <HCI_TL_SPI_Init+0x88>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001764 <HCI_TL_SPI_Init+0x88>)
 80016ee:	f043 0301 	orr.w	r3, r3, #1
 80016f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <HCI_TL_SPI_Init+0x88>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8001700:	2301      	movs	r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001704:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001708:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	4619      	mov	r1, r3
 8001714:	4814      	ldr	r0, [pc, #80]	@ (8001768 <HCI_TL_SPI_Init+0x8c>)
 8001716:	f002 fe5d 	bl	80043d4 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 800171a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800171e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	2301      	movs	r3, #1
 8001722:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	4619      	mov	r1, r3
 8001732:	480d      	ldr	r0, [pc, #52]	@ (8001768 <HCI_TL_SPI_Init+0x8c>)
 8001734:	f002 fe4e 	bl	80043d4 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001738:	2302      	movs	r3, #2
 800173a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800173c:	2301      	movs	r3, #1
 800173e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001744:	2300      	movs	r3, #0
 8001746:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4619      	mov	r1, r3
 800174e:	4806      	ldr	r0, [pc, #24]	@ (8001768 <HCI_TL_SPI_Init+0x8c>)
 8001750:	f002 fe40 	bl	80043d4 <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 8001754:	f002 f854 	bl	8003800 <BSP_SPI1_Init>
 8001758:	4603      	mov	r3, r0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3720      	adds	r7, #32
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800
 8001768:	40020000 	.word	0x40020000

0800176c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001770:	2101      	movs	r1, #1
 8001772:	4807      	ldr	r0, [pc, #28]	@ (8001790 <HCI_TL_SPI_DeInit+0x24>)
 8001774:	f002 ffb2 	bl	80046dc <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001778:	2102      	movs	r1, #2
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <HCI_TL_SPI_DeInit+0x24>)
 800177c:	f002 ffae 	bl	80046dc <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001780:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001784:	4802      	ldr	r0, [pc, #8]	@ (8001790 <HCI_TL_SPI_DeInit+0x24>)
 8001786:	f002 ffa9 	bl	80046dc <HAL_GPIO_DeInit>
  return 0;
 800178a:	2300      	movs	r3, #0
}
 800178c:	4618      	mov	r0, r3
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40020000 	.word	0x40020000

08001794 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001798:	2201      	movs	r2, #1
 800179a:	2102      	movs	r1, #2
 800179c:	480b      	ldr	r0, [pc, #44]	@ (80017cc <HCI_TL_SPI_Reset+0x38>)
 800179e:	f003 f899 	bl	80048d4 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 80017a2:	2200      	movs	r2, #0
 80017a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017a8:	4808      	ldr	r0, [pc, #32]	@ (80017cc <HCI_TL_SPI_Reset+0x38>)
 80017aa:	f003 f893 	bl	80048d4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80017ae:	2005      	movs	r0, #5
 80017b0:	f002 fc88 	bl	80040c4 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80017b4:	2201      	movs	r2, #1
 80017b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017ba:	4804      	ldr	r0, [pc, #16]	@ (80017cc <HCI_TL_SPI_Reset+0x38>)
 80017bc:	f003 f88a 	bl	80048d4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80017c0:	2005      	movs	r0, #5
 80017c2:	f002 fc7f 	bl	80040c4 <HAL_Delay>
  return 0;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40020000 	.word	0x40020000

080017d0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80017e0:	23ff      	movs	r3, #255	@ 0xff
 80017e2:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80017e4:	4a25      	ldr	r2, [pc, #148]	@ (800187c <HCI_TL_SPI_Receive+0xac>)
 80017e6:	f107 0314 	add.w	r3, r7, #20
 80017ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ee:	6018      	str	r0, [r3, #0]
 80017f0:	3304      	adds	r3, #4
 80017f2:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80017f4:	2200      	movs	r2, #0
 80017f6:	2102      	movs	r1, #2
 80017f8:	4821      	ldr	r0, [pc, #132]	@ (8001880 <HCI_TL_SPI_Receive+0xb0>)
 80017fa:	f003 f86b 	bl	80048d4 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80017fe:	f107 010c 	add.w	r1, r7, #12
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	2205      	movs	r2, #5
 8001808:	4618      	mov	r0, r3
 800180a:	f002 f829 	bl	8003860 <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 800180e:	7b3b      	ldrb	r3, [r7, #12]
 8001810:	2b02      	cmp	r3, #2
 8001812:	d129      	bne.n	8001868 <HCI_TL_SPI_Receive+0x98>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8001814:	7c3b      	ldrb	r3, [r7, #16]
 8001816:	021b      	lsls	r3, r3, #8
 8001818:	b21a      	sxth	r2, r3
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	b21b      	sxth	r3, r3
 800181e:	4313      	orrs	r3, r2
 8001820:	b21b      	sxth	r3, r3
 8001822:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8001824:	8bfb      	ldrh	r3, [r7, #30]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d01e      	beq.n	8001868 <HCI_TL_SPI_Receive+0x98>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 800182a:	8bfa      	ldrh	r2, [r7, #30]
 800182c:	887b      	ldrh	r3, [r7, #2]
 800182e:	429a      	cmp	r2, r3
 8001830:	d901      	bls.n	8001836 <HCI_TL_SPI_Receive+0x66>
        byte_count = size;
 8001832:	887b      	ldrh	r3, [r7, #2]
 8001834:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8001836:	2300      	movs	r3, #0
 8001838:	777b      	strb	r3, [r7, #29]
 800183a:	e010      	b.n	800185e <HCI_TL_SPI_Receive+0x8e>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 800183c:	f107 011b 	add.w	r1, r7, #27
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	2201      	movs	r2, #1
 8001846:	4618      	mov	r0, r3
 8001848:	f002 f80a 	bl	8003860 <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 800184c:	7f7b      	ldrb	r3, [r7, #29]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	4413      	add	r3, r2
 8001852:	7efa      	ldrb	r2, [r7, #27]
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001858:	7f7b      	ldrb	r3, [r7, #29]
 800185a:	3301      	adds	r3, #1
 800185c:	777b      	strb	r3, [r7, #29]
 800185e:	7f7b      	ldrb	r3, [r7, #29]
 8001860:	b29b      	uxth	r3, r3
 8001862:	8bfa      	ldrh	r2, [r7, #30]
 8001864:	429a      	cmp	r2, r3
 8001866:	d8e9      	bhi.n	800183c <HCI_TL_SPI_Receive+0x6c>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001868:	2201      	movs	r2, #1
 800186a:	2102      	movs	r1, #2
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <HCI_TL_SPI_Receive+0xb0>)
 800186e:	f003 f831 	bl	80048d4 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001872:	7f7b      	ldrb	r3, [r7, #29]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3720      	adds	r7, #32
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	0800a314 	.word	0x0800a314
 8001880:	40020000 	.word	0x40020000

08001884 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b088      	sub	sp, #32
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001890:	4a23      	ldr	r2, [pc, #140]	@ (8001920 <HCI_TL_SPI_Send+0x9c>)
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	e892 0003 	ldmia.w	r2, {r0, r1}
 800189a:	6018      	str	r0, [r3, #0]
 800189c:	3304      	adds	r3, #4
 800189e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80018a0:	f002 fc04 	bl	80040ac <HAL_GetTick>
 80018a4:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2102      	movs	r1, #2
 80018ae:	481d      	ldr	r0, [pc, #116]	@ (8001924 <HCI_TL_SPI_Send+0xa0>)
 80018b0:	f003 f810 	bl	80048d4 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80018b4:	f107 0108 	add.w	r1, r7, #8
 80018b8:	f107 0310 	add.w	r3, r7, #16
 80018bc:	2205      	movs	r2, #5
 80018be:	4618      	mov	r0, r3
 80018c0:	f001 ffce 	bl	8003860 <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 80018c4:	7a3b      	ldrb	r3, [r7, #8]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d10f      	bne.n	80018ea <HCI_TL_SPI_Send+0x66>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 80018ca:	7a7b      	ldrb	r3, [r7, #9]
 80018cc:	461a      	mov	r2, r3
 80018ce:	887b      	ldrh	r3, [r7, #2]
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d806      	bhi.n	80018e2 <HCI_TL_SPI_Send+0x5e>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80018d4:	887b      	ldrh	r3, [r7, #2]
 80018d6:	461a      	mov	r2, r3
 80018d8:	4913      	ldr	r1, [pc, #76]	@ (8001928 <HCI_TL_SPI_Send+0xa4>)
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f001 ffc0 	bl	8003860 <BSP_SPI1_SendRecv>
 80018e0:	e006      	b.n	80018f0 <HCI_TL_SPI_Send+0x6c>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80018e2:	f06f 0301 	mvn.w	r3, #1
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	e002      	b.n	80018f0 <HCI_TL_SPI_Send+0x6c>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80018ea:	f04f 33ff 	mov.w	r3, #4294967295
 80018ee:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80018f0:	2201      	movs	r2, #1
 80018f2:	2102      	movs	r1, #2
 80018f4:	480b      	ldr	r0, [pc, #44]	@ (8001924 <HCI_TL_SPI_Send+0xa0>)
 80018f6:	f002 ffed 	bl	80048d4 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80018fa:	f002 fbd7 	bl	80040ac <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b0f      	cmp	r3, #15
 8001906:	d903      	bls.n	8001910 <HCI_TL_SPI_Send+0x8c>
    {
      result = -3;
 8001908:	f06f 0302 	mvn.w	r3, #2
 800190c:	61fb      	str	r3, [r7, #28]
      break;
 800190e:	e002      	b.n	8001916 <HCI_TL_SPI_Send+0x92>
    }
  } while(result < 0);
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	2b00      	cmp	r3, #0
 8001914:	dbc7      	blt.n	80018a6 <HCI_TL_SPI_Send+0x22>

  return result;
 8001916:	69fb      	ldr	r3, [r7, #28]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3720      	adds	r7, #32
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	0800a31c 	.word	0x0800a31c
 8001924:	40020000 	.word	0x40020000
 8001928:	20000234 	.word	0x20000234

0800192c <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001930:	2101      	movs	r1, #1
 8001932:	4805      	ldr	r0, [pc, #20]	@ (8001948 <IsDataAvailable+0x1c>)
 8001934:	f002 ffb6 	bl	80048a4 <HAL_GPIO_ReadPin>
 8001938:	4603      	mov	r3, r0
 800193a:	2b01      	cmp	r3, #1
 800193c:	bf0c      	ite	eq
 800193e:	2301      	moveq	r3, #1
 8001940:	2300      	movne	r3, #0
 8001942:	b2db      	uxtb	r3, r3
}
 8001944:	4618      	mov	r0, r3
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40020000 	.word	0x40020000

0800194c <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b088      	sub	sp, #32
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001952:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <hci_tl_lowlevel_init+0x54>)
 8001954:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001956:	4b13      	ldr	r3, [pc, #76]	@ (80019a4 <hci_tl_lowlevel_init+0x58>)
 8001958:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800195a:	4b13      	ldr	r3, [pc, #76]	@ (80019a8 <hci_tl_lowlevel_init+0x5c>)
 800195c:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 800195e:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <hci_tl_lowlevel_init+0x60>)
 8001960:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001962:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <hci_tl_lowlevel_init+0x64>)
 8001964:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001966:	4b13      	ldr	r3, [pc, #76]	@ (80019b4 <hci_tl_lowlevel_init+0x68>)
 8001968:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 800196a:	1d3b      	adds	r3, r7, #4
 800196c:	4618      	mov	r0, r3
 800196e:	f005 fa39 	bl	8006de4 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8001972:	f04f 61c0 	mov.w	r1, #100663296	@ 0x6000000
 8001976:	4810      	ldr	r0, [pc, #64]	@ (80019b8 <hci_tl_lowlevel_init+0x6c>)
 8001978:	f002 fcf3 	bl	8004362 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 800197c:	4a0f      	ldr	r2, [pc, #60]	@ (80019bc <hci_tl_lowlevel_init+0x70>)
 800197e:	2100      	movs	r1, #0
 8001980:	480d      	ldr	r0, [pc, #52]	@ (80019b8 <hci_tl_lowlevel_init+0x6c>)
 8001982:	f002 fcd4 	bl	800432e <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	2006      	movs	r0, #6
 800198c:	f002 fc99 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001990:	2006      	movs	r0, #6
 8001992:	f002 fcb2 	bl	80042fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001996:	bf00      	nop
 8001998:	3720      	adds	r7, #32
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	080016dd 	.word	0x080016dd
 80019a4:	0800176d 	.word	0x0800176d
 80019a8:	08001885 	.word	0x08001885
 80019ac:	080017d1 	.word	0x080017d1
 80019b0:	08001795 	.word	0x08001795
 80019b4:	080038a1 	.word	0x080038a1
 80019b8:	2000022c 	.word	0x2000022c
 80019bc:	080019c1 	.word	0x080019c1

080019c0 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80019c4:	e005      	b.n	80019d2 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80019c6:	2000      	movs	r0, #0
 80019c8:	f005 fb70 	bl	80070ac <hci_notify_asynch_evt>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d105      	bne.n	80019de <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 80019d2:	f7ff ffab 	bl	800192c <IsDataAvailable>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d1f4      	bne.n	80019c6 <hci_tl_lowlevel_isr+0x6>
 80019dc:	e000      	b.n	80019e0 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 80019de:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <AS7421_readRegister>:
static void AS7421_writeRegisters(uint8_t startAddr, uint8_t bufferSize, uint8_t *val);
static uint16_t byteSwap16(uint16_t value);

//Reads from a given location from the AS7421
static uint8_t AS7421_readRegister(uint8_t addr)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b084      	sub	sp, #16
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	4603      	mov	r3, r0
 80019ea:	71fb      	strb	r3, [r7, #7]
	char data = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	73fb      	strb	r3, [r7, #15]
	I2C1_byteRead(AS7421_ADDR, addr, &data);
 80019f0:	f107 020f 	add.w	r2, r7, #15
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	4619      	mov	r1, r3
 80019f8:	2064      	movs	r0, #100	@ 0x64
 80019fa:	f001 fa77 	bl	8002eec <I2C1_byteRead>
	return data;
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <AS7421_readRegisters>:

//Reads from consecutive register locations on the AS7421
static void AS7421_readRegisters(uint8_t addr, uint8_t bufferSize, uint8_t *data)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	603a      	str	r2, [r7, #0]
 8001a12:	71fb      	strb	r3, [r7, #7]
 8001a14:	460b      	mov	r3, r1
 8001a16:	71bb      	strb	r3, [r7, #6]
	I2C1_burstRead(AS7421_ADDR, addr, bufferSize, (char *)data);
 8001a18:	79ba      	ldrb	r2, [r7, #6]
 8001a1a:	79f9      	ldrb	r1, [r7, #7]
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	2064      	movs	r0, #100	@ 0x64
 8001a20:	f001 fade 	bl	8002fe0 <I2C1_burstRead>
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <AS7421_writeRegister>:

//Write a value to a given location on the AS7421
static void AS7421_writeRegister(uint8_t addr, uint8_t val)
{
 8001a2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a30:	b087      	sub	sp, #28
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	460a      	mov	r2, r1
 8001a38:	71fb      	strb	r3, [r7, #7]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	71bb      	strb	r3, [r7, #6]
 8001a3e:	466b      	mov	r3, sp
 8001a40:	461e      	mov	r6, r3
	uint8_t bufferSize = 1;
 8001a42:	2301      	movs	r3, #1
 8001a44:	75fb      	strb	r3, [r7, #23]
	char data[bufferSize];
 8001a46:	7df9      	ldrb	r1, [r7, #23]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	b2cb      	uxtb	r3, r1
 8001a50:	2200      	movs	r2, #0
 8001a52:	4698      	mov	r8, r3
 8001a54:	4691      	mov	r9, r2
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	f04f 0300 	mov.w	r3, #0
 8001a5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a6a:	b2cb      	uxtb	r3, r1
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	461c      	mov	r4, r3
 8001a70:	4615      	mov	r5, r2
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	00eb      	lsls	r3, r5, #3
 8001a7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a80:	00e2      	lsls	r2, r4, #3
 8001a82:	460b      	mov	r3, r1
 8001a84:	3307      	adds	r3, #7
 8001a86:	08db      	lsrs	r3, r3, #3
 8001a88:	00db      	lsls	r3, r3, #3
 8001a8a:	ebad 0d03 	sub.w	sp, sp, r3
 8001a8e:	466b      	mov	r3, sp
 8001a90:	3300      	adds	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]

	data[0] = val;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	79ba      	ldrb	r2, [r7, #6]
 8001a98:	701a      	strb	r2, [r3, #0]
	I2C1_burstWrite(AS7421_ADDR, addr, bufferSize, data);
 8001a9a:	7dfa      	ldrb	r2, [r7, #23]
 8001a9c:	79f9      	ldrb	r1, [r7, #7]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2064      	movs	r0, #100	@ 0x64
 8001aa2:	f001 fb39 	bl	8003118 <I2C1_burstWrite>
 8001aa6:	46b5      	mov	sp, r6
}
 8001aa8:	bf00      	nop
 8001aaa:	371c      	adds	r7, #28
 8001aac:	46bd      	mov	sp, r7
 8001aae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001ab2 <AS7421_writeRegisters>:

//Write values to consecutive register locations on the AS7421
static void AS7421_writeRegisters(uint8_t startAddr, uint8_t bufferSize, uint8_t *val)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	603a      	str	r2, [r7, #0]
 8001abc:	71fb      	strb	r3, [r7, #7]
 8001abe:	460b      	mov	r3, r1
 8001ac0:	71bb      	strb	r3, [r7, #6]
//
//	for (int i = 0; i < bufferSize; i++)
//	{
//		data[i] = val[i];
//	}
	I2C1_burstWrite(AS7421_ADDR, startAddr, bufferSize, (char *)val);
 8001ac2:	79ba      	ldrb	r2, [r7, #6]
 8001ac4:	79f9      	ldrb	r1, [r7, #7]
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	2064      	movs	r0, #100	@ 0x64
 8001aca:	f001 fb25 	bl	8003118 <I2C1_burstWrite>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <byteSwap16>:

static uint16_t byteSwap16(uint16_t value) {
 8001ad6:	b480      	push	{r7}
 8001ad8:	b083      	sub	sp, #12
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	80fb      	strh	r3, [r7, #6]
    return (value >> 8) | (value << 8);
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	0a1b      	lsrs	r3, r3, #8
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	b21a      	sxth	r2, r3
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	021b      	lsls	r3, r3, #8
 8001aec:	b21b      	sxth	r3, r3
 8001aee:	4313      	orrs	r3, r2
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	b29b      	uxth	r3, r3
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <fpu_enable>:

// Enable FPU
void fpu_enable()
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
	/*Enable Floating Point Unit: Enable CP10 and CP11 full access*/
	SCB->CPACR |= (1U<<20);
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <fpu_enable+0x50>)
 8001b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b0a:	4a11      	ldr	r2, [pc, #68]	@ (8001b50 <fpu_enable+0x50>)
 8001b0c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<21);
 8001b14:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <fpu_enable+0x50>)
 8001b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8001b50 <fpu_enable+0x50>)
 8001b1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<22);
 8001b24:	4b0a      	ldr	r3, [pc, #40]	@ (8001b50 <fpu_enable+0x50>)
 8001b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b2a:	4a09      	ldr	r2, [pc, #36]	@ (8001b50 <fpu_enable+0x50>)
 8001b2c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<23);
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <fpu_enable+0x50>)
 8001b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b3a:	4a05      	ldr	r2, [pc, #20]	@ (8001b50 <fpu_enable+0x50>)
 8001b3c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <isConnected>:

//Returns TRUE if the device sends an ACK indicating it is connected
bool isConnected()
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
	uint32_t timeout = 1000; //Timeout to connect set to 1000ms
 8001b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5e:	60fb      	str	r3, [r7, #12]
	unsigned long startTime = HAL_GetTick();
 8001b60:	f002 faa4 	bl	80040ac <HAL_GetTick>
 8001b64:	60b8      	str	r0, [r7, #8]

	while ((HAL_GetTick() - startTime) < timeout)
 8001b66:	e035      	b.n	8001bd4 <isConnected+0x80>
	{
		volatile int tmp;

		/* Wait until bus not busy */
		while (I2C1->SR2 & (SR2_BUSY)){}
 8001b68:	bf00      	nop
 8001b6a:	4b21      	ldr	r3, [pc, #132]	@ (8001bf0 <isConnected+0x9c>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f9      	bne.n	8001b6a <isConnected+0x16>

		/* Generate start condition */
		I2C1->CR1 |= CR1_START;
 8001b76:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf0 <isConnected+0x9c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf0 <isConnected+0x9c>)
 8001b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b80:	6013      	str	r3, [r2, #0]

		/* Wait until start condition flag is set */
		while (!(I2C1->SR1 & (SR1_SB))){}
 8001b82:	bf00      	nop
 8001b84:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf0 <isConnected+0x9c>)
 8001b86:	695b      	ldr	r3, [r3, #20]
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0f9      	beq.n	8001b84 <isConnected+0x30>

		/* Transmit slave address + Write (0) */
		I2C1->DR = AS7421_WRITE_ADDR;
 8001b90:	4b17      	ldr	r3, [pc, #92]	@ (8001bf0 <isConnected+0x9c>)
 8001b92:	22c8      	movs	r2, #200	@ 0xc8
 8001b94:	611a      	str	r2, [r3, #16]

		/* Wait until address flag is set */
		while (!(I2C1->SR1 & (SR1_ADDR))){}
 8001b96:	bf00      	nop
 8001b98:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <isConnected+0x9c>)
 8001b9a:	695b      	ldr	r3, [r3, #20]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f9      	beq.n	8001b98 <isConnected+0x44>

		/* Clear address flag by reading SR2 register */
		tmp = I2C1->SR2;
 8001ba4:	4b12      	ldr	r3, [pc, #72]	@ (8001bf0 <isConnected+0x9c>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	607b      	str	r3, [r7, #4]

		if (I2C1->SR1 & SR1_AF)
 8001baa:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <isConnected+0x9c>)
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d006      	beq.n	8001bc4 <isConnected+0x70>
		{
			//No ACK received, address not acknowledged
			I2C1->CR1 |= CR1_STOP;  // Send STOP condition
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <isConnected+0x9c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf0 <isConnected+0x9c>)
 8001bbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bc0:	6013      	str	r3, [r2, #0]
			continue;
 8001bc2:	e007      	b.n	8001bd4 <isConnected+0x80>
		}

		//Address acknowledged, device is connected
		I2C1->CR1 |= CR1_STOP; // Send STOP condition
 8001bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <isConnected+0x9c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a09      	ldr	r2, [pc, #36]	@ (8001bf0 <isConnected+0x9c>)
 8001bca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bce:	6013      	str	r3, [r2, #0]
		return true;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e008      	b.n	8001be6 <isConnected+0x92>
	while ((HAL_GetTick() - startTime) < timeout)
 8001bd4:	f002 fa6a 	bl	80040ac <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d8c1      	bhi.n	8001b68 <isConnected+0x14>
	}
	//Timeout to connect has expired, hence device is not connected
	return false;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40005400 	.word	0x40005400

08001bf4 <initialize>:

//Initializes the sensor with basic settings
//Returns false if sensor is not detected
bool initialize()
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
//	uart2_rxtx_init();
	I2C1_Init();
 8001bf8:	f001 f8d4 	bl	8002da4 <I2C1_Init>
	fpu_enable();
 8001bfc:	f7ff ff80 	bl	8001b00 <fpu_enable>

	if (isConnected() == false)
 8001c00:	f7ff ffa8 	bl	8001b54 <isConnected>
 8001c04:	4603      	mov	r3, r0
 8001c06:	f083 0301 	eor.w	r3, r3, #1
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <initialize+0x20>
	{
		return false; //Check for sensor presence
 8001c10:	2300      	movs	r3, #0
 8001c12:	e022      	b.n	8001c5a <initialize+0x66>
	}

	//Add initialization functions
	configueLEDWait(false); //False is to enable LED wait time between cycles
 8001c14:	2000      	movs	r0, #0
 8001c16:	f000 f86a 	bl	8001cee <configueLEDWait>
	configureWaitCycle(true);
 8001c1a:	2001      	movs	r0, #1
 8001c1c:	f000 f894 	bl	8001d48 <configureWaitCycle>
	setInterLED(2);
 8001c20:	2002      	movs	r0, #2
 8001c22:	f000 f883 	bl	8001d2c <setInterLED>
	setLTF_CCOUNT(1023);
 8001c26:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 8001c2a:	f000 f8dd 	bl	8001de8 <setLTF_CCOUNT>

	configureLEDAuto(false);
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f000 f8fa 	bl	8001e28 <configureLEDAuto>
	setWaitTime(10);
 8001c34:	200a      	movs	r0, #10
 8001c36:	f000 f8a7 	bl	8001d88 <setWaitTime>
	setIntegrationTime(20);
 8001c3a:	2014      	movs	r0, #20
 8001c3c:	f000 f91c 	bl	8001e78 <setIntegrationTime>
	numMeasurements(CONTINUOUS);
 8001c40:	20ff      	movs	r0, #255	@ 0xff
 8001c42:	f000 f949 	bl	8001ed8 <numMeasurements>
	setIntegrationMode(INTEGRATIONCYLE_ABCD);
 8001c46:	2003      	movs	r0, #3
 8001c48:	f000 f954 	bl	8001ef4 <setIntegrationMode>
	configureAutozero(true, AZ_WTIME_128US, 0, 1);
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2102      	movs	r1, #2
 8001c52:	2001      	movs	r0, #1
 8001c54:	f000 f972 	bl	8001f3c <configureAutozero>
//	configueLEDWait(false);

	return true;
 8001c58:	2301      	movs	r3, #1
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	bd80      	pop	{r7, pc}
	...

08001c60 <startup>:

void startup()
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
	bool works = initialize();
 8001c66:	f7ff ffc5 	bl	8001bf4 <initialize>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
	if (works)
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d014      	beq.n	8001c9e <startup+0x3e>
	{
		setIntegrationTime(65.5); //65.5
 8001c74:	2041      	movs	r0, #65	@ 0x41
 8001c76:	f000 f8ff 	bl	8001e78 <setIntegrationTime>
		setWaitTime(5);
 8001c7a:	2005      	movs	r0, #5
 8001c7c:	f000 f884 	bl	8001d88 <setWaitTime>

		sleep();
 8001c80:	f000 f9d4 	bl	800202c <sleep>
		powerup();
 8001c84:	f000 f9b1 	bl	8001fea <powerup>
		configureSMUX();
 8001c88:	f000 fb50 	bl	800232c <configureSMUX>
		configureGain(8); //Sets gain for all ADCs // 8 max
 8001c8c:	2008      	movs	r0, #8
 8001c8e:	f000 fb61 	bl	8002354 <configureGain>
		configureLEDs(true, ALL_LEDS, LED_CURRENT_LIMIT_75MA); //75 max
 8001c92:	2201      	movs	r2, #1
 8001c94:	211f      	movs	r1, #31
 8001c96:	2001      	movs	r0, #1
 8001c98:	f000 fba9 	bl	80023ee <configureLEDs>
 8001c9c:	e003      	b.n	8001ca6 <startup+0x46>
	}
	else
	{
		printf("Sensor failed to respond \n\r");
 8001c9e:	4803      	ldr	r0, [pc, #12]	@ (8001cac <startup+0x4c>)
 8001ca0:	f006 f940 	bl	8007f24 <iprintf>
		return;
 8001ca4:	bf00      	nop
	}
}
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	0800a324 	.word	0x0800a324

08001cb0 <performMeasurements>:

// Perform Measurements
void performMeasurements(uint16_t arrSpectra[CHANNELSIZE], uint16_t arrTemp[TEMPSIZE])
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
	unsigned long startTime = HAL_GetTick();
 8001cba:	f002 f9f7 	bl	80040ac <HAL_GetTick>
 8001cbe:	60f8      	str	r0, [r7, #12]
	while (getMeasurementStatus(ADATA) == 0){} //End of measurement, new measurement data can be read if true
 8001cc0:	bf00      	nop
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 fc12 	bl	80024ec <getMeasurementStatus>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	f083 0301 	eor.w	r3, r3, #1
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1f6      	bne.n	8001cc2 <performMeasurements+0x12>

	unsigned long endTime = HAL_GetTick();
 8001cd4:	f002 f9ea 	bl	80040ac <HAL_GetTick>
 8001cd8:	60b8      	str	r0, [r7, #8]
//	printf("\nTIme to get data: %ld \n\r", endTime - startTime);

	getAllSpectralData(arrSpectra); //Reading spectral data channels and passing organized values into arrSpectra
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 fe44 	bl	8002968 <getAllSpectralData>
	getAllTemperatureData(arrTemp); //Reading temperatures of integration cycles A to D
 8001ce0:	6838      	ldr	r0, [r7, #0]
 8001ce2:	f001 f83f 	bl	8002d64 <getAllTemperatureData>
}
 8001ce6:	bf00      	nop
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <configueLEDWait>:

//Configure LED_WAIT_OFF or Disable LED_WAIT_OFF to modify waiting time between integration cycle A to D
void configueLEDWait(bool setting)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b084      	sub	sp, #16
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(CFG_MISC); //Read existing state
 8001cf8:	2038      	movs	r0, #56	@ 0x38
 8001cfa:	f7ff fe72 	bl	80019e2 <AS7421_readRegister>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	73fb      	strb	r3, [r7, #15]
	if (setting)
 8001d02:	79fb      	ldrb	r3, [r7, #7]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d004      	beq.n	8001d12 <configueLEDWait+0x24>
	{
		value |= (1U << 2); //Set LED_WAIT_OFF bit (bit 2)
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	f043 0304 	orr.w	r3, r3, #4
 8001d0e:	73fb      	strb	r3, [r7, #15]
 8001d10:	e003      	b.n	8001d1a <configueLEDWait+0x2c>
	}
	else
	{
		value &= ~(1U << 2); //Reset LED_WAIT_OFF bit (bit 2)
 8001d12:	7bfb      	ldrb	r3, [r7, #15]
 8001d14:	f023 0304 	bic.w	r3, r3, #4
 8001d18:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(CFG_MISC, value); //Write value to CFG_MISC register to configure the LED_WAIT_OFF bit
 8001d1a:	7bfb      	ldrb	r3, [r7, #15]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	2038      	movs	r0, #56	@ 0x38
 8001d20:	f7ff fe84 	bl	8001a2c <AS7421_writeRegister>
}
 8001d24:	bf00      	nop
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <setInterLED>:

// Set Wait time (LED_WAIT) between switching on the LED and begin of integration/modulation. Wait time = 1024us * waitTime
void setInterLED(uint8_t waitTime)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
	if (waitTime > 255)
	{
        waitTime = 255; // Set to maximum value if out of range
	}

	AS7421_writeRegister(LED_WAIT, waitTime);
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	203d      	movs	r0, #61	@ 0x3d
 8001d3c:	f7ff fe76 	bl	8001a2c <AS7421_writeRegister>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <configureWaitCycle>:

//Configure the waiting time between integration cycle A to D (programmable with LTF_WTIME)
void configureWaitCycle(bool setting)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(CFG_MISC); //Read existing state
 8001d52:	2038      	movs	r0, #56	@ 0x38
 8001d54:	f7ff fe45 	bl	80019e2 <AS7421_readRegister>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	73fb      	strb	r3, [r7, #15]
	if (setting)
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d004      	beq.n	8001d6c <configureWaitCycle+0x24>
	{
		value |= (1U << 1); //Set WAIT_CYCLE_ON bit (bit 1)
 8001d62:	7bfb      	ldrb	r3, [r7, #15]
 8001d64:	f043 0302 	orr.w	r3, r3, #2
 8001d68:	73fb      	strb	r3, [r7, #15]
 8001d6a:	e003      	b.n	8001d74 <configureWaitCycle+0x2c>
	}
	else
	{
		value &= ~(1U << 1); //Reset WAIT_CYCLE_ON bit (bit 1)
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	f023 0302 	bic.w	r3, r3, #2
 8001d72:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(CFG_MISC, value); //Write value to CFG_MISC register to configure the WAIT_CYCLE_ON bit
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	4619      	mov	r1, r3
 8001d78:	2038      	movs	r0, #56	@ 0x38
 8001d7a:	f7ff fe57 	bl	8001a2c <AS7421_writeRegister>
}
 8001d7e:	bf00      	nop
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <setWaitTime>:

//Programs the wait time (WTIME) in ms between two consecutive spectral measurements
void setWaitTime(uint32_t waitTime)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	uint32_t waitCounts = ((waitTime * F_CLKMOD) / 1000) - 1;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a12      	ldr	r2, [pc, #72]	@ (8001ddc <setWaitTime+0x54>)
 8001d94:	fb02 f303 	mul.w	r3, r2, r3
 8001d98:	4a11      	ldr	r2, [pc, #68]	@ (8001de0 <setWaitTime+0x58>)
 8001d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9e:	099b      	lsrs	r3, r3, #6
 8001da0:	3b01      	subs	r3, #1
 8001da2:	60fb      	str	r3, [r7, #12]

	uint8_t data[3] = {0};
 8001da4:	4b0f      	ldr	r3, [pc, #60]	@ (8001de4 <setWaitTime+0x5c>)
 8001da6:	881b      	ldrh	r3, [r3, #0]
 8001da8:	813b      	strh	r3, [r7, #8]
 8001daa:	2300      	movs	r3, #0
 8001dac:	72bb      	strb	r3, [r7, #10]
	data[0] = waitCounts & 0xFF; //low byte
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	723b      	strb	r3, [r7, #8]
	data[1] = (waitCounts >> 8) & 0xFF; //mid byte
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	0a1b      	lsrs	r3, r3, #8
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	727b      	strb	r3, [r7, #9]
	data[2] = (waitCounts >> 16) & 0xFF; //high byte
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	0c1b      	lsrs	r3, r3, #16
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	72bb      	strb	r3, [r7, #10]

	AS7421_writeRegisters(LTF_WTIME, 3, data);
 8001dc4:	f107 0308 	add.w	r3, r7, #8
 8001dc8:	461a      	mov	r2, r3
 8001dca:	2103      	movs	r1, #3
 8001dcc:	2064      	movs	r0, #100	@ 0x64
 8001dce:	f7ff fe70 	bl	8001ab2 <AS7421_writeRegisters>
}
 8001dd2:	bf00      	nop
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	000f4240 	.word	0x000f4240
 8001de0:	10624dd3 	.word	0x10624dd3
 8001de4:	0800a340 	.word	0x0800a340

08001de8 <setLTF_CCOUNT>:

void setLTF_CCOUNT(uint16_t ccount_value)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	80fb      	strh	r3, [r7, #6]
    // Validate the input value
    if (ccount_value > 0xFFFF) {
        ccount_value = 0xFFFF;  // Cap to maximum 16-bit value
    }
	uint8_t data[2] = {0};
 8001df2:	2300      	movs	r3, #0
 8001df4:	81bb      	strh	r3, [r7, #12]
	ccount_value = byteSwap16(ccount_value);
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff fe6c 	bl	8001ad6 <byteSwap16>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	80fb      	strh	r3, [r7, #6]

	data[0] = ccount_value & 0xFF; //low byte
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	733b      	strb	r3, [r7, #12]
	data[1] = (ccount_value >> 8) & 0xFF; //high byte
 8001e08:	88fb      	ldrh	r3, [r7, #6]
 8001e0a:	0a1b      	lsrs	r3, r3, #8
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	737b      	strb	r3, [r7, #13]

    // Write the value to the LTF_CCOUNT register
    AS7421_writeRegisters(LTF_CCOUNT, 2, data);
 8001e12:	f107 030c 	add.w	r3, r7, #12
 8001e16:	461a      	mov	r2, r3
 8001e18:	2102      	movs	r1, #2
 8001e1a:	203a      	movs	r0, #58	@ 0x3a
 8001e1c:	f7ff fe49 	bl	8001ab2 <AS7421_writeRegisters>
}
 8001e20:	bf00      	nop
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <configureLEDAuto>:

//Controls NIR light source during spectral measurement
void configureLEDAuto(bool mode)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 8001e32:	2060      	movs	r0, #96	@ 0x60
 8001e34:	f7ff fdd5 	bl	80019e2 <AS7421_readRegister>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	73fb      	strb	r3, [r7, #15]
	if (mode)
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d008      	beq.n	8001e54 <configureLEDAuto+0x2c>
	{
		value |= (1U << 4); //Set LED_AUTO bit (bit 4 and 5)
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	f043 0310 	orr.w	r3, r3, #16
 8001e48:	73fb      	strb	r3, [r7, #15]
		value |= (1U << 5);
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	f043 0320 	orr.w	r3, r3, #32
 8001e50:	73fb      	strb	r3, [r7, #15]
 8001e52:	e007      	b.n	8001e64 <configureLEDAuto+0x3c>
	}
	else
	{
		value &= ~(1U << 4); //Reset LED_AUTO bit (bit 4 and 5)
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	f023 0310 	bic.w	r3, r3, #16
 8001e5a:	73fb      	strb	r3, [r7, #15]
		value &= ~(1U << 5);
 8001e5c:	7bfb      	ldrb	r3, [r7, #15]
 8001e5e:	f023 0320 	bic.w	r3, r3, #32
 8001e62:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(ENABLE, value);
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	4619      	mov	r1, r3
 8001e68:	2060      	movs	r0, #96	@ 0x60
 8001e6a:	f7ff fddf 	bl	8001a2c <AS7421_writeRegister>
}
 8001e6e:	bf00      	nop
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
	...

08001e78 <setIntegrationTime>:

//Programs the integration time (ITIME) in ms of the LTF converter
void setIntegrationTime(uint32_t intTime)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
//	if (intTime > 256)
//	{
//		intTime = 256;
//	}
	uint32_t intCounts = ((intTime * F_CLKMOD) / 1000) - 1;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a12      	ldr	r2, [pc, #72]	@ (8001ecc <setIntegrationTime+0x54>)
 8001e84:	fb02 f303 	mul.w	r3, r2, r3
 8001e88:	4a11      	ldr	r2, [pc, #68]	@ (8001ed0 <setIntegrationTime+0x58>)
 8001e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8e:	099b      	lsrs	r3, r3, #6
 8001e90:	3b01      	subs	r3, #1
 8001e92:	60fb      	str	r3, [r7, #12]

	uint8_t data[3] = {0};
 8001e94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <setIntegrationTime+0x5c>)
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	813b      	strh	r3, [r7, #8]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	72bb      	strb	r3, [r7, #10]
	data[0] = intCounts & 0xFF;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	723b      	strb	r3, [r7, #8]
	data[1] = (intCounts >> 8) & 0xFF;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	727b      	strb	r3, [r7, #9]
	data[2] = (intCounts >> 16) & 0xFF;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	0c1b      	lsrs	r3, r3, #16
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	72bb      	strb	r3, [r7, #10]

	AS7421_writeRegisters(LTF_ITIME, 3, data);
 8001eb4:	f107 0308 	add.w	r3, r7, #8
 8001eb8:	461a      	mov	r2, r3
 8001eba:	2103      	movs	r1, #3
 8001ebc:	2061      	movs	r0, #97	@ 0x61
 8001ebe:	f7ff fdf8 	bl	8001ab2 <AS7421_writeRegisters>
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	000f4240 	.word	0x000f4240
 8001ed0:	10624dd3 	.word	0x10624dd3
 8001ed4:	0800a340 	.word	0x0800a340

08001ed8 <numMeasurements>:

void numMeasurements(uint8_t counts) //specifying number of measurements
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71fb      	strb	r3, [r7, #7]
	if (counts > 255)
	{
		counts = 255; // Set to maximum value if out of range
	}

	AS7421_writeRegister(LTF_ICOUNT, counts);
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	2069      	movs	r0, #105	@ 0x69
 8001ee8:	f7ff fda0 	bl	8001a2c <AS7421_writeRegister>
}
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <setIntegrationMode>:

//16 channels (A), 32 channels (AB), 48 channels (ABC), 64 channels (ABCD)
void setIntegrationMode(uint8_t mode)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
	if (mode > INTEGRATIONCYLE_ABCD)
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	d901      	bls.n	8001f08 <setIntegrationMode+0x14>
	{
		mode = INTEGRATIONCYLE_ABCD; //Limit mode to 2 bits
 8001f04:	2303      	movs	r3, #3
 8001f06:	71fb      	strb	r3, [r7, #7]
	}

	uint8_t value = AS7421_readRegister(CFG_LTF); //Read existing state
 8001f08:	2067      	movs	r0, #103	@ 0x67
 8001f0a:	f7ff fd6a 	bl	80019e2 <AS7421_readRegister>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	73fb      	strb	r3, [r7, #15]
	value &= 0b11100111; //Clear LTF_CYCLE bits
 8001f12:	7bfb      	ldrb	r3, [r7, #15]
 8001f14:	f023 0318 	bic.w	r3, r3, #24
 8001f18:	73fb      	strb	r3, [r7, #15]
	value |= (mode << 3); //Set LTF_CYCLE bits with user's choice
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	00db      	lsls	r3, r3, #3
 8001f1e:	b25a      	sxtb	r2, r3
 8001f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	b25b      	sxtb	r3, r3
 8001f28:	73fb      	strb	r3, [r7, #15]

	AS7421_writeRegister(CFG_LTF, value);
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	2067      	movs	r0, #103	@ 0x67
 8001f30:	f7ff fd7c 	bl	8001a2c <AS7421_writeRegister>
}
 8001f34:	bf00      	nop
 8001f36:	3710      	adds	r7, #16
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <configureAutozero>:


void configureAutozero(bool enable, uint8_t az_waitTime, uint8_t iteration, uint8_t cycle)
{
 8001f3c:	b590      	push	{r4, r7, lr}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4604      	mov	r4, r0
 8001f44:	4608      	mov	r0, r1
 8001f46:	4611      	mov	r1, r2
 8001f48:	461a      	mov	r2, r3
 8001f4a:	4623      	mov	r3, r4
 8001f4c:	71fb      	strb	r3, [r7, #7]
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71bb      	strb	r3, [r7, #6]
 8001f52:	460b      	mov	r3, r1
 8001f54:	717b      	strb	r3, [r7, #5]
 8001f56:	4613      	mov	r3, r2
 8001f58:	713b      	strb	r3, [r7, #4]
	uint8_t value = AS7421_readRegister(CFG_AZ);
 8001f5a:	206d      	movs	r0, #109	@ 0x6d
 8001f5c:	f7ff fd41 	bl	80019e2 <AS7421_readRegister>
 8001f60:	4603      	mov	r3, r0
 8001f62:	73fb      	strb	r3, [r7, #15]

	value |= (1U << 7); //Enable AZ_ON (bit 7)
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f6a:	73fb      	strb	r3, [r7, #15]
	if (az_waitTime > 0b11)
 8001f6c:	79bb      	ldrb	r3, [r7, #6]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d901      	bls.n	8001f76 <configureAutozero+0x3a>
	{
		az_waitTime = 0b11;
 8001f72:	2303      	movs	r3, #3
 8001f74:	71bb      	strb	r3, [r7, #6]
	}
    value &= ~(0b11 << 5);  // Clear the AZ_WTIME bits (bits 5 and 6)
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001f7c:	73fb      	strb	r3, [r7, #15]
	value |= (az_waitTime << 5); //Set AZ_WTIME (bit 5 and 6)
 8001f7e:	79bb      	ldrb	r3, [r7, #6]
 8001f80:	015b      	lsls	r3, r3, #5
 8001f82:	b25a      	sxtb	r2, r3
 8001f84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	b25b      	sxtb	r3, r3
 8001f8c:	73fb      	strb	r3, [r7, #15]

    value &= ~(1U << 4);  // Clear the AZ_EN bit
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	f023 0310 	bic.w	r3, r3, #16
 8001f94:	73fb      	strb	r3, [r7, #15]
	value |= (enable << 4); //Set AZ_EN (bit 4)
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	011b      	lsls	r3, r3, #4
 8001f9a:	b25a      	sxtb	r2, r3
 8001f9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	b25b      	sxtb	r3, r3
 8001fa4:	73fb      	strb	r3, [r7, #15]

	value &= ~(1U << 3);  // Clear the AZ_CYCLE bit
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	f023 0308 	bic.w	r3, r3, #8
 8001fac:	73fb      	strb	r3, [r7, #15]
	value |= (cycle << 3); //Set AZ_CYCLE (bit 3)
 8001fae:	793b      	ldrb	r3, [r7, #4]
 8001fb0:	00db      	lsls	r3, r3, #3
 8001fb2:	b25a      	sxtb	r2, r3
 8001fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	b25b      	sxtb	r3, r3
 8001fbc:	73fb      	strb	r3, [r7, #15]

	if (iteration > 0b111)
 8001fbe:	797b      	ldrb	r3, [r7, #5]
 8001fc0:	2b07      	cmp	r3, #7
 8001fc2:	d901      	bls.n	8001fc8 <configureAutozero+0x8c>
	{
		iteration = 0b111;
 8001fc4:	2307      	movs	r3, #7
 8001fc6:	717b      	strb	r3, [r7, #5]
	}
    value &= ~0b111;  // Clear the iteration bits (bits 0, 1, and 2)
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
 8001fca:	f023 0307 	bic.w	r3, r3, #7
 8001fce:	73fb      	strb	r3, [r7, #15]
	value |= iteration;
 8001fd0:	7bfa      	ldrb	r2, [r7, #15]
 8001fd2:	797b      	ldrb	r3, [r7, #5]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	73fb      	strb	r3, [r7, #15]

    AS7421_writeRegister(CFG_AZ, value);
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
 8001fda:	4619      	mov	r1, r3
 8001fdc:	206d      	movs	r0, #109	@ 0x6d
 8001fde:	f7ff fd25 	bl	8001a2c <AS7421_writeRegister>
}
 8001fe2:	bf00      	nop
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd90      	pop	{r4, r7, pc}

08001fea <powerup>:

// Internal oscillator enabled, potentially write 0x44 to register 0x6F, 0x20 to register 0x6E, 0x00 to register 0x6F, sensor is in idle state
void powerup()
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 8001ff0:	2060      	movs	r0, #96	@ 0x60
 8001ff2:	f7ff fcf6 	bl	80019e2 <AS7421_readRegister>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
	value |= (1U << 0); //Set PON (bit 0)
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	71fb      	strb	r3, [r7, #7]
    AS7421_writeRegister(ENABLE, value);
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	4619      	mov	r1, r3
 8002006:	2060      	movs	r0, #96	@ 0x60
 8002008:	f7ff fd10 	bl	8001a2c <AS7421_writeRegister>

    //After power on reset the following commands have to be written prior accessing other registers
    AS7421_writeRegister(0x6F, 0x44);
 800200c:	2144      	movs	r1, #68	@ 0x44
 800200e:	206f      	movs	r0, #111	@ 0x6f
 8002010:	f7ff fd0c 	bl	8001a2c <AS7421_writeRegister>
    AS7421_writeRegister(0x6E, 0x20);
 8002014:	2120      	movs	r1, #32
 8002016:	206e      	movs	r0, #110	@ 0x6e
 8002018:	f7ff fd08 	bl	8001a2c <AS7421_writeRegister>
    AS7421_writeRegister(0x6F, 0x00);
 800201c:	2100      	movs	r1, #0
 800201e:	206f      	movs	r0, #111	@ 0x6f
 8002020:	f7ff fd04 	bl	8001a2c <AS7421_writeRegister>
}
 8002024:	bf00      	nop
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <sleep>:
	AS7421_writeRegister(CFG_MISC, value);
}

// Internal oscillator disabled, sensor is in sleep state
void sleep()
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 8002032:	2060      	movs	r0, #96	@ 0x60
 8002034:	f7ff fcd5 	bl	80019e2 <AS7421_readRegister>
 8002038:	4603      	mov	r3, r0
 800203a:	71fb      	strb	r3, [r7, #7]
	value &= ~(1U << 0); //Reset PON (bit 0)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	f023 0301 	bic.w	r3, r3, #1
 8002042:	71fb      	strb	r3, [r7, #7]
    AS7421_writeRegister(ENABLE, value);
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	4619      	mov	r1, r3
 8002048:	2060      	movs	r0, #96	@ 0x60
 800204a:	f7ff fcef 	bl	8001a2c <AS7421_writeRegister>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <writeRAMData>:

void writeRAMData(uint8_t *smuxData, uint8_t offset)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	460b      	mov	r3, r1
 8002060:	70fb      	strb	r3, [r7, #3]
	if (offset == INTA_OFFSET)
 8002062:	78fb      	ldrb	r3, [r7, #3]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d136      	bne.n	80020d6 <writeRAMData+0x80>
	{
		AS7421_writeRegister(CFG_RAM_0, smuxData[0]);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	4619      	mov	r1, r3
 800206e:	2040      	movs	r0, #64	@ 0x40
 8002070:	f7ff fcdc 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_1, smuxData[1]);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3301      	adds	r3, #1
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	4619      	mov	r1, r3
 800207c:	2041      	movs	r0, #65	@ 0x41
 800207e:	f7ff fcd5 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_2, smuxData[2]);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3302      	adds	r3, #2
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4619      	mov	r1, r3
 800208a:	2042      	movs	r0, #66	@ 0x42
 800208c:	f7ff fcce 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_3, smuxData[3]);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3303      	adds	r3, #3
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	4619      	mov	r1, r3
 8002098:	2043      	movs	r0, #67	@ 0x43
 800209a:	f7ff fcc7 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_4, smuxData[4]);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	3304      	adds	r3, #4
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	4619      	mov	r1, r3
 80020a6:	2044      	movs	r0, #68	@ 0x44
 80020a8:	f7ff fcc0 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_5, smuxData[5]);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3305      	adds	r3, #5
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	4619      	mov	r1, r3
 80020b4:	2045      	movs	r0, #69	@ 0x45
 80020b6:	f7ff fcb9 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_6, smuxData[6]);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	3306      	adds	r3, #6
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	4619      	mov	r1, r3
 80020c2:	2046      	movs	r0, #70	@ 0x46
 80020c4:	f7ff fcb2 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_7, smuxData[7]);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3307      	adds	r3, #7
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	4619      	mov	r1, r3
 80020d0:	2047      	movs	r0, #71	@ 0x47
 80020d2:	f7ff fcab 	bl	8001a2c <AS7421_writeRegister>
	}

	if (offset == INTB_OFFSET)
 80020d6:	78fb      	ldrb	r3, [r7, #3]
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d136      	bne.n	800214a <writeRAMData+0xf4>
	{
		AS7421_writeRegister(CFG_RAM_8, smuxData[0]);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	4619      	mov	r1, r3
 80020e2:	2048      	movs	r0, #72	@ 0x48
 80020e4:	f7ff fca2 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_9, smuxData[1]);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3301      	adds	r3, #1
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	4619      	mov	r1, r3
 80020f0:	2049      	movs	r0, #73	@ 0x49
 80020f2:	f7ff fc9b 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_10, smuxData[2]);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3302      	adds	r3, #2
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	4619      	mov	r1, r3
 80020fe:	204a      	movs	r0, #74	@ 0x4a
 8002100:	f7ff fc94 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_11, smuxData[3]);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	3303      	adds	r3, #3
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	4619      	mov	r1, r3
 800210c:	204b      	movs	r0, #75	@ 0x4b
 800210e:	f7ff fc8d 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_12, smuxData[4]);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3304      	adds	r3, #4
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4619      	mov	r1, r3
 800211a:	204c      	movs	r0, #76	@ 0x4c
 800211c:	f7ff fc86 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_13, smuxData[5]);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3305      	adds	r3, #5
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	4619      	mov	r1, r3
 8002128:	204d      	movs	r0, #77	@ 0x4d
 800212a:	f7ff fc7f 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_14, smuxData[6]);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3306      	adds	r3, #6
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	4619      	mov	r1, r3
 8002136:	204e      	movs	r0, #78	@ 0x4e
 8002138:	f7ff fc78 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_15, smuxData[7]);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3307      	adds	r3, #7
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	4619      	mov	r1, r3
 8002144:	204f      	movs	r0, #79	@ 0x4f
 8002146:	f7ff fc71 	bl	8001a2c <AS7421_writeRegister>
	}

	if (offset == INTC_OFFSET)
 800214a:	78fb      	ldrb	r3, [r7, #3]
 800214c:	2b10      	cmp	r3, #16
 800214e:	d136      	bne.n	80021be <writeRAMData+0x168>
	{
		AS7421_writeRegister(CFG_RAM_16, smuxData[0]);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	4619      	mov	r1, r3
 8002156:	2050      	movs	r0, #80	@ 0x50
 8002158:	f7ff fc68 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_17, smuxData[1]);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3301      	adds	r3, #1
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	4619      	mov	r1, r3
 8002164:	2051      	movs	r0, #81	@ 0x51
 8002166:	f7ff fc61 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_18, smuxData[2]);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3302      	adds	r3, #2
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	4619      	mov	r1, r3
 8002172:	2052      	movs	r0, #82	@ 0x52
 8002174:	f7ff fc5a 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_19, smuxData[3]);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3303      	adds	r3, #3
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	4619      	mov	r1, r3
 8002180:	2053      	movs	r0, #83	@ 0x53
 8002182:	f7ff fc53 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_20, smuxData[4]);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3304      	adds	r3, #4
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	4619      	mov	r1, r3
 800218e:	2054      	movs	r0, #84	@ 0x54
 8002190:	f7ff fc4c 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_21, smuxData[5]);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3305      	adds	r3, #5
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	4619      	mov	r1, r3
 800219c:	2055      	movs	r0, #85	@ 0x55
 800219e:	f7ff fc45 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_22, smuxData[6]);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3306      	adds	r3, #6
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	4619      	mov	r1, r3
 80021aa:	2056      	movs	r0, #86	@ 0x56
 80021ac:	f7ff fc3e 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_23, smuxData[7]);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3307      	adds	r3, #7
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	4619      	mov	r1, r3
 80021b8:	2057      	movs	r0, #87	@ 0x57
 80021ba:	f7ff fc37 	bl	8001a2c <AS7421_writeRegister>
	}

	if (offset == INTD_OFFSET)
 80021be:	78fb      	ldrb	r3, [r7, #3]
 80021c0:	2b18      	cmp	r3, #24
 80021c2:	d136      	bne.n	8002232 <writeRAMData+0x1dc>
	{
		AS7421_writeRegister(CFG_RAM_24, smuxData[0]);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	4619      	mov	r1, r3
 80021ca:	2058      	movs	r0, #88	@ 0x58
 80021cc:	f7ff fc2e 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_25, smuxData[1]);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3301      	adds	r3, #1
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	4619      	mov	r1, r3
 80021d8:	2059      	movs	r0, #89	@ 0x59
 80021da:	f7ff fc27 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_26, smuxData[2]);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3302      	adds	r3, #2
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	4619      	mov	r1, r3
 80021e6:	205a      	movs	r0, #90	@ 0x5a
 80021e8:	f7ff fc20 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_27, smuxData[3]);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3303      	adds	r3, #3
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	4619      	mov	r1, r3
 80021f4:	205b      	movs	r0, #91	@ 0x5b
 80021f6:	f7ff fc19 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_28, smuxData[4]);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3304      	adds	r3, #4
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	205c      	movs	r0, #92	@ 0x5c
 8002204:	f7ff fc12 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_29, smuxData[5]);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3305      	adds	r3, #5
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	4619      	mov	r1, r3
 8002210:	205d      	movs	r0, #93	@ 0x5d
 8002212:	f7ff fc0b 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_30, smuxData[6]);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3306      	adds	r3, #6
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	4619      	mov	r1, r3
 800221e:	205e      	movs	r0, #94	@ 0x5e
 8002220:	f7ff fc04 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_31, smuxData[7]);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3307      	adds	r3, #7
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	4619      	mov	r1, r3
 800222c:	205f      	movs	r0, #95	@ 0x5f
 800222e:	f7ff fbfd 	bl	8001a2c <AS7421_writeRegister>
	}
}
 8002232:	bf00      	nop
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <zeroSMUX>:

// Clear RAM registers with SMUX
void zeroSMUX()
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
	uint8_t zeros[8] = {0};
 8002240:	2300      	movs	r3, #0
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	2300      	movs	r3, #0
 8002246:	60bb      	str	r3, [r7, #8]
	for (int i = SMUX_A_ADDR; i <= SMUX_D_ADDR; i++)
 8002248:	230c      	movs	r3, #12
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	e01c      	b.n	8002288 <zeroSMUX+0x4e>
	{
		AS7421_writeRegister(CFG_RAM, i);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	4619      	mov	r1, r3
 8002254:	206a      	movs	r0, #106	@ 0x6a
 8002256:	f7ff fbe9 	bl	8001a2c <AS7421_writeRegister>

		writeRAMData(zeros, 0);
 800225a:	1d3b      	adds	r3, r7, #4
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff fef9 	bl	8002056 <writeRAMData>
		writeRAMData(zeros, 1);
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2101      	movs	r1, #1
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fef4 	bl	8002056 <writeRAMData>
		writeRAMData(zeros, 2);
 800226e:	1d3b      	adds	r3, r7, #4
 8002270:	2102      	movs	r1, #2
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff feef 	bl	8002056 <writeRAMData>
		writeRAMData(zeros, 3);
 8002278:	1d3b      	adds	r3, r7, #4
 800227a:	2103      	movs	r1, #3
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff feea 	bl	8002056 <writeRAMData>
	for (int i = SMUX_A_ADDR; i <= SMUX_D_ADDR; i++)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	3301      	adds	r3, #1
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b0f      	cmp	r3, #15
 800228c:	dddf      	ble.n	800224e <zeroSMUX+0x14>
	}
}
 800228e:	bf00      	nop
 8002290:	bf00      	nop
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <setSMUX>:

// Set SMUX region (A,B,C, or D) with ramOffsetAddr
void setSMUX(uint8_t ramOffsetAddr, uint8_t offset, uint8_t* configvalues)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	603a      	str	r2, [r7, #0]
 80022a2:	71fb      	strb	r3, [r7, #7]
 80022a4:	460b      	mov	r3, r1
 80022a6:	71bb      	strb	r3, [r7, #6]
	AS7421_writeRegister(CFG_RAM, ramOffsetAddr); //Writing the ram offset(SMUX addresses) for programming the configuration into RAM
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	4619      	mov	r1, r3
 80022ac:	206a      	movs	r0, #106	@ 0x6a
 80022ae:	f7ff fbbd 	bl	8001a2c <AS7421_writeRegister>
	writeRAMData(configvalues, offset); //Writing to respective ram registers after setting RAM offset
 80022b2:	79bb      	ldrb	r3, [r7, #6]
 80022b4:	4619      	mov	r1, r3
 80022b6:	6838      	ldr	r0, [r7, #0]
 80022b8:	f7ff fecd 	bl	8002056 <writeRAMData>
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <setSMUX_A>:

// Set SMUX for integration cycle A and write to ram registers
void setSMUX_A(uint8_t* configvalues)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_A_ADDR, INTA_OFFSET, configvalues);
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	2100      	movs	r1, #0
 80022d0:	200c      	movs	r0, #12
 80022d2:	f7ff ffe1 	bl	8002298 <setSMUX>
}
 80022d6:	bf00      	nop
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <setSMUX_B>:

// Set SMUX for integration cycle B and write to ram registers
void setSMUX_B(uint8_t* configvalues)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_B_ADDR, INTB_OFFSET, configvalues);
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	2108      	movs	r1, #8
 80022ea:	200d      	movs	r0, #13
 80022ec:	f7ff ffd4 	bl	8002298 <setSMUX>
}
 80022f0:	bf00      	nop
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <setSMUX_C>:

// Set SMUX for integration cycle C and write to ram registers
void setSMUX_C(uint8_t* configvalues)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_C_ADDR, INTC_OFFSET, configvalues);
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	2110      	movs	r1, #16
 8002304:	200e      	movs	r0, #14
 8002306:	f7ff ffc7 	bl	8002298 <setSMUX>
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <setSMUX_D>:

// Set SMUX for integration cycle D and write to ram registers
void setSMUX_D(uint8_t* configvalues)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_D_ADDR, INTD_OFFSET, configvalues);
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	2118      	movs	r1, #24
 800231e:	200f      	movs	r0, #15
 8002320:	f7ff ffba 	bl	8002298 <setSMUX>
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <configureSMUX>:

// Configure all SMUX registers either with a specified default array of bytes or the config_values
void configureSMUX()
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
    zeroSMUX();
 8002330:	f7ff ff83 	bl	800223a <zeroSMUX>

    // Configure SMUX registers
	setSMUX_A(config_values);
 8002334:	4806      	ldr	r0, [pc, #24]	@ (8002350 <configureSMUX+0x24>)
 8002336:	f7ff ffc5 	bl	80022c4 <setSMUX_A>
	setSMUX_B(config_values);
 800233a:	4805      	ldr	r0, [pc, #20]	@ (8002350 <configureSMUX+0x24>)
 800233c:	f7ff ffcf 	bl	80022de <setSMUX_B>
	setSMUX_C(config_values);
 8002340:	4803      	ldr	r0, [pc, #12]	@ (8002350 <configureSMUX+0x24>)
 8002342:	f7ff ffd9 	bl	80022f8 <setSMUX_C>
	setSMUX_D(config_values);
 8002346:	4802      	ldr	r0, [pc, #8]	@ (8002350 <configureSMUX+0x24>)
 8002348:	f7ff ffe3 	bl	8002312 <setSMUX_D>
}
 800234c:	bf00      	nop
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20000004 	.word	0x20000004

08002354 <configureGain>:

//2^x gain, i.e. gain of 6 = 2^6 = 256x
void configureGain(uint8_t gain)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
	if (gain > 8)
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	2b08      	cmp	r3, #8
 8002362:	d901      	bls.n	8002368 <configureGain+0x14>
	{
		gain = 8;
 8002364:	2308      	movs	r3, #8
 8002366:	71fb      	strb	r3, [r7, #7]
	}

	uint8_t data[8] = {gain};
 8002368:	f107 0308 	add.w	r3, r7, #8
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	723b      	strb	r3, [r7, #8]

	AS7421_writeRegister(CFG_RAM, ASETUP_AB);
 8002376:	2110      	movs	r1, #16
 8002378:	206a      	movs	r0, #106	@ 0x6a
 800237a:	f7ff fb57 	bl	8001a2c <AS7421_writeRegister>

	writeRAMData(data, 0);
 800237e:	f107 0308 	add.w	r3, r7, #8
 8002382:	2100      	movs	r1, #0
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fe66 	bl	8002056 <writeRAMData>
	writeRAMData(data, 1);
 800238a:	f107 0308 	add.w	r3, r7, #8
 800238e:	2101      	movs	r1, #1
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fe60 	bl	8002056 <writeRAMData>
	writeRAMData(data, 2);
 8002396:	f107 0308 	add.w	r3, r7, #8
 800239a:	2102      	movs	r1, #2
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fe5a 	bl	8002056 <writeRAMData>
	writeRAMData(data, 3);
 80023a2:	f107 0308 	add.w	r3, r7, #8
 80023a6:	2103      	movs	r1, #3
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fe54 	bl	8002056 <writeRAMData>

	AS7421_writeRegister(CFG_RAM, ASETUP_CD);
 80023ae:	2111      	movs	r1, #17
 80023b0:	206a      	movs	r0, #106	@ 0x6a
 80023b2:	f7ff fb3b 	bl	8001a2c <AS7421_writeRegister>

	writeRAMData(data, 0);
 80023b6:	f107 0308 	add.w	r3, r7, #8
 80023ba:	2100      	movs	r1, #0
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff fe4a 	bl	8002056 <writeRAMData>
	writeRAMData(data, 1);
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	2101      	movs	r1, #1
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff fe44 	bl	8002056 <writeRAMData>
	writeRAMData(data, 2);
 80023ce:	f107 0308 	add.w	r3, r7, #8
 80023d2:	2102      	movs	r1, #2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff fe3e 	bl	8002056 <writeRAMData>
	writeRAMData(data, 3);
 80023da:	f107 0308 	add.w	r3, r7, #8
 80023de:	2103      	movs	r1, #3
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fe38 	bl	8002056 <writeRAMData>
}
 80023e6:	bf00      	nop
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <configureLEDs>:

// Configure LED register
void configureLEDs(bool enable, uint8_t led, uint8_t current)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b084      	sub	sp, #16
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	4603      	mov	r3, r0
 80023f6:	71fb      	strb	r3, [r7, #7]
 80023f8:	460b      	mov	r3, r1
 80023fa:	71bb      	strb	r3, [r7, #6]
 80023fc:	4613      	mov	r3, r2
 80023fe:	717b      	strb	r3, [r7, #5]
	//Clearing LED config register to default
	AS7421_writeRegister(CFG_LED, 0);
 8002400:	2100      	movs	r1, #0
 8002402:	2068      	movs	r0, #104	@ 0x68
 8002404:	f7ff fb12 	bl	8001a2c <AS7421_writeRegister>

	uint8_t value = AS7421_readRegister(CFG_LED);
 8002408:	2068      	movs	r0, #104	@ 0x68
 800240a:	f7ff faea 	bl	80019e2 <AS7421_readRegister>
 800240e:	4603      	mov	r3, r0
 8002410:	73fb      	strb	r3, [r7, #15]

	value |= (enable << 7); //Configure SET_LED_ON (bit 7)
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	01db      	lsls	r3, r3, #7
 8002416:	b25a      	sxtb	r2, r3
 8002418:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241c:	4313      	orrs	r3, r2
 800241e:	b25b      	sxtb	r3, r3
 8002420:	73fb      	strb	r3, [r7, #15]

	for (int i = LED_MULT_0; i <= LED_MULT_3; i++)
 8002422:	2300      	movs	r3, #0
 8002424:	60bb      	str	r3, [r7, #8]
 8002426:	e014      	b.n	8002452 <configureLEDs+0x64>
	{
		value |= (i << 4); //Enable LED_OFFSET (bits 4 and 5)
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	b25a      	sxtb	r2, r3
 800242e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002432:	4313      	orrs	r3, r2
 8002434:	b25b      	sxtb	r3, r3
 8002436:	73fb      	strb	r3, [r7, #15]
		AS7421_writeRegister(CFG_LED, value); // Setting Offset address for programming the values for LED_MULT
 8002438:	7bfb      	ldrb	r3, [r7, #15]
 800243a:	4619      	mov	r1, r3
 800243c:	2068      	movs	r0, #104	@ 0x68
 800243e:	f7ff faf5 	bl	8001a2c <AS7421_writeRegister>
		AS7421_writeRegister(CFG_LED_MULT, led);
 8002442:	79bb      	ldrb	r3, [r7, #6]
 8002444:	4619      	mov	r1, r3
 8002446:	2039      	movs	r0, #57	@ 0x39
 8002448:	f7ff faf0 	bl	8001a2c <AS7421_writeRegister>
	for (int i = LED_MULT_0; i <= LED_MULT_3; i++)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	3301      	adds	r3, #1
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	2b03      	cmp	r3, #3
 8002456:	dde7      	ble.n	8002428 <configureLEDs+0x3a>
	}

	if (current > LED_CURRENT_LIMIT_75MA)
 8002458:	797b      	ldrb	r3, [r7, #5]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d901      	bls.n	8002462 <configureLEDs+0x74>
	{
		current = LED_CURRENT_LIMIT_75MA;
 800245e:	2301      	movs	r3, #1
 8002460:	717b      	strb	r3, [r7, #5]
	}
	value |= (current << 0);
 8002462:	7bfa      	ldrb	r2, [r7, #15]
 8002464:	797b      	ldrb	r3, [r7, #5]
 8002466:	4313      	orrs	r3, r2
 8002468:	73fb      	strb	r3, [r7, #15]

	AS7421_writeRegister(CFG_LED, value);
 800246a:	7bfb      	ldrb	r3, [r7, #15]
 800246c:	4619      	mov	r1, r3
 800246e:	2068      	movs	r0, #104	@ 0x68
 8002470:	f7ff fadc 	bl	8001a2c <AS7421_writeRegister>
}
 8002474:	bf00      	nop
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <startMeasurements>:

// Start spectral measurement
void startMeasurements(bool withLED)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
	//Turn on LEDs
	configureLEDAuto(withLED);
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fccd 	bl	8001e28 <configureLEDAuto>

	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 800248e:	2060      	movs	r0, #96	@ 0x60
 8002490:	f7ff faa7 	bl	80019e2 <AS7421_readRegister>
 8002494:	4603      	mov	r3, r0
 8002496:	73fb      	strb	r3, [r7, #15]

	// Power on
	value |= (1U << 0); //Set PON (bit 0)
 8002498:	7bfb      	ldrb	r3, [r7, #15]
 800249a:	f043 0301 	orr.w	r3, r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]

    //Spectral measurement enabled
    value |= (1U << 1); //Set LTF_EN (bit 1)
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	f043 0302 	orr.w	r3, r3, #2
 80024a6:	73fb      	strb	r3, [r7, #15]

    //Automatic power down by temperature measurement
    value |= (1U << 2); //Set TSD_EN (bit 2)
 80024a8:	7bfb      	ldrb	r3, [r7, #15]
 80024aa:	f043 0304 	orr.w	r3, r3, #4
 80024ae:	73fb      	strb	r3, [r7, #15]

    AS7421_writeRegister(ENABLE, value);
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
 80024b2:	4619      	mov	r1, r3
 80024b4:	2060      	movs	r0, #96	@ 0x60
 80024b6:	f7ff fab9 	bl	8001a2c <AS7421_writeRegister>
}
 80024ba:	bf00      	nop
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <measurementActive>:
	configureLEDAuto(false);
}

//Measurement is active. New measurement cannot be started
bool measurementActive()
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(STATUS_6);
 80024c8:	2076      	movs	r0, #118	@ 0x76
 80024ca:	f7ff fa8a 	bl	80019e2 <AS7421_readRegister>
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
    bool status = (value & (1U << 4)) != 0; // Isolate bit 4 (LTF_BUSY) and check if it's set
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	f003 0310 	and.w	r3, r3, #16
 80024d8:	2b00      	cmp	r3, #0
 80024da:	bf14      	ite	ne
 80024dc:	2301      	movne	r3, #1
 80024de:	2300      	moveq	r3, #0
 80024e0:	71bb      	strb	r3, [r7, #6]
    return status;
 80024e2:	79bb      	ldrb	r3, [r7, #6]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <getMeasurementStatus>:
 * Bit2 = TSD
 * Bit1 = AZ
 * Bit0 = ADATA
 */
bool getMeasurementStatus(uint8_t bit)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
	uint8_t status7 = AS7421_readRegister(STATUS_7);
 80024f6:	2077      	movs	r0, #119	@ 0x77
 80024f8:	f7ff fa73 	bl	80019e2 <AS7421_readRegister>
 80024fc:	4603      	mov	r3, r0
 80024fe:	73fb      	strb	r3, [r7, #15]
	if (bit > 7)
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	2b07      	cmp	r3, #7
 8002504:	d904      	bls.n	8002510 <getMeasurementStatus+0x24>
	{
		printf("Bit is not within range of 0-7 of STATUS_7 register \n\r");
 8002506:	480a      	ldr	r0, [pc, #40]	@ (8002530 <getMeasurementStatus+0x44>)
 8002508:	f005 fd0c 	bl	8007f24 <iprintf>
		return 0;
 800250c:	2300      	movs	r3, #0
 800250e:	e00b      	b.n	8002528 <getMeasurementStatus+0x3c>
	}
    bool status = (status7 & (1U << bit)) != 0; // Isolate a bit and check its status
 8002510:	7bfa      	ldrb	r2, [r7, #15]
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	fa22 f303 	lsr.w	r3, r2, r3
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b00      	cmp	r3, #0
 800251e:	bf14      	ite	ne
 8002520:	2301      	movne	r3, #1
 8002522:	2300      	moveq	r3, #0
 8002524:	73bb      	strb	r3, [r7, #14]
	return status;
 8002526:	7bbb      	ldrb	r3, [r7, #14]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	0800a344 	.word	0x0800a344

08002534 <recordChannelData>:

// Helper function to record channel data
uint16_t recordChannelData(uint8_t addr)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = {0};
 800253e:	2300      	movs	r3, #0
 8002540:	81bb      	strh	r3, [r7, #12]
	AS7421_readRegisters(addr, 2, data);
 8002542:	f107 020c 	add.w	r2, r7, #12
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	2102      	movs	r1, #2
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fa5c 	bl	8001a08 <AS7421_readRegisters>

	// Combine the two bytes into a 16-bit value
	return ((uint16_t)data[1] << 8) | data[0];
 8002550:	7b7b      	ldrb	r3, [r7, #13]
 8002552:	021b      	lsls	r3, r3, #8
 8002554:	b21a      	sxth	r2, r3
 8002556:	7b3b      	ldrb	r3, [r7, #12]
 8002558:	b21b      	sxth	r3, r3
 800255a:	4313      	orrs	r3, r2
 800255c:	b21b      	sxth	r3, r3
 800255e:	b29b      	uxth	r3, r3
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <getChannel1>:

/* Integration Cycle A */
uint16_t getChannel1()
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
	return recordChannelData(CH1_DATA);
 800256c:	2082      	movs	r0, #130	@ 0x82
 800256e:	f7ff ffe1 	bl	8002534 <recordChannelData>
 8002572:	4603      	mov	r3, r0
}
 8002574:	4618      	mov	r0, r3
 8002576:	bd80      	pop	{r7, pc}

08002578 <getChannel48>:
uint16_t getChannel48()
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
	return recordChannelData(CH48_DATA);
 800257c:	20e0      	movs	r0, #224	@ 0xe0
 800257e:	f7ff ffd9 	bl	8002534 <recordChannelData>
 8002582:	4603      	mov	r3, r0
}
 8002584:	4618      	mov	r0, r3
 8002586:	bd80      	pop	{r7, pc}

08002588 <getChannel2>:
uint16_t getChannel2()
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
	return recordChannelData(CH2_DATA);
 800258c:	2084      	movs	r0, #132	@ 0x84
 800258e:	f7ff ffd1 	bl	8002534 <recordChannelData>
 8002592:	4603      	mov	r3, r0
}
 8002594:	4618      	mov	r0, r3
 8002596:	bd80      	pop	{r7, pc}

08002598 <getChannel34>:
uint16_t getChannel34()
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
	return recordChannelData(CH34_DATA);
 800259c:	20c4      	movs	r0, #196	@ 0xc4
 800259e:	f7ff ffc9 	bl	8002534 <recordChannelData>
 80025a2:	4603      	mov	r3, r0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <getChannel16>:
uint16_t getChannel16()
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
	return recordChannelData(CH16_DATA);
 80025ac:	20a0      	movs	r0, #160	@ 0xa0
 80025ae:	f7ff ffc1 	bl	8002534 <recordChannelData>
 80025b2:	4603      	mov	r3, r0

}
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <getChannel32>:
uint16_t getChannel32()
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	return recordChannelData(CH32_DATA);
 80025bc:	20c0      	movs	r0, #192	@ 0xc0
 80025be:	f7ff ffb9 	bl	8002534 <recordChannelData>
 80025c2:	4603      	mov	r3, r0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <getChannel18>:
uint16_t getChannel18()
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
	return recordChannelData(CH18_DATA);
 80025cc:	20a4      	movs	r0, #164	@ 0xa4
 80025ce:	f7ff ffb1 	bl	8002534 <recordChannelData>
 80025d2:	4603      	mov	r3, r0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <getChannel51>:
uint16_t getChannel51()
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
	return recordChannelData(CH51_DATA);
 80025dc:	20e6      	movs	r0, #230	@ 0xe6
 80025de:	f7ff ffa9 	bl	8002534 <recordChannelData>
 80025e2:	4603      	mov	r3, r0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <getChannel4>:

//Next 8 PDs
uint16_t getChannel4()
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
	return recordChannelData(CH4_DATA);
 80025ec:	2088      	movs	r0, #136	@ 0x88
 80025ee:	f7ff ffa1 	bl	8002534 <recordChannelData>
 80025f2:	4603      	mov	r3, r0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <getChannel49>:
uint16_t getChannel49()
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
	return recordChannelData(CH49_DATA);
 80025fc:	20e2      	movs	r0, #226	@ 0xe2
 80025fe:	f7ff ff99 	bl	8002534 <recordChannelData>
 8002602:	4603      	mov	r3, r0
}
 8002604:	4618      	mov	r0, r3
 8002606:	bd80      	pop	{r7, pc}

08002608 <getChannel3>:
uint16_t getChannel3()
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	return recordChannelData(CH3_DATA);
 800260c:	2086      	movs	r0, #134	@ 0x86
 800260e:	f7ff ff91 	bl	8002534 <recordChannelData>
 8002612:	4603      	mov	r3, r0
}
 8002614:	4618      	mov	r0, r3
 8002616:	bd80      	pop	{r7, pc}

08002618 <getChannel35>:
uint16_t getChannel35()
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
	return recordChannelData(CH35_DATA);
 800261c:	20c6      	movs	r0, #198	@ 0xc6
 800261e:	f7ff ff89 	bl	8002534 <recordChannelData>
 8002622:	4603      	mov	r3, r0

}
 8002624:	4618      	mov	r0, r3
 8002626:	bd80      	pop	{r7, pc}

08002628 <getChannel17>:
uint16_t getChannel17()
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
	return recordChannelData(CH17_DATA);
 800262c:	20a2      	movs	r0, #162	@ 0xa2
 800262e:	f7ff ff81 	bl	8002534 <recordChannelData>
 8002632:	4603      	mov	r3, r0
}
 8002634:	4618      	mov	r0, r3
 8002636:	bd80      	pop	{r7, pc}

08002638 <getChannel33>:
uint16_t getChannel33()
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
	return recordChannelData(CH33_DATA);
 800263c:	20c2      	movs	r0, #194	@ 0xc2
 800263e:	f7ff ff79 	bl	8002534 <recordChannelData>
 8002642:	4603      	mov	r3, r0
}
 8002644:	4618      	mov	r0, r3
 8002646:	bd80      	pop	{r7, pc}

08002648 <getChannel19>:
uint16_t getChannel19()
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
	return recordChannelData(CH19_DATA);
 800264c:	20a6      	movs	r0, #166	@ 0xa6
 800264e:	f7ff ff71 	bl	8002534 <recordChannelData>
 8002652:	4603      	mov	r3, r0
}
 8002654:	4618      	mov	r0, r3
 8002656:	bd80      	pop	{r7, pc}

08002658 <getChannel54>:
uint16_t getChannel54()
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
	return recordChannelData(CH54_DATA);
 800265c:	20ec      	movs	r0, #236	@ 0xec
 800265e:	f7ff ff69 	bl	8002534 <recordChannelData>
 8002662:	4603      	mov	r3, r0
}
 8002664:	4618      	mov	r0, r3
 8002666:	bd80      	pop	{r7, pc}

08002668 <getChannel0>:

/* Integration Cycle B */
uint16_t getChannel0()
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
	return recordChannelData(CH0_DATA);
 800266c:	2080      	movs	r0, #128	@ 0x80
 800266e:	f7ff ff61 	bl	8002534 <recordChannelData>
 8002672:	4603      	mov	r3, r0
}
 8002674:	4618      	mov	r0, r3
 8002676:	bd80      	pop	{r7, pc}

08002678 <getChannel13>:
uint16_t getChannel13()
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
	return recordChannelData(CH13_DATA);
 800267c:	209a      	movs	r0, #154	@ 0x9a
 800267e:	f7ff ff59 	bl	8002534 <recordChannelData>
 8002682:	4603      	mov	r3, r0
}
 8002684:	4618      	mov	r0, r3
 8002686:	bd80      	pop	{r7, pc}

08002688 <getChannel50>:
uint16_t getChannel50()
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
	return recordChannelData(CH50_DATA);
 800268c:	20e4      	movs	r0, #228	@ 0xe4
 800268e:	f7ff ff51 	bl	8002534 <recordChannelData>
 8002692:	4603      	mov	r3, r0
}
 8002694:	4618      	mov	r0, r3
 8002696:	bd80      	pop	{r7, pc}

08002698 <getChannel63>:
uint16_t getChannel63()
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
	return recordChannelData(CH63_DATA);
 800269c:	20fe      	movs	r0, #254	@ 0xfe
 800269e:	f7ff ff49 	bl	8002534 <recordChannelData>
 80026a2:	4603      	mov	r3, r0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <getChannel52>:
uint16_t getChannel52()
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
	return recordChannelData(CH52_DATA);
 80026ac:	20e8      	movs	r0, #232	@ 0xe8
 80026ae:	f7ff ff41 	bl	8002534 <recordChannelData>
 80026b2:	4603      	mov	r3, r0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <getChannel6>:
uint16_t getChannel6()
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	return recordChannelData(CH6_DATA);
 80026bc:	208c      	movs	r0, #140	@ 0x8c
 80026be:	f7ff ff39 	bl	8002534 <recordChannelData>
 80026c2:	4603      	mov	r3, r0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <getChannel38>:
uint16_t getChannel38()
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
	return recordChannelData(CH38_DATA);
 80026cc:	20cc      	movs	r0, #204	@ 0xcc
 80026ce:	f7ff ff31 	bl	8002534 <recordChannelData>
 80026d2:	4603      	mov	r3, r0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <getChannel20>:
uint16_t getChannel20()
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
	return recordChannelData(CH20_DATA);
 80026dc:	20a8      	movs	r0, #168	@ 0xa8
 80026de:	f7ff ff29 	bl	8002534 <recordChannelData>
 80026e2:	4603      	mov	r3, r0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <getChannel36>:

//Next 8 PDs
uint16_t getChannel36()
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
	return recordChannelData(CH36_DATA);
 80026ec:	20c8      	movs	r0, #200	@ 0xc8
 80026ee:	f7ff ff21 	bl	8002534 <recordChannelData>
 80026f2:	4603      	mov	r3, r0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <getChannel22>:
uint16_t getChannel22()
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
	return recordChannelData(CH22_DATA);
 80026fc:	20ac      	movs	r0, #172	@ 0xac
 80026fe:	f7ff ff19 	bl	8002534 <recordChannelData>
 8002702:	4603      	mov	r3, r0
}
 8002704:	4618      	mov	r0, r3
 8002706:	bd80      	pop	{r7, pc}

08002708 <getChannel55>:
uint16_t getChannel55()
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	return recordChannelData(CH55_DATA);
 800270c:	20ee      	movs	r0, #238	@ 0xee
 800270e:	f7ff ff11 	bl	8002534 <recordChannelData>
 8002712:	4603      	mov	r3, r0
}
 8002714:	4618      	mov	r0, r3
 8002716:	bd80      	pop	{r7, pc}

08002718 <getChannel5>:
uint16_t getChannel5()
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
	return recordChannelData(CH5_DATA);
 800271c:	208a      	movs	r0, #138	@ 0x8a
 800271e:	f7ff ff09 	bl	8002534 <recordChannelData>
 8002722:	4603      	mov	r3, r0
}
 8002724:	4618      	mov	r0, r3
 8002726:	bd80      	pop	{r7, pc}

08002728 <getChannel53>:
uint16_t getChannel53()
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
	return recordChannelData(CH53_DATA);
 800272c:	20ea      	movs	r0, #234	@ 0xea
 800272e:	f7ff ff01 	bl	8002534 <recordChannelData>
 8002732:	4603      	mov	r3, r0
}
 8002734:	4618      	mov	r0, r3
 8002736:	bd80      	pop	{r7, pc}

08002738 <getChannel7>:
uint16_t getChannel7()
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
	return recordChannelData(CH7_DATA);
 800273c:	208e      	movs	r0, #142	@ 0x8e
 800273e:	f7ff fef9 	bl	8002534 <recordChannelData>
 8002742:	4603      	mov	r3, r0
}
 8002744:	4618      	mov	r0, r3
 8002746:	bd80      	pop	{r7, pc}

08002748 <getChannel39>:
uint16_t getChannel39()
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	return recordChannelData(CH39_DATA);
 800274c:	20ce      	movs	r0, #206	@ 0xce
 800274e:	f7ff fef1 	bl	8002534 <recordChannelData>
 8002752:	4603      	mov	r3, r0
}
 8002754:	4618      	mov	r0, r3
 8002756:	bd80      	pop	{r7, pc}

08002758 <getChannel21>:
uint16_t getChannel21()
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
	return recordChannelData(CH21_DATA);
 800275c:	20aa      	movs	r0, #170	@ 0xaa
 800275e:	f7ff fee9 	bl	8002534 <recordChannelData>
 8002762:	4603      	mov	r3, r0
}
 8002764:	4618      	mov	r0, r3
 8002766:	bd80      	pop	{r7, pc}

08002768 <getChannel37>:

/* Integration Cycle C */
uint16_t getChannel37()
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
	return recordChannelData(CH37_DATA);
 800276c:	20ca      	movs	r0, #202	@ 0xca
 800276e:	f7ff fee1 	bl	8002534 <recordChannelData>
 8002772:	4603      	mov	r3, r0
}
 8002774:	4618      	mov	r0, r3
 8002776:	bd80      	pop	{r7, pc}

08002778 <getChannel23>:
uint16_t getChannel23()
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	return recordChannelData(CH23_DATA);
 800277c:	20ae      	movs	r0, #174	@ 0xae
 800277e:	f7ff fed9 	bl	8002534 <recordChannelData>
 8002782:	4603      	mov	r3, r0
}
 8002784:	4618      	mov	r0, r3
 8002786:	bd80      	pop	{r7, pc}

08002788 <getChannel40>:
uint16_t getChannel40()
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
	return recordChannelData(CH40_DATA);
 800278c:	20d0      	movs	r0, #208	@ 0xd0
 800278e:	f7ff fed1 	bl	8002534 <recordChannelData>
 8002792:	4603      	mov	r3, r0
}
 8002794:	4618      	mov	r0, r3
 8002796:	bd80      	pop	{r7, pc}

08002798 <getChannel26>:
uint16_t getChannel26()
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
	return recordChannelData(CH26_DATA);
 800279c:	20b4      	movs	r0, #180	@ 0xb4
 800279e:	f7ff fec9 	bl	8002534 <recordChannelData>
 80027a2:	4603      	mov	r3, r0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <getChannel42>:
uint16_t getChannel42()
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
	return recordChannelData(CH42_DATA);
 80027ac:	20d4      	movs	r0, #212	@ 0xd4
 80027ae:	f7ff fec1 	bl	8002534 <recordChannelData>
 80027b2:	4603      	mov	r3, r0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <getChannel24>:
uint16_t getChannel24()
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
	return recordChannelData(CH24_DATA);
 80027bc:	20b0      	movs	r0, #176	@ 0xb0
 80027be:	f7ff feb9 	bl	8002534 <recordChannelData>
 80027c2:	4603      	mov	r3, r0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <getChannel56>:
uint16_t getChannel56()
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	return recordChannelData(CH56_DATA);
 80027cc:	20f0      	movs	r0, #240	@ 0xf0
 80027ce:	f7ff feb1 	bl	8002534 <recordChannelData>
 80027d2:	4603      	mov	r3, r0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <getChannel10>:
uint16_t getChannel10()
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
	return recordChannelData(CH10_DATA);
 80027dc:	2094      	movs	r0, #148	@ 0x94
 80027de:	f7ff fea9 	bl	8002534 <recordChannelData>
 80027e2:	4603      	mov	r3, r0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <getChannel58>:

//Next 8 PDs
uint16_t getChannel58()
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	return recordChannelData(CH58_DATA);
 80027ec:	20f4      	movs	r0, #244	@ 0xf4
 80027ee:	f7ff fea1 	bl	8002534 <recordChannelData>
 80027f2:	4603      	mov	r3, r0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <getChannel8>:
uint16_t getChannel8()
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
	return recordChannelData(CH8_DATA);
 80027fc:	2090      	movs	r0, #144	@ 0x90
 80027fe:	f7ff fe99 	bl	8002534 <recordChannelData>
 8002802:	4603      	mov	r3, r0
}
 8002804:	4618      	mov	r0, r3
 8002806:	bd80      	pop	{r7, pc}

08002808 <getChannel41>:
uint16_t getChannel41()
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	return recordChannelData(CH41_DATA);
 800280c:	20d2      	movs	r0, #210	@ 0xd2
 800280e:	f7ff fe91 	bl	8002534 <recordChannelData>
 8002812:	4603      	mov	r3, r0
}
 8002814:	4618      	mov	r0, r3
 8002816:	bd80      	pop	{r7, pc}

08002818 <getChannel27>:
uint16_t getChannel27()
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
	return recordChannelData(CH27_DATA);
 800281c:	20b6      	movs	r0, #182	@ 0xb6
 800281e:	f7ff fe89 	bl	8002534 <recordChannelData>
 8002822:	4603      	mov	r3, r0
}
 8002824:	4618      	mov	r0, r3
 8002826:	bd80      	pop	{r7, pc}

08002828 <getChannel43>:
uint16_t getChannel43()
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
	return recordChannelData(CH43_DATA);
 800282c:	20d6      	movs	r0, #214	@ 0xd6
 800282e:	f7ff fe81 	bl	8002534 <recordChannelData>
 8002832:	4603      	mov	r3, r0
}
 8002834:	4618      	mov	r0, r3
 8002836:	bd80      	pop	{r7, pc}

08002838 <getChannel25>:
uint16_t getChannel25()
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
	return recordChannelData(CH25_DATA);
 800283c:	20b2      	movs	r0, #178	@ 0xb2
 800283e:	f7ff fe79 	bl	8002534 <recordChannelData>
 8002842:	4603      	mov	r3, r0
}
 8002844:	4618      	mov	r0, r3
 8002846:	bd80      	pop	{r7, pc}

08002848 <getChannel57>:
uint16_t getChannel57()
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
	return recordChannelData(CH57_DATA);
 800284c:	20f2      	movs	r0, #242	@ 0xf2
 800284e:	f7ff fe71 	bl	8002534 <recordChannelData>
 8002852:	4603      	mov	r3, r0
}
 8002854:	4618      	mov	r0, r3
 8002856:	bd80      	pop	{r7, pc}

08002858 <getChannel11>:
uint16_t getChannel11()
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	return recordChannelData(CH11_DATA);
 800285c:	2096      	movs	r0, #150	@ 0x96
 800285e:	f7ff fe69 	bl	8002534 <recordChannelData>
 8002862:	4603      	mov	r3, r0
}
 8002864:	4618      	mov	r0, r3
 8002866:	bd80      	pop	{r7, pc}

08002868 <getChannel59>:

/* Integration Cycle D */
uint16_t getChannel59()
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
	return recordChannelData(CH59_DATA);
 800286c:	20f6      	movs	r0, #246	@ 0xf6
 800286e:	f7ff fe61 	bl	8002534 <recordChannelData>
 8002872:	4603      	mov	r3, r0
}
 8002874:	4618      	mov	r0, r3
 8002876:	bd80      	pop	{r7, pc}

08002878 <getChannel9>:
uint16_t getChannel9()
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
	return recordChannelData(CH9_DATA);
 800287c:	2092      	movs	r0, #146	@ 0x92
 800287e:	f7ff fe59 	bl	8002534 <recordChannelData>
 8002882:	4603      	mov	r3, r0
}
 8002884:	4618      	mov	r0, r3
 8002886:	bd80      	pop	{r7, pc}

08002888 <getChannel44>:
uint16_t getChannel44()
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
	return recordChannelData(CH44_DATA);
 800288c:	20d8      	movs	r0, #216	@ 0xd8
 800288e:	f7ff fe51 	bl	8002534 <recordChannelData>
 8002892:	4603      	mov	r3, r0
}
 8002894:	4618      	mov	r0, r3
 8002896:	bd80      	pop	{r7, pc}

08002898 <getChannel30>:
uint16_t getChannel30()
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	return recordChannelData(CH30_DATA);
 800289c:	20bc      	movs	r0, #188	@ 0xbc
 800289e:	f7ff fe49 	bl	8002534 <recordChannelData>
 80028a2:	4603      	mov	r3, r0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <getChannel46>:
uint16_t getChannel46()
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
	return recordChannelData(CH46_DATA);
 80028ac:	20dc      	movs	r0, #220	@ 0xdc
 80028ae:	f7ff fe41 	bl	8002534 <recordChannelData>
 80028b2:	4603      	mov	r3, r0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <getChannel28>:
uint16_t getChannel28()
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
	return recordChannelData(CH28_DATA);
 80028bc:	20b8      	movs	r0, #184	@ 0xb8
 80028be:	f7ff fe39 	bl	8002534 <recordChannelData>
 80028c2:	4603      	mov	r3, r0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <getChannel60>:
uint16_t getChannel60()
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
	return recordChannelData(CH60_DATA);
 80028cc:	20f8      	movs	r0, #248	@ 0xf8
 80028ce:	f7ff fe31 	bl	8002534 <recordChannelData>
 80028d2:	4603      	mov	r3, r0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <getChannel14>:
uint16_t getChannel14()
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
	return recordChannelData(CH14_DATA);
 80028dc:	209c      	movs	r0, #156	@ 0x9c
 80028de:	f7ff fe29 	bl	8002534 <recordChannelData>
 80028e2:	4603      	mov	r3, r0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <getChannel62>:

//Next 8 PDs
uint16_t getChannel62()
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
	return recordChannelData(CH62_DATA);
 80028ec:	20fc      	movs	r0, #252	@ 0xfc
 80028ee:	f7ff fe21 	bl	8002534 <recordChannelData>
 80028f2:	4603      	mov	r3, r0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <getChannel12>:
uint16_t getChannel12()
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
	return recordChannelData(CH12_DATA);
 80028fc:	2098      	movs	r0, #152	@ 0x98
 80028fe:	f7ff fe19 	bl	8002534 <recordChannelData>
 8002902:	4603      	mov	r3, r0
}
 8002904:	4618      	mov	r0, r3
 8002906:	bd80      	pop	{r7, pc}

08002908 <getChannel45>:
uint16_t getChannel45()
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	return recordChannelData(CH45_DATA);
 800290c:	20da      	movs	r0, #218	@ 0xda
 800290e:	f7ff fe11 	bl	8002534 <recordChannelData>
 8002912:	4603      	mov	r3, r0
}
 8002914:	4618      	mov	r0, r3
 8002916:	bd80      	pop	{r7, pc}

08002918 <getChannel31>:
uint16_t getChannel31()
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
	return recordChannelData(CH31_DATA);
 800291c:	20be      	movs	r0, #190	@ 0xbe
 800291e:	f7ff fe09 	bl	8002534 <recordChannelData>
 8002922:	4603      	mov	r3, r0
}
 8002924:	4618      	mov	r0, r3
 8002926:	bd80      	pop	{r7, pc}

08002928 <getChannel47>:
uint16_t getChannel47()
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
	return recordChannelData(CH47_DATA);
 800292c:	20de      	movs	r0, #222	@ 0xde
 800292e:	f7ff fe01 	bl	8002534 <recordChannelData>
 8002932:	4603      	mov	r3, r0
}
 8002934:	4618      	mov	r0, r3
 8002936:	bd80      	pop	{r7, pc}

08002938 <getChannel29>:
uint16_t getChannel29()
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
	return recordChannelData(CH29_DATA);
 800293c:	20ba      	movs	r0, #186	@ 0xba
 800293e:	f7ff fdf9 	bl	8002534 <recordChannelData>
 8002942:	4603      	mov	r3, r0
}
 8002944:	4618      	mov	r0, r3
 8002946:	bd80      	pop	{r7, pc}

08002948 <getChannel61>:
uint16_t getChannel61()
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
	return recordChannelData(CH61_DATA);
 800294c:	20fa      	movs	r0, #250	@ 0xfa
 800294e:	f7ff fdf1 	bl	8002534 <recordChannelData>
 8002952:	4603      	mov	r3, r0
}
 8002954:	4618      	mov	r0, r3
 8002956:	bd80      	pop	{r7, pc}

08002958 <getChannel15>:
uint16_t getChannel15()
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
	return recordChannelData(CH15_DATA);
 800295c:	209e      	movs	r0, #158	@ 0x9e
 800295e:	f7ff fde9 	bl	8002534 <recordChannelData>
 8002962:	4603      	mov	r3, r0
}
 8002964:	4618      	mov	r0, r3
 8002966:	bd80      	pop	{r7, pc}

08002968 <getAllSpectralData>:


void getAllSpectralData(uint16_t arr[CHANNELSIZE])
{
 8002968:	b590      	push	{r4, r7, lr}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	/* Integration Cycle A */
	arr[0] = getChannel1();
 8002970:	f7ff fdfa 	bl	8002568 <getChannel1>
 8002974:	4603      	mov	r3, r0
 8002976:	461a      	mov	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	801a      	strh	r2, [r3, #0]
	arr[1] = getChannel48();
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	1c9c      	adds	r4, r3, #2
 8002980:	f7ff fdfa 	bl	8002578 <getChannel48>
 8002984:	4603      	mov	r3, r0
 8002986:	8023      	strh	r3, [r4, #0]
	arr[2] = getChannel2();
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	1d1c      	adds	r4, r3, #4
 800298c:	f7ff fdfc 	bl	8002588 <getChannel2>
 8002990:	4603      	mov	r3, r0
 8002992:	8023      	strh	r3, [r4, #0]
	arr[3] = getChannel34();
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	1d9c      	adds	r4, r3, #6
 8002998:	f7ff fdfe 	bl	8002598 <getChannel34>
 800299c:	4603      	mov	r3, r0
 800299e:	8023      	strh	r3, [r4, #0]
	arr[4] = getChannel16();
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f103 0408 	add.w	r4, r3, #8
 80029a6:	f7ff fdff 	bl	80025a8 <getChannel16>
 80029aa:	4603      	mov	r3, r0
 80029ac:	8023      	strh	r3, [r4, #0]
	arr[5] = getChannel32();
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f103 040a 	add.w	r4, r3, #10
 80029b4:	f7ff fe00 	bl	80025b8 <getChannel32>
 80029b8:	4603      	mov	r3, r0
 80029ba:	8023      	strh	r3, [r4, #0]
	arr[6] = getChannel18();
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f103 040c 	add.w	r4, r3, #12
 80029c2:	f7ff fe01 	bl	80025c8 <getChannel18>
 80029c6:	4603      	mov	r3, r0
 80029c8:	8023      	strh	r3, [r4, #0]
	arr[7] = getChannel51();
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f103 040e 	add.w	r4, r3, #14
 80029d0:	f7ff fe02 	bl	80025d8 <getChannel51>
 80029d4:	4603      	mov	r3, r0
 80029d6:	8023      	strh	r3, [r4, #0]

	arr[8] = getChannel4();
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f103 0410 	add.w	r4, r3, #16
 80029de:	f7ff fe03 	bl	80025e8 <getChannel4>
 80029e2:	4603      	mov	r3, r0
 80029e4:	8023      	strh	r3, [r4, #0]
	arr[9] = getChannel49();
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f103 0412 	add.w	r4, r3, #18
 80029ec:	f7ff fe04 	bl	80025f8 <getChannel49>
 80029f0:	4603      	mov	r3, r0
 80029f2:	8023      	strh	r3, [r4, #0]
	arr[10] = getChannel3();
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f103 0414 	add.w	r4, r3, #20
 80029fa:	f7ff fe05 	bl	8002608 <getChannel3>
 80029fe:	4603      	mov	r3, r0
 8002a00:	8023      	strh	r3, [r4, #0]
	arr[11] = getChannel35();
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f103 0416 	add.w	r4, r3, #22
 8002a08:	f7ff fe06 	bl	8002618 <getChannel35>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	8023      	strh	r3, [r4, #0]
	arr[12] = getChannel17();
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f103 0418 	add.w	r4, r3, #24
 8002a16:	f7ff fe07 	bl	8002628 <getChannel17>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	8023      	strh	r3, [r4, #0]
	arr[13] = getChannel33();
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f103 041a 	add.w	r4, r3, #26
 8002a24:	f7ff fe08 	bl	8002638 <getChannel33>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	8023      	strh	r3, [r4, #0]
	arr[14] = getChannel19();
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f103 041c 	add.w	r4, r3, #28
 8002a32:	f7ff fe09 	bl	8002648 <getChannel19>
 8002a36:	4603      	mov	r3, r0
 8002a38:	8023      	strh	r3, [r4, #0]
	arr[15] = getChannel54();
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f103 041e 	add.w	r4, r3, #30
 8002a40:	f7ff fe0a 	bl	8002658 <getChannel54>
 8002a44:	4603      	mov	r3, r0
 8002a46:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle B */
	arr[16] = getChannel0();
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f103 0420 	add.w	r4, r3, #32
 8002a4e:	f7ff fe0b 	bl	8002668 <getChannel0>
 8002a52:	4603      	mov	r3, r0
 8002a54:	8023      	strh	r3, [r4, #0]
	arr[17] = getChannel13();
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f103 0422 	add.w	r4, r3, #34	@ 0x22
 8002a5c:	f7ff fe0c 	bl	8002678 <getChannel13>
 8002a60:	4603      	mov	r3, r0
 8002a62:	8023      	strh	r3, [r4, #0]
	arr[18] = getChannel50();
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8002a6a:	f7ff fe0d 	bl	8002688 <getChannel50>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	8023      	strh	r3, [r4, #0]
	arr[19] = getChannel63();
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f103 0426 	add.w	r4, r3, #38	@ 0x26
 8002a78:	f7ff fe0e 	bl	8002698 <getChannel63>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	8023      	strh	r3, [r4, #0]
	arr[20] = getChannel52();
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 8002a86:	f7ff fe0f 	bl	80026a8 <getChannel52>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	8023      	strh	r3, [r4, #0]
	arr[21] = getChannel6();
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f103 042a 	add.w	r4, r3, #42	@ 0x2a
 8002a94:	f7ff fe10 	bl	80026b8 <getChannel6>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	8023      	strh	r3, [r4, #0]
	arr[22] = getChannel38();
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f103 042c 	add.w	r4, r3, #44	@ 0x2c
 8002aa2:	f7ff fe11 	bl	80026c8 <getChannel38>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	8023      	strh	r3, [r4, #0]
	arr[23] = getChannel20();
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f103 042e 	add.w	r4, r3, #46	@ 0x2e
 8002ab0:	f7ff fe12 	bl	80026d8 <getChannel20>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	8023      	strh	r3, [r4, #0]

	arr[24] = getChannel36();
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8002abe:	f7ff fe13 	bl	80026e8 <getChannel36>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	8023      	strh	r3, [r4, #0]
	arr[25] = getChannel22();
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 8002acc:	f7ff fe14 	bl	80026f8 <getChannel22>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	8023      	strh	r3, [r4, #0]
	arr[26] = getChannel55();
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f103 0434 	add.w	r4, r3, #52	@ 0x34
 8002ada:	f7ff fe15 	bl	8002708 <getChannel55>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	8023      	strh	r3, [r4, #0]
	arr[27] = getChannel5();
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f103 0436 	add.w	r4, r3, #54	@ 0x36
 8002ae8:	f7ff fe16 	bl	8002718 <getChannel5>
 8002aec:	4603      	mov	r3, r0
 8002aee:	8023      	strh	r3, [r4, #0]
	arr[28] = getChannel53();
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8002af6:	f7ff fe17 	bl	8002728 <getChannel53>
 8002afa:	4603      	mov	r3, r0
 8002afc:	8023      	strh	r3, [r4, #0]
	arr[29] = getChannel7();
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f103 043a 	add.w	r4, r3, #58	@ 0x3a
 8002b04:	f7ff fe18 	bl	8002738 <getChannel7>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	8023      	strh	r3, [r4, #0]
	arr[30] = getChannel39();
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 8002b12:	f7ff fe19 	bl	8002748 <getChannel39>
 8002b16:	4603      	mov	r3, r0
 8002b18:	8023      	strh	r3, [r4, #0]
	arr[31] = getChannel21();
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f103 043e 	add.w	r4, r3, #62	@ 0x3e
 8002b20:	f7ff fe1a 	bl	8002758 <getChannel21>
 8002b24:	4603      	mov	r3, r0
 8002b26:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle C */
	arr[32] = getChannel37();
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8002b2e:	f7ff fe1b 	bl	8002768 <getChannel37>
 8002b32:	4603      	mov	r3, r0
 8002b34:	8023      	strh	r3, [r4, #0]
	arr[33] = getChannel23();
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f103 0442 	add.w	r4, r3, #66	@ 0x42
 8002b3c:	f7ff fe1c 	bl	8002778 <getChannel23>
 8002b40:	4603      	mov	r3, r0
 8002b42:	8023      	strh	r3, [r4, #0]
	arr[34] = getChannel40();
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f103 0444 	add.w	r4, r3, #68	@ 0x44
 8002b4a:	f7ff fe1d 	bl	8002788 <getChannel40>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	8023      	strh	r3, [r4, #0]
	arr[35] = getChannel26();
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f103 0446 	add.w	r4, r3, #70	@ 0x46
 8002b58:	f7ff fe1e 	bl	8002798 <getChannel26>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	8023      	strh	r3, [r4, #0]
	arr[36] = getChannel42();
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 8002b66:	f7ff fe1f 	bl	80027a8 <getChannel42>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	8023      	strh	r3, [r4, #0]
	arr[37] = getChannel24();
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f103 044a 	add.w	r4, r3, #74	@ 0x4a
 8002b74:	f7ff fe20 	bl	80027b8 <getChannel24>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	8023      	strh	r3, [r4, #0]
	arr[38] = getChannel56();
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8002b82:	f7ff fe21 	bl	80027c8 <getChannel56>
 8002b86:	4603      	mov	r3, r0
 8002b88:	8023      	strh	r3, [r4, #0]
	arr[39] = getChannel10();
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f103 044e 	add.w	r4, r3, #78	@ 0x4e
 8002b90:	f7ff fe22 	bl	80027d8 <getChannel10>
 8002b94:	4603      	mov	r3, r0
 8002b96:	8023      	strh	r3, [r4, #0]

	arr[40] = getChannel58();
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8002b9e:	f7ff fe23 	bl	80027e8 <getChannel58>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	8023      	strh	r3, [r4, #0]
	arr[41] = getChannel8();
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f103 0452 	add.w	r4, r3, #82	@ 0x52
 8002bac:	f7ff fe24 	bl	80027f8 <getChannel8>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	8023      	strh	r3, [r4, #0]
	arr[42] = getChannel41();
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f103 0454 	add.w	r4, r3, #84	@ 0x54
 8002bba:	f7ff fe25 	bl	8002808 <getChannel41>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	8023      	strh	r3, [r4, #0]
	arr[43] = getChannel27();
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f103 0456 	add.w	r4, r3, #86	@ 0x56
 8002bc8:	f7ff fe26 	bl	8002818 <getChannel27>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	8023      	strh	r3, [r4, #0]
	arr[44] = getChannel43();
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f103 0458 	add.w	r4, r3, #88	@ 0x58
 8002bd6:	f7ff fe27 	bl	8002828 <getChannel43>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	8023      	strh	r3, [r4, #0]
	arr[45] = getChannel25();
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f103 045a 	add.w	r4, r3, #90	@ 0x5a
 8002be4:	f7ff fe28 	bl	8002838 <getChannel25>
 8002be8:	4603      	mov	r3, r0
 8002bea:	8023      	strh	r3, [r4, #0]
	arr[46] = getChannel57();
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f103 045c 	add.w	r4, r3, #92	@ 0x5c
 8002bf2:	f7ff fe29 	bl	8002848 <getChannel57>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	8023      	strh	r3, [r4, #0]
	arr[47] = getChannel11();
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f103 045e 	add.w	r4, r3, #94	@ 0x5e
 8002c00:	f7ff fe2a 	bl	8002858 <getChannel11>
 8002c04:	4603      	mov	r3, r0
 8002c06:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle D */
	arr[48] = getChannel59();
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 8002c0e:	f7ff fe2b 	bl	8002868 <getChannel59>
 8002c12:	4603      	mov	r3, r0
 8002c14:	8023      	strh	r3, [r4, #0]
	arr[49] = getChannel9();
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f103 0462 	add.w	r4, r3, #98	@ 0x62
 8002c1c:	f7ff fe2c 	bl	8002878 <getChannel9>
 8002c20:	4603      	mov	r3, r0
 8002c22:	8023      	strh	r3, [r4, #0]
	arr[50] = getChannel44();
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f103 0464 	add.w	r4, r3, #100	@ 0x64
 8002c2a:	f7ff fe2d 	bl	8002888 <getChannel44>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	8023      	strh	r3, [r4, #0]
	arr[51] = getChannel30();
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f103 0466 	add.w	r4, r3, #102	@ 0x66
 8002c38:	f7ff fe2e 	bl	8002898 <getChannel30>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	8023      	strh	r3, [r4, #0]
	arr[52] = getChannel46();
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f103 0468 	add.w	r4, r3, #104	@ 0x68
 8002c46:	f7ff fe2f 	bl	80028a8 <getChannel46>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	8023      	strh	r3, [r4, #0]
	arr[53] = getChannel28();
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f103 046a 	add.w	r4, r3, #106	@ 0x6a
 8002c54:	f7ff fe30 	bl	80028b8 <getChannel28>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	8023      	strh	r3, [r4, #0]
	arr[54] = getChannel60();
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f103 046c 	add.w	r4, r3, #108	@ 0x6c
 8002c62:	f7ff fe31 	bl	80028c8 <getChannel60>
 8002c66:	4603      	mov	r3, r0
 8002c68:	8023      	strh	r3, [r4, #0]
	arr[55] = getChannel14();
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f103 046e 	add.w	r4, r3, #110	@ 0x6e
 8002c70:	f7ff fe32 	bl	80028d8 <getChannel14>
 8002c74:	4603      	mov	r3, r0
 8002c76:	8023      	strh	r3, [r4, #0]

	arr[56] = getChannel62();
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f103 0470 	add.w	r4, r3, #112	@ 0x70
 8002c7e:	f7ff fe33 	bl	80028e8 <getChannel62>
 8002c82:	4603      	mov	r3, r0
 8002c84:	8023      	strh	r3, [r4, #0]
	arr[57] = getChannel12();
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f103 0472 	add.w	r4, r3, #114	@ 0x72
 8002c8c:	f7ff fe34 	bl	80028f8 <getChannel12>
 8002c90:	4603      	mov	r3, r0
 8002c92:	8023      	strh	r3, [r4, #0]
	arr[58] = getChannel45();
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f103 0474 	add.w	r4, r3, #116	@ 0x74
 8002c9a:	f7ff fe35 	bl	8002908 <getChannel45>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	8023      	strh	r3, [r4, #0]
	arr[59] = getChannel31();
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f103 0476 	add.w	r4, r3, #118	@ 0x76
 8002ca8:	f7ff fe36 	bl	8002918 <getChannel31>
 8002cac:	4603      	mov	r3, r0
 8002cae:	8023      	strh	r3, [r4, #0]
	arr[60] = getChannel47();
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f103 0478 	add.w	r4, r3, #120	@ 0x78
 8002cb6:	f7ff fe37 	bl	8002928 <getChannel47>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	8023      	strh	r3, [r4, #0]
	arr[61] = getChannel29();
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f103 047a 	add.w	r4, r3, #122	@ 0x7a
 8002cc4:	f7ff fe38 	bl	8002938 <getChannel29>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	8023      	strh	r3, [r4, #0]
	arr[62] = getChannel61();
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f103 047c 	add.w	r4, r3, #124	@ 0x7c
 8002cd2:	f7ff fe39 	bl	8002948 <getChannel61>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	8023      	strh	r3, [r4, #0]
	arr[63] = getChannel15();
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f103 047e 	add.w	r4, r3, #126	@ 0x7e
 8002ce0:	f7ff fe3a 	bl	8002958 <getChannel15>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	8023      	strh	r3, [r4, #0]
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd90      	pop	{r4, r7, pc}

08002cf0 <recordTemperatures>:
//}


// Helper function to record temperature data
uint16_t recordTemperatures(uint8_t addr)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = {0};
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	81bb      	strh	r3, [r7, #12]
	AS7421_readRegisters(addr, 2, data);
 8002cfe:	f107 020c 	add.w	r2, r7, #12
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	2102      	movs	r1, #2
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe fe7e 	bl	8001a08 <AS7421_readRegisters>

	// Combine the two bytes into a 16-bit value
	return ((uint16_t)data[1] << 8) | data[0];
 8002d0c:	7b7b      	ldrb	r3, [r7, #13]
 8002d0e:	021b      	lsls	r3, r3, #8
 8002d10:	b21a      	sxth	r2, r3
 8002d12:	7b3b      	ldrb	r3, [r7, #12]
 8002d14:	b21b      	sxth	r3, r3
 8002d16:	4313      	orrs	r3, r2
 8002d18:	b21b      	sxth	r3, r3
 8002d1a:	b29b      	uxth	r3, r3
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <getTemp_IntA>:

uint16_t getTemp_IntA()
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPA);
 8002d28:	2078      	movs	r0, #120	@ 0x78
 8002d2a:	f7ff ffe1 	bl	8002cf0 <recordTemperatures>
 8002d2e:	4603      	mov	r3, r0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <getTemp_IntB>:
uint16_t getTemp_IntB()
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPB);
 8002d38:	207a      	movs	r0, #122	@ 0x7a
 8002d3a:	f7ff ffd9 	bl	8002cf0 <recordTemperatures>
 8002d3e:	4603      	mov	r3, r0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <getTemp_IntC>:
uint16_t getTemp_IntC()
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPC);
 8002d48:	207c      	movs	r0, #124	@ 0x7c
 8002d4a:	f7ff ffd1 	bl	8002cf0 <recordTemperatures>
 8002d4e:	4603      	mov	r3, r0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <getTemp_IntD>:
uint16_t getTemp_IntD()
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPD);
 8002d58:	207e      	movs	r0, #126	@ 0x7e
 8002d5a:	f7ff ffc9 	bl	8002cf0 <recordTemperatures>
 8002d5e:	4603      	mov	r3, r0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <getAllTemperatureData>:

void getAllTemperatureData(uint16_t arr[TEMPSIZE])
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
	arr[0] = getTemp_IntA();
 8002d6c:	f7ff ffda 	bl	8002d24 <getTemp_IntA>
 8002d70:	4603      	mov	r3, r0
 8002d72:	461a      	mov	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	801a      	strh	r2, [r3, #0]
	arr[1] = getTemp_IntB();
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	1c9c      	adds	r4, r3, #2
 8002d7c:	f7ff ffda 	bl	8002d34 <getTemp_IntB>
 8002d80:	4603      	mov	r3, r0
 8002d82:	8023      	strh	r3, [r4, #0]
	arr[2] = getTemp_IntC();
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	1d1c      	adds	r4, r3, #4
 8002d88:	f7ff ffdc 	bl	8002d44 <getTemp_IntC>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	8023      	strh	r3, [r4, #0]
	arr[3] = getTemp_IntD();
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	1d9c      	adds	r4, r3, #6
 8002d94:	f7ff ffde 	bl	8002d54 <getTemp_IntD>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	8023      	strh	r3, [r4, #0]
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd90      	pop	{r4, r7, pc}

08002da4 <I2C1_Init>:
//#define	SR1_BTF					(1U<<2)
//#define SR1_AF					(1U<<10)


void I2C1_Init(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOB*/
	RCC->AHB1ENR |= GPIOBEN;
 8002da8:	4b4d      	ldr	r3, [pc, #308]	@ (8002ee0 <I2C1_Init+0x13c>)
 8002daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dac:	4a4c      	ldr	r2, [pc, #304]	@ (8002ee0 <I2C1_Init+0x13c>)
 8002dae:	f043 0302 	orr.w	r3, r3, #2
 8002db2:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PB8 and PB9 mode to alternate function*/
	GPIOB->MODER &= ~(1U<<16);
 8002db4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ee4 <I2C1_Init+0x140>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a4a      	ldr	r2, [pc, #296]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dbe:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<17);
 8002dc0:	4b48      	ldr	r3, [pc, #288]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a47      	ldr	r2, [pc, #284]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dca:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(1U<<18);
 8002dcc:	4b45      	ldr	r3, [pc, #276]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a44      	ldr	r2, [pc, #272]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dd6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<19);
 8002dd8:	4b42      	ldr	r3, [pc, #264]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a41      	ldr	r2, [pc, #260]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dde:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002de2:	6013      	str	r3, [r2, #0]

	/*Set PB8 and PB9 output type to open drain*/
	GPIOB->OTYPER |= (1U<<8);
 8002de4:	4b3f      	ldr	r3, [pc, #252]	@ (8002ee4 <I2C1_Init+0x140>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	4a3e      	ldr	r2, [pc, #248]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dee:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= (1U<<9);
 8002df0:	4b3c      	ldr	r3, [pc, #240]	@ (8002ee4 <I2C1_Init+0x140>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ee4 <I2C1_Init+0x140>)
 8002df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dfa:	6053      	str	r3, [r2, #4]

	/*Enable Pull-up for PB6 and PB7*/
	GPIOB->PUPDR |= (1U<<16);
 8002dfc:	4b39      	ldr	r3, [pc, #228]	@ (8002ee4 <I2C1_Init+0x140>)
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	4a38      	ldr	r2, [pc, #224]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e06:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<17);
 8002e08:	4b36      	ldr	r3, [pc, #216]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	4a35      	ldr	r2, [pc, #212]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e0e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002e12:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR |= (1U<<18);
 8002e14:	4b33      	ldr	r3, [pc, #204]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	4a32      	ldr	r2, [pc, #200]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e1e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<19);
 8002e20:	4b30      	ldr	r3, [pc, #192]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	4a2f      	ldr	r2, [pc, #188]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e26:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002e2a:	60d3      	str	r3, [r2, #12]

	/*Set PB8 and PB9 alternate function type to I2C (AF4)
	 * PB8 --> SCL
	 * PB9 --> SDA*/
	GPIOB->AFR[1] &= ~(1U<<0);
 8002e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	4a2c      	ldr	r2, [pc, #176]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e32:	f023 0301 	bic.w	r3, r3, #1
 8002e36:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<1);
 8002e38:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3c:	4a29      	ldr	r2, [pc, #164]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e3e:	f023 0302 	bic.w	r3, r3, #2
 8002e42:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1U<<2);
 8002e44:	4b27      	ldr	r3, [pc, #156]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	4a26      	ldr	r2, [pc, #152]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e4a:	f043 0304 	orr.w	r3, r3, #4
 8002e4e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<3);
 8002e50:	4b24      	ldr	r3, [pc, #144]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e54:	4a23      	ldr	r2, [pc, #140]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e56:	f023 0308 	bic.w	r3, r3, #8
 8002e5a:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->AFR[1] &= ~(1U<<4);
 8002e5c:	4b21      	ldr	r3, [pc, #132]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e60:	4a20      	ldr	r2, [pc, #128]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e62:	f023 0310 	bic.w	r3, r3, #16
 8002e66:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<5);
 8002e68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e6e:	f023 0320 	bic.w	r3, r3, #32
 8002e72:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (1U<<6);
 8002e74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e7e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(1U<<7);
 8002e80:	4b18      	ldr	r3, [pc, #96]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	4a17      	ldr	r2, [pc, #92]	@ (8002ee4 <I2C1_Init+0x140>)
 8002e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e8a:	6253      	str	r3, [r2, #36]	@ 0x24

	/***Configuring I2C1***/

	/*Enable clock access to I2C1*/
	RCC->APB1ENR |= I2C1EN;
 8002e8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ee0 <I2C1_Init+0x13c>)
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	4a13      	ldr	r2, [pc, #76]	@ (8002ee0 <I2C1_Init+0x13c>)
 8002e92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e96:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Enter reset mode  */
	I2C1->CR1 |= (1U<<15);
 8002e98:	4b13      	ldr	r3, [pc, #76]	@ (8002ee8 <I2C1_Init+0x144>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a12      	ldr	r2, [pc, #72]	@ (8002ee8 <I2C1_Init+0x144>)
 8002e9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ea2:	6013      	str	r3, [r2, #0]

	/*Come out of reset mode  */
	I2C1->CR1 &= ~(1U<<15);
 8002ea4:	4b10      	ldr	r3, [pc, #64]	@ (8002ee8 <I2C1_Init+0x144>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a0f      	ldr	r2, [pc, #60]	@ (8002ee8 <I2C1_Init+0x144>)
 8002eaa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002eae:	6013      	str	r3, [r2, #0]

	/*Set Peripheral clock frequency*/
	I2C1->CR2 = (1U<<4);   //16 Mhz
 8002eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <I2C1_Init+0x144>)
 8002eb2:	2210      	movs	r2, #16
 8002eb4:	605a      	str	r2, [r3, #4]
//
//	/*Set rise time */
//	I2C1->TRISE = SD_MODE_MAX_RISE_TIME; //(1000ns/(1/16MHz)+1 = 17

	/*Set I2C to fast mode, 400kHz clock */
	I2C1->CCR = 1; //Refer to ST reference manual for derivation
 8002eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee8 <I2C1_Init+0x144>)
 8002eb8:	2201      	movs	r2, #1
 8002eba:	61da      	str	r2, [r3, #28]
	I2C1->CCR = I2C_FAST_DUTY; //Set to Fast mode and duty cycle of 16/9
 8002ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee8 <I2C1_Init+0x144>)
 8002ebe:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8002ec2:	61da      	str	r2, [r3, #28]

	/*Set rise time */
	I2C1->TRISE = 6;//FS_MODE_MAX_RISE_TIME; //(300ns/(1/16MHz)+1 = 5.8
 8002ec4:	4b08      	ldr	r3, [pc, #32]	@ (8002ee8 <I2C1_Init+0x144>)
 8002ec6:	2206      	movs	r2, #6
 8002ec8:	621a      	str	r2, [r3, #32]

	/*Enable I2C1 module */
	I2C1->CR1 |= CR1_PE;
 8002eca:	4b07      	ldr	r3, [pc, #28]	@ (8002ee8 <I2C1_Init+0x144>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a06      	ldr	r2, [pc, #24]	@ (8002ee8 <I2C1_Init+0x144>)
 8002ed0:	f043 0301 	orr.w	r3, r3, #1
 8002ed4:	6013      	str	r3, [r2, #0]
}
 8002ed6:	bf00      	nop
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40020400 	.word	0x40020400
 8002ee8:	40005400 	.word	0x40005400

08002eec <I2C1_byteRead>:

void I2C1_byteRead(char saddr, char maddr, char* data) {
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	603a      	str	r2, [r7, #0]
 8002ef6:	71fb      	strb	r3, [r7, #7]
 8002ef8:	460b      	mov	r3, r1
 8002efa:	71bb      	strb	r3, [r7, #6]

	  volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8002efc:	bf00      	nop
 8002efe:	4b37      	ldr	r3, [pc, #220]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f9      	bne.n	8002efe <I2C1_byteRead+0x12>

	  /* Generate start condition */
	  I2C1->CR1 |= CR1_START;
 8002f0a:	4b34      	ldr	r3, [pc, #208]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a33      	ldr	r2, [pc, #204]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f14:	6013      	str	r3, [r2, #0]

	  /* Wait until start condition flag is set, note the negation */
	  /* Stay in loop if start flag is not set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 8002f16:	bf00      	nop
 8002f18:	4b30      	ldr	r3, [pc, #192]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0f9      	beq.n	8002f18 <I2C1_byteRead+0x2c>

	  /* Transmit slave address + Write (0) */
	  /* This slave address is sent to each slave device along with an indication to establish either read or write communication */
	  /* Yo device A, I want to write to one of your memory registers */
	  I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 8002f24:	79fb      	ldrb	r3, [r7, #7]
 8002f26:	4a2d      	ldr	r2, [pc, #180]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	6113      	str	r3, [r2, #16]

	  /* Wait until address flag is set */
	  /* Each slave device compares the address from master to its own address and sends an ACK if matched */
	  /* I'm device A and of course you can write to one of my registers */
	  while (!(I2C1->SR1 & (SR1_ADDR))){}
 8002f2c:	bf00      	nop
 8002f2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d0f9      	beq.n	8002f2e <I2C1_byteRead+0x42>

	  /* Clear address flag by reading SR2 register */
	  tmp = I2C1->SR2;
 8002f3a:	4b28      	ldr	r3, [pc, #160]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	60fb      	str	r3, [r7, #12]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8002f40:	bf00      	nop
 8002f42:	4b26      	ldr	r3, [pc, #152]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f9      	beq.n	8002f42 <I2C1_byteRead+0x56>

	  /* Send register address */
	  /* Aight, here is the address of the register I'm want to write to read from*/
	  I2C1->DR = maddr;
 8002f4e:	4a23      	ldr	r2, [pc, #140]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f50:	79bb      	ldrb	r3, [r7, #6]
 8002f52:	6113      	str	r3, [r2, #16]

	  /*Wait until transmitter empty */
	  /* No probs */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8002f54:	bf00      	nop
 8002f56:	4b21      	ldr	r3, [pc, #132]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f9      	beq.n	8002f56 <I2C1_byteRead+0x6a>

	 /* Begin actual reading process once slave device and register of interest are understood between master and slave*/
	 /*Generate restart */
	 I2C1->CR1 |= CR1_START;
 8002f62:	4b1e      	ldr	r3, [pc, #120]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a1d      	ldr	r2, [pc, #116]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f6c:	6013      	str	r3, [r2, #0]

	 /* Wait until start flag is set */
	 while (!(I2C1->SR1 & SR1_SB)){}
 8002f6e:	bf00      	nop
 8002f70:	4b1a      	ldr	r3, [pc, #104]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0f9      	beq.n	8002f70 <I2C1_byteRead+0x84>

	 /* Transmit slave address + Read */
	 I2C1->DR = saddr << 1 | 1;
 8002f7c:	79fb      	ldrb	r3, [r7, #7]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	f043 0201 	orr.w	r2, r3, #1
 8002f84:	4b15      	ldr	r3, [pc, #84]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f86:	611a      	str	r2, [r3, #16]

	 /* Wait until addr flag is set */
	 while (!(I2C1->SR1 & (SR1_ADDR))){}
 8002f88:	bf00      	nop
 8002f8a:	4b14      	ldr	r3, [pc, #80]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0f9      	beq.n	8002f8a <I2C1_byteRead+0x9e>

	 /* Clear addr flag */
	 tmp = I2C1->SR2;
 8002f96:	4b11      	ldr	r3, [pc, #68]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	60fb      	str	r3, [r7, #12]

	 /* Disable Acknowledge */
	 I2C1->CR1 &= ~CR1_ACK;
 8002f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0e      	ldr	r2, [pc, #56]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002fa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002fa6:	6013      	str	r3, [r2, #0]

	 /* Generate stop after data received */
	 I2C1->CR1 |= CR1_STOP;
 8002fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a0b      	ldr	r2, [pc, #44]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002fae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fb2:	6013      	str	r3, [r2, #0]

	 /* Wait until RXNE flag is set
	  * Wait until receiver is not empty (has contents to read)*/
	 while (!(I2C1->SR1 & SR1_RXNE)){}
 8002fb4:	bf00      	nop
 8002fb6:	4b09      	ldr	r3, [pc, #36]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0f9      	beq.n	8002fb6 <I2C1_byteRead+0xca>

	 /* Read data from DR */
	 *data++ = I2C1->DR;
 8002fc2:	4b06      	ldr	r3, [pc, #24]	@ (8002fdc <I2C1_byteRead+0xf0>)
 8002fc4:	6919      	ldr	r1, [r3, #16]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	1c5a      	adds	r2, r3, #1
 8002fca:	603a      	str	r2, [r7, #0]
 8002fcc:	b2ca      	uxtb	r2, r1
 8002fce:	701a      	strb	r2, [r3, #0]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	40005400 	.word	0x40005400

08002fe0 <I2C1_burstRead>:

void I2C1_burstRead(char saddr, char maddr, int n, char* data) {
 8002fe0:	b480      	push	{r7}
 8002fe2:	b087      	sub	sp, #28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60ba      	str	r2, [r7, #8]
 8002fe8:	607b      	str	r3, [r7, #4]
 8002fea:	4603      	mov	r3, r0
 8002fec:	73fb      	strb	r3, [r7, #15]
 8002fee:	460b      	mov	r3, r1
 8002ff0:	73bb      	strb	r3, [r7, #14]

	  volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8002ff2:	bf00      	nop
 8002ff4:	4b47      	ldr	r3, [pc, #284]	@ (8003114 <I2C1_burstRead+0x134>)
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1f9      	bne.n	8002ff4 <I2C1_burstRead+0x14>

	  /* Generate start condition */
	  I2C1->CR1 |= CR1_START;
 8003000:	4b44      	ldr	r3, [pc, #272]	@ (8003114 <I2C1_burstRead+0x134>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a43      	ldr	r2, [pc, #268]	@ (8003114 <I2C1_burstRead+0x134>)
 8003006:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800300a:	6013      	str	r3, [r2, #0]

	  /* Wait until start condition flag is set, note the negation */
	  /* Stay in loop if start flag is not set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 800300c:	bf00      	nop
 800300e:	4b41      	ldr	r3, [pc, #260]	@ (8003114 <I2C1_burstRead+0x134>)
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f9      	beq.n	800300e <I2C1_burstRead+0x2e>

	  /* Transmit slave address + Write (0) */
	  /* This slave address is sent to each slave device along with an indication to establish either read or write communication */
	  I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 800301a:	7bfb      	ldrb	r3, [r7, #15]
 800301c:	4a3d      	ldr	r2, [pc, #244]	@ (8003114 <I2C1_burstRead+0x134>)
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	6113      	str	r3, [r2, #16]

	  /* Wait until address flag is set */
	  /* Each slave device compares the address from master to its own address and sends an ACK if matched */
	  while (!(I2C1->SR1 & (SR1_ADDR))){}
 8003022:	bf00      	nop
 8003024:	4b3b      	ldr	r3, [pc, #236]	@ (8003114 <I2C1_burstRead+0x134>)
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d0f9      	beq.n	8003024 <I2C1_burstRead+0x44>

	  /* Clear address flag by reading SR2 register */
	  tmp = I2C1->SR2;
 8003030:	4b38      	ldr	r3, [pc, #224]	@ (8003114 <I2C1_burstRead+0x134>)
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	617b      	str	r3, [r7, #20]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8003036:	bf00      	nop
 8003038:	4b36      	ldr	r3, [pc, #216]	@ (8003114 <I2C1_burstRead+0x134>)
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0f9      	beq.n	8003038 <I2C1_burstRead+0x58>

	  /* Send register address */
	  I2C1->DR = maddr;
 8003044:	4a33      	ldr	r2, [pc, #204]	@ (8003114 <I2C1_burstRead+0x134>)
 8003046:	7bbb      	ldrb	r3, [r7, #14]
 8003048:	6113      	str	r3, [r2, #16]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 800304a:	bf00      	nop
 800304c:	4b31      	ldr	r3, [pc, #196]	@ (8003114 <I2C1_burstRead+0x134>)
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0f9      	beq.n	800304c <I2C1_burstRead+0x6c>

	 /* Begin actual reading process once slave device and register of interest are understood between master and slave*/
	 /*Generate restart */
	 I2C1->CR1 |= CR1_START;
 8003058:	4b2e      	ldr	r3, [pc, #184]	@ (8003114 <I2C1_burstRead+0x134>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a2d      	ldr	r2, [pc, #180]	@ (8003114 <I2C1_burstRead+0x134>)
 800305e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003062:	6013      	str	r3, [r2, #0]

	 /* Wait until start flag is set */
	 while (!(I2C1->SR1 & SR1_SB)){}
 8003064:	bf00      	nop
 8003066:	4b2b      	ldr	r3, [pc, #172]	@ (8003114 <I2C1_burstRead+0x134>)
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f9      	beq.n	8003066 <I2C1_burstRead+0x86>

	 /* Transmit slave address + Read */
	 I2C1->DR = saddr << 1 | 1;
 8003072:	7bfb      	ldrb	r3, [r7, #15]
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	f043 0201 	orr.w	r2, r3, #1
 800307a:	4b26      	ldr	r3, [pc, #152]	@ (8003114 <I2C1_burstRead+0x134>)
 800307c:	611a      	str	r2, [r3, #16]

	 /* Wait until addr flag is set */
	 while (!(I2C1->SR1 & (SR1_ADDR))){}
 800307e:	bf00      	nop
 8003080:	4b24      	ldr	r3, [pc, #144]	@ (8003114 <I2C1_burstRead+0x134>)
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0f9      	beq.n	8003080 <I2C1_burstRead+0xa0>

	 /* Clear addr flag */
	 tmp = I2C1->SR2;
 800308c:	4b21      	ldr	r3, [pc, #132]	@ (8003114 <I2C1_burstRead+0x134>)
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	617b      	str	r3, [r7, #20]

	 /* Enable Acknowledge */
	 I2C1->CR1 |= CR1_ACK;
 8003092:	4b20      	ldr	r3, [pc, #128]	@ (8003114 <I2C1_burstRead+0x134>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a1f      	ldr	r2, [pc, #124]	@ (8003114 <I2C1_burstRead+0x134>)
 8003098:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800309c:	6013      	str	r3, [r2, #0]

	 while(n > 0U)
 800309e:	e02e      	b.n	80030fe <I2C1_burstRead+0x11e>
	 {
		 /*if one byte*/
		 if(n == 1U)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d11a      	bne.n	80030dc <I2C1_burstRead+0xfc>
		 {
			 /* Disable Acknowledge */
			 I2C1->CR1 &= ~CR1_ACK;
 80030a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003114 <I2C1_burstRead+0x134>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a1a      	ldr	r2, [pc, #104]	@ (8003114 <I2C1_burstRead+0x134>)
 80030ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80030b0:	6013      	str	r3, [r2, #0]

			 /* Generate Stop */
			 I2C1->CR1 |= CR1_STOP;
 80030b2:	4b18      	ldr	r3, [pc, #96]	@ (8003114 <I2C1_burstRead+0x134>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a17      	ldr	r2, [pc, #92]	@ (8003114 <I2C1_burstRead+0x134>)
 80030b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030bc:	6013      	str	r3, [r2, #0]

			 /* Wait for RXNE flag set */
			 while (!(I2C1->SR1 & SR1_RXNE)){}
 80030be:	bf00      	nop
 80030c0:	4b14      	ldr	r3, [pc, #80]	@ (8003114 <I2C1_burstRead+0x134>)
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0f9      	beq.n	80030c0 <I2C1_burstRead+0xe0>

			 /* Read data from DR */
			 *data++ = I2C1->DR;
 80030cc:	4b11      	ldr	r3, [pc, #68]	@ (8003114 <I2C1_burstRead+0x134>)
 80030ce:	6919      	ldr	r1, [r3, #16]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	607a      	str	r2, [r7, #4]
 80030d6:	b2ca      	uxtb	r2, r1
 80030d8:	701a      	strb	r2, [r3, #0]
			 break;
 80030da:	e014      	b.n	8003106 <I2C1_burstRead+0x126>
		 }
		 else
		 {
			 /* Wait until RXNE flag is set */
			 while (!(I2C1->SR1 & SR1_RXNE)){}
 80030dc:	bf00      	nop
 80030de:	4b0d      	ldr	r3, [pc, #52]	@ (8003114 <I2C1_burstRead+0x134>)
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0f9      	beq.n	80030de <I2C1_burstRead+0xfe>

			 /* Read data from DR */
			 (*data++) = I2C1->DR;
 80030ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <I2C1_burstRead+0x134>)
 80030ec:	6919      	ldr	r1, [r3, #16]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	1c5a      	adds	r2, r3, #1
 80030f2:	607a      	str	r2, [r7, #4]
 80030f4:	b2ca      	uxtb	r2, r1
 80030f6:	701a      	strb	r2, [r3, #0]

			 n--;
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	60bb      	str	r3, [r7, #8]
	 while(n > 0U)
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1cd      	bne.n	80030a0 <I2C1_burstRead+0xc0>
		 }
	 }

}
 8003104:	bf00      	nop
 8003106:	bf00      	nop
 8003108:	371c      	adds	r7, #28
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	40005400 	.word	0x40005400

08003118 <I2C1_burstWrite>:

void I2C1_burstWrite(char saddr, char maddr, int n, char* data) {
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	60ba      	str	r2, [r7, #8]
 8003120:	607b      	str	r3, [r7, #4]
 8003122:	4603      	mov	r3, r0
 8003124:	73fb      	strb	r3, [r7, #15]
 8003126:	460b      	mov	r3, r1
 8003128:	73bb      	strb	r3, [r7, #14]

	/* Temporary variable to read SR2*/
	volatile int tmp;

	/* Wait until bus not busy */
	while (I2C1->SR2 & (SR2_BUSY)){}
 800312a:	bf00      	nop
 800312c:	4b2a      	ldr	r3, [pc, #168]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d1f9      	bne.n	800312c <I2C1_burstWrite+0x14>

	/* Generate start condition */
	I2C1->CR1 |= CR1_START;
 8003138:	4b27      	ldr	r3, [pc, #156]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a26      	ldr	r2, [pc, #152]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 800313e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003142:	6013      	str	r3, [r2, #0]

	/* Wait until start condition flag is set, note the negation */
	/* Stay in loop if start flag is not set*/
	while (!(I2C1->SR1 & (SR1_SB))){}
 8003144:	bf00      	nop
 8003146:	4b24      	ldr	r3, [pc, #144]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d0f9      	beq.n	8003146 <I2C1_burstWrite+0x2e>

	/* Transmit slave address + Write (0) */
	/* This slave address is sent to each slave device along with an indication to establish either read or write communication*/
	/* Yo device A, I want to write to one of your memory registers */
	I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 8003152:	7bfb      	ldrb	r3, [r7, #15]
 8003154:	4a20      	ldr	r2, [pc, #128]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	6113      	str	r3, [r2, #16]

	/* Wait until address flag is set */
	/* Each slave device compares the address from master to its own address and sends an ACK if mathced*/
	/* I'm device A and of course you can write to one of my registers */
	while (!(I2C1->SR1 & (SR1_ADDR))){}
 800315a:	bf00      	nop
 800315c:	4b1e      	ldr	r3, [pc, #120]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0f9      	beq.n	800315c <I2C1_burstWrite+0x44>

	/* Clear address flag by reading SR2 register */
	tmp = I2C1->SR2;
 8003168:	4b1b      	ldr	r3, [pc, #108]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	613b      	str	r3, [r7, #16]

	/*Wait until data register empty */
	while (!(I2C1->SR1 & SR1_TXE)){}
 800316e:	bf00      	nop
 8003170:	4b19      	ldr	r3, [pc, #100]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0f9      	beq.n	8003170 <I2C1_burstWrite+0x58>

	/* Send register address */
	/* aight here is the register I'm writing to write to and the value I want written */
	I2C1->DR = maddr;
 800317c:	4a16      	ldr	r2, [pc, #88]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 800317e:	7bbb      	ldrb	r3, [r7, #14]
 8003180:	6113      	str	r3, [r2, #16]

	for (int i = 0; i < n; i++) {
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	e00f      	b.n	80031a8 <I2C1_burstWrite+0x90>

		/*Wait until data register empty */
		while (!(I2C1->SR1 & SR1_TXE)){}
 8003188:	bf00      	nop
 800318a:	4b13      	ldr	r3, [pc, #76]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0f9      	beq.n	800318a <I2C1_burstWrite+0x72>

		/* Transmit memory address */
		I2C1->DR = *data++;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	1c5a      	adds	r2, r3, #1
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	781a      	ldrb	r2, [r3, #0]
 800319e:	4b0e      	ldr	r3, [pc, #56]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 80031a0:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < n; i++) {
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	3301      	adds	r3, #1
 80031a6:	617b      	str	r3, [r7, #20]
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	dbeb      	blt.n	8003188 <I2C1_burstWrite+0x70>
	}
	/* Wait until transfer finished */
	while (!(I2C1->SR1 & (SR1_BTF))){}
 80031b0:	bf00      	nop
 80031b2:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	f003 0304 	and.w	r3, r3, #4
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f9      	beq.n	80031b2 <I2C1_burstWrite+0x9a>

	/* Generate stop */
	I2C1->CR1 |= CR1_STOP;
 80031be:	4b06      	ldr	r3, [pc, #24]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a05      	ldr	r2, [pc, #20]	@ (80031d8 <I2C1_burstWrite+0xc0>)
 80031c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031c8:	6013      	str	r3, [r2, #0]
}
 80031ca:	bf00      	nop
 80031cc:	371c      	adds	r7, #28
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40005400 	.word	0x40005400

080031dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	f5ad 6de0 	sub.w	sp, sp, #1792	@ 0x700
 80031e2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80031e4:	f000 fefc 	bl	8003fe0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80031e8:	f000 f8e2 	bl	80033b0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80031ec:	f000 f974 	bl	80034d8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80031f0:	f000 f948 	bl	8003484 <MX_USART2_UART_Init>
	MX_BlueNRG_MS_Init();
 80031f4:	f7fd fe58 	bl	8000ea8 <MX_BlueNRG_MS_Init>
	/* USER CODE BEGIN 2 */

	I2C1_Init();
 80031f8:	f7ff fdd4 	bl	8002da4 <I2C1_Init>

	/* Mux *
	 * Note: calling enableChannel closes all the mux outputs before opening the specified channel
	 * Switching between channels puts previously ON channel in idle mode (LED still on but not measuring)
	 * Sensor state of previously ON channel resets to sleep mode with power on reset (i.e. power off then power on)*/
	enableChannel(CHANNEL_1);
 80031fc:	2002      	movs	r0, #2
 80031fe:	f000 fa32 	bl	8003666 <enableChannel>
	/* Sensor */
	// Containers to receive channel data
	uint16_t channel_data[CHANNELSIZE];
	uint16_t temp_data[CHANNELSIZE];

	uint32_t sum_data[CHANNELSIZE] = {0};
 8003202:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 8003206:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800320a:	4618      	mov	r0, r3
 800320c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003210:	461a      	mov	r2, r3
 8003212:	2100      	movs	r1, #0
 8003214:	f004 fff6 	bl	8008204 <memset>
	float avg_data[CHANNELSIZE] = {0};
 8003218:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 800321c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 8003220:	4618      	mov	r0, r3
 8003222:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003226:	461a      	mov	r2, r3
 8003228:	2100      	movs	r1, #0
 800322a:	f004 ffeb 	bl	8008204 <memset>

	startup();
 800322e:	f7fe fd17 	bl	8001c60 <startup>
	HAL_Delay(2000);
 8003232:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003236:	f000 ff45 	bl	80040c4 <HAL_Delay>
	startMeasurements(true);
 800323a:	2001      	movs	r0, #1
 800323c:	f7ff f91e 	bl	800247c <startMeasurements>

	int count = 0;
 8003240:	2300      	movs	r3, #0
 8003242:	f8c7 36fc 	str.w	r3, [r7, #1788]	@ 0x6fc

	/* Infinite loop */
	while (measurementActive()) {
 8003246:	e0a1      	b.n	800338c <main+0x1b0>

		char uart_buf[1000];
		int uart_buf_len;
		performMeasurements(channel_data, temp_data);
 8003248:	f207 52ec 	addw	r2, r7, #1516	@ 0x5ec
 800324c:	f207 636c 	addw	r3, r7, #1644	@ 0x66c
 8003250:	4611      	mov	r1, r2
 8003252:	4618      	mov	r0, r3
 8003254:	f7fe fd2c 	bl	8001cb0 <performMeasurements>
		printf("%i\n\r", -1);
 8003258:	f04f 31ff 	mov.w	r1, #4294967295
 800325c:	4851      	ldr	r0, [pc, #324]	@ (80033a4 <main+0x1c8>)
 800325e:	f004 fe61 	bl	8007f24 <iprintf>
		printf("%i\n\r", count);
 8003262:	f8d7 16fc 	ldr.w	r1, [r7, #1788]	@ 0x6fc
 8003266:	484f      	ldr	r0, [pc, #316]	@ (80033a4 <main+0x1c8>)
 8003268:	f004 fe5c 	bl	8007f24 <iprintf>

		// Accumulate the readings
		for (int i = 0; i < CHANNELSIZE; i++){
 800326c:	2300      	movs	r3, #0
 800326e:	f8c7 36f8 	str.w	r3, [r7, #1784]	@ 0x6f8
 8003272:	e01d      	b.n	80032b0 <main+0xd4>
		   sum_data[i] += channel_data[i];
 8003274:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 8003278:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800327c:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 8003280:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003284:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	@ 0x6f8
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	f503 63e0 	add.w	r3, r3, #1792	@ 0x700
 800328e:	443b      	add	r3, r7
 8003290:	f833 3c94 	ldrh.w	r3, [r3, #-148]
 8003294:	18d1      	adds	r1, r2, r3
 8003296:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 800329a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800329e:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 80032a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int i = 0; i < CHANNELSIZE; i++){
 80032a6:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	@ 0x6f8
 80032aa:	3301      	adds	r3, #1
 80032ac:	f8c7 36f8 	str.w	r3, [r7, #1784]	@ 0x6f8
 80032b0:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	@ 0x6f8
 80032b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80032b6:	dddd      	ble.n	8003274 <main+0x98>
		}

		if (count >= AVERAGE_COUNT){
 80032b8:	f8d7 36fc 	ldr.w	r3, [r7, #1788]	@ 0x6fc
 80032bc:	2b1d      	cmp	r3, #29
 80032be:	dd60      	ble.n	8003382 <main+0x1a6>
			for (int i = 0; i < CHANNELSIZE; i++){
 80032c0:	2300      	movs	r3, #0
 80032c2:	f8c7 36f4 	str.w	r3, [r7, #1780]	@ 0x6f4
 80032c6:	e027      	b.n	8003318 <main+0x13c>
				avg_data[i] = (float)sum_data[i] / AVERAGE_COUNT;
 80032c8:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 80032cc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80032d0:	f8d7 26f4 	ldr.w	r2, [r7, #1780]	@ 0x6f4
 80032d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032d8:	ee07 3a90 	vmov	s15, r3
 80032dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032e0:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 80032e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032e8:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 80032ec:	f5a3 7245 	sub.w	r2, r3, #788	@ 0x314
 80032f0:	f8d7 36f4 	ldr.w	r3, [r7, #1780]	@ 0x6f4
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	edc3 7a00 	vstr	s15, [r3]
				sum_data[i] = 0; //Reset sum for next averaging window
 80032fc:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 8003300:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8003304:	f8d7 26f4 	ldr.w	r2, [r7, #1780]	@ 0x6f4
 8003308:	2100      	movs	r1, #0
 800330a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (int i = 0; i < CHANNELSIZE; i++){
 800330e:	f8d7 36f4 	ldr.w	r3, [r7, #1780]	@ 0x6f4
 8003312:	3301      	adds	r3, #1
 8003314:	f8c7 36f4 	str.w	r3, [r7, #1780]	@ 0x6f4
 8003318:	f8d7 36f4 	ldr.w	r3, [r7, #1780]	@ 0x6f4
 800331c:	2b3f      	cmp	r3, #63	@ 0x3f
 800331e:	ddd3      	ble.n	80032c8 <main+0xec>
			}

			for (int i = 0; i < CHANNELSIZE; i++){
 8003320:	2300      	movs	r3, #0
 8003322:	f8c7 36f0 	str.w	r3, [r7, #1776]	@ 0x6f0
 8003326:	e020      	b.n	800336a <main+0x18e>
				uart_buf_len = sprintf(uart_buf, "%.3f\n\r", avg_data[i]);
 8003328:	f507 63e0 	add.w	r3, r7, #1792	@ 0x700
 800332c:	f5a3 7245 	sub.w	r2, r3, #788	@ 0x314
 8003330:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	@ 0x6f0
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7fd f90c 	bl	8000558 <__aeabi_f2d>
 8003340:	4602      	mov	r2, r0
 8003342:	460b      	mov	r3, r1
 8003344:	1d38      	adds	r0, r7, #4
 8003346:	4918      	ldr	r1, [pc, #96]	@ (80033a8 <main+0x1cc>)
 8003348:	f004 fe64 	bl	8008014 <siprintf>
 800334c:	f8c7 06ec 	str.w	r0, [r7, #1772]	@ 0x6ec
				HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8003350:	f8d7 36ec 	ldr.w	r3, [r7, #1772]	@ 0x6ec
 8003354:	b29a      	uxth	r2, r3
 8003356:	1d39      	adds	r1, r7, #4
 8003358:	2364      	movs	r3, #100	@ 0x64
 800335a:	4814      	ldr	r0, [pc, #80]	@ (80033ac <main+0x1d0>)
 800335c:	f002 fafc 	bl	8005958 <HAL_UART_Transmit>
			for (int i = 0; i < CHANNELSIZE; i++){
 8003360:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	@ 0x6f0
 8003364:	3301      	adds	r3, #1
 8003366:	f8c7 36f0 	str.w	r3, [r7, #1776]	@ 0x6f0
 800336a:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	@ 0x6f0
 800336e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003370:	ddda      	ble.n	8003328 <main+0x14c>

			}
			MX_BlueNRG_MS_Process(avg_data);
 8003372:	f507 737b 	add.w	r3, r7, #1004	@ 0x3ec
 8003376:	4618      	mov	r0, r3
 8003378:	f7fd fe58 	bl	800102c <MX_BlueNRG_MS_Process>
			count = 0;
 800337c:	2300      	movs	r3, #0
 800337e:	f8c7 36fc 	str.w	r3, [r7, #1788]	@ 0x6fc
		}
		count++;
 8003382:	f8d7 36fc 	ldr.w	r3, [r7, #1788]	@ 0x6fc
 8003386:	3301      	adds	r3, #1
 8003388:	f8c7 36fc 	str.w	r3, [r7, #1788]	@ 0x6fc
	while (measurementActive()) {
 800338c:	f7ff f899 	bl	80024c2 <measurementActive>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	f47f af58 	bne.w	8003248 <main+0x6c>
 8003398:	2300      	movs	r3, #0
	}
}
 800339a:	4618      	mov	r0, r3
 800339c:	f507 67e0 	add.w	r7, r7, #1792	@ 0x700
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	0800a37c 	.word	0x0800a37c
 80033a8:	0800a384 	.word	0x0800a384
 80033ac:	20000334 	.word	0x20000334

080033b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b094      	sub	sp, #80	@ 0x50
 80033b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033b6:	f107 0320 	add.w	r3, r7, #32
 80033ba:	2230      	movs	r2, #48	@ 0x30
 80033bc:	2100      	movs	r1, #0
 80033be:	4618      	mov	r0, r3
 80033c0:	f004 ff20 	bl	8008204 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033c4:	f107 030c 	add.w	r3, r7, #12
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	605a      	str	r2, [r3, #4]
 80033ce:	609a      	str	r2, [r3, #8]
 80033d0:	60da      	str	r2, [r3, #12]
 80033d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033d4:	2300      	movs	r3, #0
 80033d6:	60bb      	str	r3, [r7, #8]
 80033d8:	4b28      	ldr	r3, [pc, #160]	@ (800347c <SystemClock_Config+0xcc>)
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	4a27      	ldr	r2, [pc, #156]	@ (800347c <SystemClock_Config+0xcc>)
 80033de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80033e4:	4b25      	ldr	r3, [pc, #148]	@ (800347c <SystemClock_Config+0xcc>)
 80033e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ec:	60bb      	str	r3, [r7, #8]
 80033ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80033f0:	2300      	movs	r3, #0
 80033f2:	607b      	str	r3, [r7, #4]
 80033f4:	4b22      	ldr	r3, [pc, #136]	@ (8003480 <SystemClock_Config+0xd0>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80033fc:	4a20      	ldr	r2, [pc, #128]	@ (8003480 <SystemClock_Config+0xd0>)
 80033fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003402:	6013      	str	r3, [r2, #0]
 8003404:	4b1e      	ldr	r3, [pc, #120]	@ (8003480 <SystemClock_Config+0xd0>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800340c:	607b      	str	r3, [r7, #4]
 800340e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003410:	2302      	movs	r3, #2
 8003412:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003414:	2301      	movs	r3, #1
 8003416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003418:	2310      	movs	r3, #16
 800341a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800341c:	2302      	movs	r3, #2
 800341e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003420:	2300      	movs	r3, #0
 8003422:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003424:	2308      	movs	r3, #8
 8003426:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8003428:	2340      	movs	r3, #64	@ 0x40
 800342a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800342c:	2302      	movs	r3, #2
 800342e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003430:	2307      	movs	r3, #7
 8003432:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003434:	f107 0320 	add.w	r3, r7, #32
 8003438:	4618      	mov	r0, r3
 800343a:	f001 fa7f 	bl	800493c <HAL_RCC_OscConfig>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003444:	f000 f8c6 	bl	80035d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003448:	230f      	movs	r3, #15
 800344a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800344c:	2302      	movs	r3, #2
 800344e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8003450:	2390      	movs	r3, #144	@ 0x90
 8003452:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003454:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003458:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800345a:	2300      	movs	r3, #0
 800345c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800345e:	f107 030c 	add.w	r3, r7, #12
 8003462:	2100      	movs	r1, #0
 8003464:	4618      	mov	r0, r3
 8003466:	f001 fce1 	bl	8004e2c <HAL_RCC_ClockConfig>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003470:	f000 f8b0 	bl	80035d4 <Error_Handler>
  }
}
 8003474:	bf00      	nop
 8003476:	3750      	adds	r7, #80	@ 0x50
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40023800 	.word	0x40023800
 8003480:	40007000 	.word	0x40007000

08003484 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003488:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 800348a:	4a12      	ldr	r2, [pc, #72]	@ (80034d4 <MX_USART2_UART_Init+0x50>)
 800348c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800348e:	4b10      	ldr	r3, [pc, #64]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 8003490:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003494:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003496:	4b0e      	ldr	r3, [pc, #56]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 8003498:	2200      	movs	r2, #0
 800349a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800349c:	4b0c      	ldr	r3, [pc, #48]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 800349e:	2200      	movs	r2, #0
 80034a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80034a2:	4b0b      	ldr	r3, [pc, #44]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80034a8:	4b09      	ldr	r3, [pc, #36]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 80034aa:	220c      	movs	r2, #12
 80034ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034ae:	4b08      	ldr	r3, [pc, #32]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80034b4:	4b06      	ldr	r3, [pc, #24]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80034ba:	4805      	ldr	r0, [pc, #20]	@ (80034d0 <MX_USART2_UART_Init+0x4c>)
 80034bc:	f002 f9fc 	bl	80058b8 <HAL_UART_Init>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80034c6:	f000 f885 	bl	80035d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80034ca:	bf00      	nop
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20000334 	.word	0x20000334
 80034d4:	40004400 	.word	0x40004400

080034d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08a      	sub	sp, #40	@ 0x28
 80034dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034de:	f107 0314 	add.w	r3, r7, #20
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	605a      	str	r2, [r3, #4]
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	60da      	str	r2, [r3, #12]
 80034ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	4b36      	ldr	r3, [pc, #216]	@ (80035cc <MX_GPIO_Init+0xf4>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	4a35      	ldr	r2, [pc, #212]	@ (80035cc <MX_GPIO_Init+0xf4>)
 80034f8:	f043 0304 	orr.w	r3, r3, #4
 80034fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80034fe:	4b33      	ldr	r3, [pc, #204]	@ (80035cc <MX_GPIO_Init+0xf4>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	4b2f      	ldr	r3, [pc, #188]	@ (80035cc <MX_GPIO_Init+0xf4>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003512:	4a2e      	ldr	r2, [pc, #184]	@ (80035cc <MX_GPIO_Init+0xf4>)
 8003514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003518:	6313      	str	r3, [r2, #48]	@ 0x30
 800351a:	4b2c      	ldr	r3, [pc, #176]	@ (80035cc <MX_GPIO_Init+0xf4>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003526:	2300      	movs	r3, #0
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	4b28      	ldr	r3, [pc, #160]	@ (80035cc <MX_GPIO_Init+0xf4>)
 800352c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352e:	4a27      	ldr	r2, [pc, #156]	@ (80035cc <MX_GPIO_Init+0xf4>)
 8003530:	f043 0301 	orr.w	r3, r3, #1
 8003534:	6313      	str	r3, [r2, #48]	@ 0x30
 8003536:	4b25      	ldr	r3, [pc, #148]	@ (80035cc <MX_GPIO_Init+0xf4>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	60bb      	str	r3, [r7, #8]
 8003540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003542:	2300      	movs	r3, #0
 8003544:	607b      	str	r3, [r7, #4]
 8003546:	4b21      	ldr	r3, [pc, #132]	@ (80035cc <MX_GPIO_Init+0xf4>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354a:	4a20      	ldr	r2, [pc, #128]	@ (80035cc <MX_GPIO_Init+0xf4>)
 800354c:	f043 0302 	orr.w	r3, r3, #2
 8003550:	6313      	str	r3, [r2, #48]	@ 0x30
 8003552:	4b1e      	ldr	r3, [pc, #120]	@ (80035cc <MX_GPIO_Init+0xf4>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	607b      	str	r3, [r7, #4]
 800355c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 800355e:	2200      	movs	r2, #0
 8003560:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003564:	481a      	ldr	r0, [pc, #104]	@ (80035d0 <MX_GPIO_Init+0xf8>)
 8003566:	f001 f9b5 	bl	80048d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800356a:	2301      	movs	r3, #1
 800356c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800356e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003572:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003574:	2300      	movs	r3, #0
 8003576:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003578:	f107 0314 	add.w	r3, r7, #20
 800357c:	4619      	mov	r1, r3
 800357e:	4814      	ldr	r0, [pc, #80]	@ (80035d0 <MX_GPIO_Init+0xf8>)
 8003580:	f000 ff28 	bl	80043d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8003584:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800358a:	2301      	movs	r3, #1
 800358c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358e:	2300      	movs	r3, #0
 8003590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003592:	2300      	movs	r3, #0
 8003594:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003596:	f107 0314 	add.w	r3, r7, #20
 800359a:	4619      	mov	r1, r3
 800359c:	480c      	ldr	r0, [pc, #48]	@ (80035d0 <MX_GPIO_Init+0xf8>)
 800359e:	f000 ff19 	bl	80043d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80035a2:	2200      	movs	r2, #0
 80035a4:	2100      	movs	r1, #0
 80035a6:	2006      	movs	r0, #6
 80035a8:	f000 fe8b 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80035ac:	2006      	movs	r0, #6
 80035ae:	f000 fea4 	bl	80042fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80035b2:	2200      	movs	r2, #0
 80035b4:	2100      	movs	r1, #0
 80035b6:	2028      	movs	r0, #40	@ 0x28
 80035b8:	f000 fe83 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80035bc:	2028      	movs	r0, #40	@ 0x28
 80035be:	f000 fe9c 	bl	80042fa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80035c2:	bf00      	nop
 80035c4:	3728      	adds	r7, #40	@ 0x28
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	40023800 	.word	0x40023800
 80035d0:	40020000 	.word	0x40020000

080035d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035d8:	b672      	cpsid	i
}
 80035da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035dc:	bf00      	nop
 80035de:	e7fd      	b.n	80035dc <Error_Handler+0x8>

080035e0 <selectMux_and_control>:
	return false;
}

//If using reconfigured address selector pins from default
void selectMux_and_control(uint8_t mux_address, uint8_t control_byte)
{
 80035e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035e4:	b087      	sub	sp, #28
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	4603      	mov	r3, r0
 80035ea:	460a      	mov	r2, r1
 80035ec:	71fb      	strb	r3, [r7, #7]
 80035ee:	4613      	mov	r3, r2
 80035f0:	71bb      	strb	r3, [r7, #6]
 80035f2:	466b      	mov	r3, sp
 80035f4:	461e      	mov	r6, r3
	uint8_t bufferSize = 1;
 80035f6:	2301      	movs	r3, #1
 80035f8:	75fb      	strb	r3, [r7, #23]
	char data[bufferSize];
 80035fa:	7df9      	ldrb	r1, [r7, #23]
 80035fc:	460b      	mov	r3, r1
 80035fe:	3b01      	subs	r3, #1
 8003600:	613b      	str	r3, [r7, #16]
 8003602:	b2cb      	uxtb	r3, r1
 8003604:	2200      	movs	r2, #0
 8003606:	4698      	mov	r8, r3
 8003608:	4691      	mov	r9, r2
 800360a:	f04f 0200 	mov.w	r2, #0
 800360e:	f04f 0300 	mov.w	r3, #0
 8003612:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003616:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800361a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800361e:	b2cb      	uxtb	r3, r1
 8003620:	2200      	movs	r2, #0
 8003622:	461c      	mov	r4, r3
 8003624:	4615      	mov	r5, r2
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	f04f 0300 	mov.w	r3, #0
 800362e:	00eb      	lsls	r3, r5, #3
 8003630:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003634:	00e2      	lsls	r2, r4, #3
 8003636:	460b      	mov	r3, r1
 8003638:	3307      	adds	r3, #7
 800363a:	08db      	lsrs	r3, r3, #3
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	ebad 0d03 	sub.w	sp, sp, r3
 8003642:	466b      	mov	r3, sp
 8003644:	3300      	adds	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]

	data[0] = control_byte;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	79ba      	ldrb	r2, [r7, #6]
 800364c:	701a      	strb	r2, [r3, #0]
	I2C1_burstWrite(mux_address, 0, bufferSize, data);
 800364e:	7dfa      	ldrb	r2, [r7, #23]
 8003650:	79f8      	ldrb	r0, [r7, #7]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2100      	movs	r1, #0
 8003656:	f7ff fd5f 	bl	8003118 <I2C1_burstWrite>
 800365a:	46b5      	mov	sp, r6
}
 800365c:	bf00      	nop
 800365e:	371c      	adds	r7, #28
 8003660:	46bd      	mov	sp, r7
 8003662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003666 <enableChannel>:

//Default Mux address of 0x70
void enableChannel(uint8_t channel)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	4603      	mov	r3, r0
 800366e:	71fb      	strb	r3, [r7, #7]
	disableChannels();
 8003670:	f000 f809 	bl	8003686 <disableChannels>
	selectMux_and_control(MUX_ADDR, channel);
 8003674:	79fb      	ldrb	r3, [r7, #7]
 8003676:	4619      	mov	r1, r3
 8003678:	2070      	movs	r0, #112	@ 0x70
 800367a:	f7ff ffb1 	bl	80035e0 <selectMux_and_control>
}
 800367e:	bf00      	nop
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <disableChannels>:

//Disables all channels
void disableChannels()
{
 8003686:	b580      	push	{r7, lr}
 8003688:	af00      	add	r7, sp, #0
	selectMux_and_control(MUX_ADDR, RESET);
 800368a:	2100      	movs	r1, #0
 800368c:	2070      	movs	r0, #112	@ 0x70
 800368e:	f7ff ffa7 	bl	80035e0 <selectMux_and_control>
}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	607b      	str	r3, [r7, #4]
 80036a2:	4b10      	ldr	r3, [pc, #64]	@ (80036e4 <HAL_MspInit+0x4c>)
 80036a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a6:	4a0f      	ldr	r2, [pc, #60]	@ (80036e4 <HAL_MspInit+0x4c>)
 80036a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80036ae:	4b0d      	ldr	r3, [pc, #52]	@ (80036e4 <HAL_MspInit+0x4c>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036b6:	607b      	str	r3, [r7, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	603b      	str	r3, [r7, #0]
 80036be:	4b09      	ldr	r3, [pc, #36]	@ (80036e4 <HAL_MspInit+0x4c>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c2:	4a08      	ldr	r2, [pc, #32]	@ (80036e4 <HAL_MspInit+0x4c>)
 80036c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80036ca:	4b06      	ldr	r3, [pc, #24]	@ (80036e4 <HAL_MspInit+0x4c>)
 80036cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d2:	603b      	str	r3, [r7, #0]
 80036d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80036d6:	2007      	movs	r0, #7
 80036d8:	f000 fde8 	bl	80042ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036dc:	bf00      	nop
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40023800 	.word	0x40023800

080036e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08a      	sub	sp, #40	@ 0x28
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f0:	f107 0314 	add.w	r3, r7, #20
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
 80036f8:	605a      	str	r2, [r3, #4]
 80036fa:	609a      	str	r2, [r3, #8]
 80036fc:	60da      	str	r2, [r3, #12]
 80036fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a19      	ldr	r2, [pc, #100]	@ (800376c <HAL_UART_MspInit+0x84>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d12b      	bne.n	8003762 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800370a:	2300      	movs	r3, #0
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	4b18      	ldr	r3, [pc, #96]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003712:	4a17      	ldr	r2, [pc, #92]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003718:	6413      	str	r3, [r2, #64]	@ 0x40
 800371a:	4b15      	ldr	r3, [pc, #84]	@ (8003770 <HAL_UART_MspInit+0x88>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	60fb      	str	r3, [r7, #12]
 800372a:	4b11      	ldr	r3, [pc, #68]	@ (8003770 <HAL_UART_MspInit+0x88>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372e:	4a10      	ldr	r2, [pc, #64]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003730:	f043 0301 	orr.w	r3, r3, #1
 8003734:	6313      	str	r3, [r2, #48]	@ 0x30
 8003736:	4b0e      	ldr	r3, [pc, #56]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003742:	230c      	movs	r3, #12
 8003744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003746:	2302      	movs	r3, #2
 8003748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374a:	2300      	movs	r3, #0
 800374c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374e:	2300      	movs	r3, #0
 8003750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003752:	2307      	movs	r3, #7
 8003754:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003756:	f107 0314 	add.w	r3, r7, #20
 800375a:	4619      	mov	r1, r3
 800375c:	4805      	ldr	r0, [pc, #20]	@ (8003774 <HAL_UART_MspInit+0x8c>)
 800375e:	f000 fe39 	bl	80043d4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003762:	bf00      	nop
 8003764:	3728      	adds	r7, #40	@ 0x28
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40004400 	.word	0x40004400
 8003770:	40023800 	.word	0x40023800
 8003774:	40020000 	.word	0x40020000

08003778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800377c:	bf00      	nop
 800377e:	e7fd      	b.n	800377c <NMI_Handler+0x4>

08003780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003784:	bf00      	nop
 8003786:	e7fd      	b.n	8003784 <HardFault_Handler+0x4>

08003788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800378c:	bf00      	nop
 800378e:	e7fd      	b.n	800378c <MemManage_Handler+0x4>

08003790 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003794:	bf00      	nop
 8003796:	e7fd      	b.n	8003794 <BusFault_Handler+0x4>

08003798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800379c:	bf00      	nop
 800379e:	e7fd      	b.n	800379c <UsageFault_Handler+0x4>

080037a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037a4:	bf00      	nop
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037ae:	b480      	push	{r7}
 80037b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037b2:	bf00      	nop
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr

080037ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037ce:	f000 fc59 	bl	8004084 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037d2:	bf00      	nop
 80037d4:	bd80      	pop	{r7, pc}
	...

080037d8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 80037dc:	4802      	ldr	r0, [pc, #8]	@ (80037e8 <EXTI0_IRQHandler+0x10>)
 80037de:	f000 fdd5 	bl	800438c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80037e2:	bf00      	nop
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	2000022c 	.word	0x2000022c

080037ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 80037f0:	4802      	ldr	r0, [pc, #8]	@ (80037fc <EXTI15_10_IRQHandler+0x10>)
 80037f2:	f000 fdcb 	bl	800438c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80037f6:	bf00      	nop
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	20000018 	.word	0x20000018

08003800 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 800380a:	4b12      	ldr	r3, [pc, #72]	@ (8003854 <BSP_SPI1_Init+0x54>)
 800380c:	4a12      	ldr	r2, [pc, #72]	@ (8003858 <BSP_SPI1_Init+0x58>)
 800380e:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8003810:	4b12      	ldr	r3, [pc, #72]	@ (800385c <BSP_SPI1_Init+0x5c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	1c5a      	adds	r2, r3, #1
 8003816:	4911      	ldr	r1, [pc, #68]	@ (800385c <BSP_SPI1_Init+0x5c>)
 8003818:	600a      	str	r2, [r1, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d114      	bne.n	8003848 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 800381e:	480d      	ldr	r0, [pc, #52]	@ (8003854 <BSP_SPI1_Init+0x54>)
 8003820:	f001 ff60 	bl	80056e4 <HAL_SPI_GetState>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10e      	bne.n	8003848 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 800382a:	480a      	ldr	r0, [pc, #40]	@ (8003854 <BSP_SPI1_Init+0x54>)
 800382c:	f000 f87c 	bl	8003928 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d108      	bne.n	8003848 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8003836:	4807      	ldr	r0, [pc, #28]	@ (8003854 <BSP_SPI1_Init+0x54>)
 8003838:	f000 f83a 	bl	80038b0 <MX_SPI1_Init>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d002      	beq.n	8003848 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8003842:	f06f 0307 	mvn.w	r3, #7
 8003846:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8003848:	687b      	ldr	r3, [r7, #4]
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	2000037c 	.word	0x2000037c
 8003858:	40013000 	.word	0x40013000
 800385c:	200003d4 	.word	0x200003d4

08003860 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af02      	add	r7, sp, #8
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	4613      	mov	r3, r2
 800386c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8003872:	88fb      	ldrh	r3, [r7, #6]
 8003874:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003878:	9200      	str	r2, [sp, #0]
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	68f9      	ldr	r1, [r7, #12]
 800387e:	4807      	ldr	r0, [pc, #28]	@ (800389c <BSP_SPI1_SendRecv+0x3c>)
 8003880:	f001 fd87 	bl	8005392 <HAL_SPI_TransmitReceive>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d002      	beq.n	8003890 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800388a:	f06f 0305 	mvn.w	r3, #5
 800388e:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8003890:	697b      	ldr	r3, [r7, #20]
}
 8003892:	4618      	mov	r0, r3
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	2000037c 	.word	0x2000037c

080038a0 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80038a4:	f000 fc02 	bl	80040ac <HAL_GetTick>
 80038a8:	4603      	mov	r3, r0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	bd80      	pop	{r7, pc}
	...

080038b0 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80038b8:	2300      	movs	r3, #0
 80038ba:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a19      	ldr	r2, [pc, #100]	@ (8003924 <MX_SPI1_Init+0x74>)
 80038c0:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80038c8:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038e8:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2218      	movs	r2, #24
 80038ee:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	220a      	movs	r2, #10
 8003906:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f001 fcaf 	bl	800526c <HAL_SPI_Init>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003918:	7bfb      	ldrb	r3, [r7, #15]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40013000 	.word	0x40013000

08003928 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b08a      	sub	sp, #40	@ 0x28
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	4b2d      	ldr	r3, [pc, #180]	@ (80039ec <SPI1_MspInit+0xc4>)
 8003936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003938:	4a2c      	ldr	r2, [pc, #176]	@ (80039ec <SPI1_MspInit+0xc4>)
 800393a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800393e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003940:	4b2a      	ldr	r3, [pc, #168]	@ (80039ec <SPI1_MspInit+0xc4>)
 8003942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003944:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003948:	613b      	str	r3, [r7, #16]
 800394a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800394c:	2300      	movs	r3, #0
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	4b26      	ldr	r3, [pc, #152]	@ (80039ec <SPI1_MspInit+0xc4>)
 8003952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003954:	4a25      	ldr	r2, [pc, #148]	@ (80039ec <SPI1_MspInit+0xc4>)
 8003956:	f043 0301 	orr.w	r3, r3, #1
 800395a:	6313      	str	r3, [r2, #48]	@ 0x30
 800395c:	4b23      	ldr	r3, [pc, #140]	@ (80039ec <SPI1_MspInit+0xc4>)
 800395e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003968:	2300      	movs	r3, #0
 800396a:	60bb      	str	r3, [r7, #8]
 800396c:	4b1f      	ldr	r3, [pc, #124]	@ (80039ec <SPI1_MspInit+0xc4>)
 800396e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003970:	4a1e      	ldr	r2, [pc, #120]	@ (80039ec <SPI1_MspInit+0xc4>)
 8003972:	f043 0302 	orr.w	r3, r3, #2
 8003976:	6313      	str	r3, [r2, #48]	@ 0x30
 8003978:	4b1c      	ldr	r3, [pc, #112]	@ (80039ec <SPI1_MspInit+0xc4>)
 800397a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8003984:	2340      	movs	r3, #64	@ 0x40
 8003986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003988:	2302      	movs	r3, #2
 800398a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800398c:	2300      	movs	r3, #0
 800398e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003990:	2303      	movs	r3, #3
 8003992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8003994:	2305      	movs	r3, #5
 8003996:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8003998:	f107 0314 	add.w	r3, r7, #20
 800399c:	4619      	mov	r1, r3
 800399e:	4814      	ldr	r0, [pc, #80]	@ (80039f0 <SPI1_MspInit+0xc8>)
 80039a0:	f000 fd18 	bl	80043d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80039a4:	2380      	movs	r3, #128	@ 0x80
 80039a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039a8:	2302      	movs	r3, #2
 80039aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ac:	2300      	movs	r3, #0
 80039ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b0:	2303      	movs	r3, #3
 80039b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 80039b4:	2305      	movs	r3, #5
 80039b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80039b8:	f107 0314 	add.w	r3, r7, #20
 80039bc:	4619      	mov	r1, r3
 80039be:	480c      	ldr	r0, [pc, #48]	@ (80039f0 <SPI1_MspInit+0xc8>)
 80039c0:	f000 fd08 	bl	80043d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80039c4:	2308      	movs	r3, #8
 80039c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c8:	2302      	movs	r3, #2
 80039ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d0:	2303      	movs	r3, #3
 80039d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80039d4:	2305      	movs	r3, #5
 80039d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80039d8:	f107 0314 	add.w	r3, r7, #20
 80039dc:	4619      	mov	r1, r3
 80039de:	4805      	ldr	r0, [pc, #20]	@ (80039f4 <SPI1_MspInit+0xcc>)
 80039e0:	f000 fcf8 	bl	80043d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 80039e4:	bf00      	nop
 80039e6:	3728      	adds	r7, #40	@ 0x28
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40023800 	.word	0x40023800
 80039f0:	40020000 	.word	0x40020000
 80039f4:	40020400 	.word	0x40020400

080039f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return 1;
 80039fc:	2301      	movs	r3, #1
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <_kill>:

int _kill(int pid, int sig)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a12:	f004 fc49 	bl	80082a8 <__errno>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2216      	movs	r2, #22
 8003a1a:	601a      	str	r2, [r3, #0]
  return -1;
 8003a1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <_exit>:

void _exit (int status)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a30:	f04f 31ff 	mov.w	r1, #4294967295
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f7ff ffe7 	bl	8003a08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a3a:	bf00      	nop
 8003a3c:	e7fd      	b.n	8003a3a <_exit+0x12>

08003a3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b086      	sub	sp, #24
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	e00a      	b.n	8003a66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a50:	f3af 8000 	nop.w
 8003a54:	4601      	mov	r1, r0
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	60ba      	str	r2, [r7, #8]
 8003a5c:	b2ca      	uxtb	r2, r1
 8003a5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	3301      	adds	r3, #1
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	dbf0      	blt.n	8003a50 <_read+0x12>
  }

  return len;
 8003a6e:	687b      	ldr	r3, [r7, #4]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3718      	adds	r7, #24
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	e009      	b.n	8003a9e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	60ba      	str	r2, [r7, #8]
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f000 fa3e 	bl	8003f14 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	617b      	str	r3, [r7, #20]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	dbf1      	blt.n	8003a8a <_write+0x12>
  }
  return len;
 8003aa6:	687b      	ldr	r3, [r7, #4]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3718      	adds	r7, #24
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <_close>:

int _close(int file)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ab8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ad8:	605a      	str	r2, [r3, #4]
  return 0;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <_isatty>:

int _isatty(int file)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003af0:	2301      	movs	r3, #1
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b085      	sub	sp, #20
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	60f8      	str	r0, [r7, #12]
 8003b06:	60b9      	str	r1, [r7, #8]
 8003b08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b20:	4a14      	ldr	r2, [pc, #80]	@ (8003b74 <_sbrk+0x5c>)
 8003b22:	4b15      	ldr	r3, [pc, #84]	@ (8003b78 <_sbrk+0x60>)
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b2c:	4b13      	ldr	r3, [pc, #76]	@ (8003b7c <_sbrk+0x64>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d102      	bne.n	8003b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b34:	4b11      	ldr	r3, [pc, #68]	@ (8003b7c <_sbrk+0x64>)
 8003b36:	4a12      	ldr	r2, [pc, #72]	@ (8003b80 <_sbrk+0x68>)
 8003b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b3a:	4b10      	ldr	r3, [pc, #64]	@ (8003b7c <_sbrk+0x64>)
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4413      	add	r3, r2
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d207      	bcs.n	8003b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b48:	f004 fbae 	bl	80082a8 <__errno>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	220c      	movs	r2, #12
 8003b50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b52:	f04f 33ff 	mov.w	r3, #4294967295
 8003b56:	e009      	b.n	8003b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b58:	4b08      	ldr	r3, [pc, #32]	@ (8003b7c <_sbrk+0x64>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b5e:	4b07      	ldr	r3, [pc, #28]	@ (8003b7c <_sbrk+0x64>)
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4413      	add	r3, r2
 8003b66:	4a05      	ldr	r2, [pc, #20]	@ (8003b7c <_sbrk+0x64>)
 8003b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	20018000 	.word	0x20018000
 8003b78:	00000400 	.word	0x00000400
 8003b7c:	200003d8 	.word	0x200003d8
 8003b80:	20000868 	.word	0x20000868

08003b84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b88:	4b06      	ldr	r3, [pc, #24]	@ (8003ba4 <SystemInit+0x20>)
 8003b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b8e:	4a05      	ldr	r2, [pc, #20]	@ (8003ba4 <SystemInit+0x20>)
 8003b90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b98:	bf00      	nop
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003ba8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003be0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003bac:	f7ff ffea 	bl	8003b84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003bb0:	480c      	ldr	r0, [pc, #48]	@ (8003be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003bb2:	490d      	ldr	r1, [pc, #52]	@ (8003be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8003bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bb8:	e002      	b.n	8003bc0 <LoopCopyDataInit>

08003bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bbe:	3304      	adds	r3, #4

08003bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bc4:	d3f9      	bcc.n	8003bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8003bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bcc:	e001      	b.n	8003bd2 <LoopFillZerobss>

08003bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bd0:	3204      	adds	r2, #4

08003bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bd4:	d3fb      	bcc.n	8003bce <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003bd6:	f004 fb6d 	bl	80082b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bda:	f7ff faff 	bl	80031dc <main>
  bx  lr    
 8003bde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003be0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003be8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003bec:	0800a738 	.word	0x0800a738
  ldr r2, =_sbss
 8003bf0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003bf4:	20000864 	.word	0x20000864

08003bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bf8:	e7fe      	b.n	8003bf8 <ADC_IRQHandler>
	...

08003bfc <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	4603      	mov	r3, r0
 8003c04:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	4a04      	ldr	r2, [pc, #16]	@ (8003c1c <BSP_LED_Init+0x20>)
 8003c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c0e:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3708      	adds	r7, #8
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	0800a3a4 	.word	0x0800a3a4

08003c20 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	4603      	mov	r3, r0
 8003c28:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	4a06      	ldr	r2, [pc, #24]	@ (8003c48 <BSP_LED_Toggle+0x28>)
 8003c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c32:	2220      	movs	r2, #32
 8003c34:	4611      	mov	r1, r2
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 fe65 	bl	8004906 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3708      	adds	r7, #8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	20000010 	.word	0x20000010

08003c4c <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b088      	sub	sp, #32
 8003c50:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c52:	2300      	movs	r3, #0
 8003c54:	60bb      	str	r3, [r7, #8]
 8003c56:	4b1c      	ldr	r3, [pc, #112]	@ (8003cc8 <LED_USER_GPIO_Init+0x7c>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8003cc8 <LED_USER_GPIO_Init+0x7c>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c62:	4b19      	ldr	r3, [pc, #100]	@ (8003cc8 <LED_USER_GPIO_Init+0x7c>)
 8003c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	60bb      	str	r3, [r7, #8]
 8003c6c:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c6e:	f107 030c 	add.w	r3, r7, #12
 8003c72:	2200      	movs	r2, #0
 8003c74:	601a      	str	r2, [r3, #0]
 8003c76:	605a      	str	r2, [r3, #4]
 8003c78:	609a      	str	r2, [r3, #8]
 8003c7a:	60da      	str	r2, [r3, #12]
 8003c7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	607b      	str	r3, [r7, #4]
 8003c82:	4b11      	ldr	r3, [pc, #68]	@ (8003cc8 <LED_USER_GPIO_Init+0x7c>)
 8003c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c86:	4a10      	ldr	r2, [pc, #64]	@ (8003cc8 <LED_USER_GPIO_Init+0x7c>)
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc8 <LED_USER_GPIO_Init+0x7c>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	607b      	str	r3, [r7, #4]
 8003c98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	2120      	movs	r1, #32
 8003c9e:	480b      	ldr	r0, [pc, #44]	@ (8003ccc <LED_USER_GPIO_Init+0x80>)
 8003ca0:	f000 fe18 	bl	80048d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8003cb4:	f107 030c 	add.w	r3, r7, #12
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4804      	ldr	r0, [pc, #16]	@ (8003ccc <LED_USER_GPIO_Init+0x80>)
 8003cbc:	f000 fb8a 	bl	80043d4 <HAL_GPIO_Init>

}
 8003cc0:	bf00      	nop
 8003cc2:	3720      	adds	r7, #32
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	40020000 	.word	0x40020000

08003cd0 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	460a      	mov	r2, r1
 8003cda:	71fb      	strb	r3, [r7, #7]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8003ce4:	79fb      	ldrb	r3, [r7, #7]
 8003ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d64 <BSP_PB_Init+0x94>)
 8003ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cec:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8003cee:	79bb      	ldrb	r3, [r7, #6]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d132      	bne.n	8003d5a <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8003cf4:	79fb      	ldrb	r3, [r7, #7]
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8003d68 <BSP_PB_Init+0x98>)
 8003cfa:	441a      	add	r2, r3
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	491b      	ldr	r1, [pc, #108]	@ (8003d6c <BSP_PB_Init+0x9c>)
 8003d00:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003d04:	4619      	mov	r1, r3
 8003d06:	4610      	mov	r0, r2
 8003d08:	f000 fb2b 	bl	8004362 <HAL_EXTI_GetHandle>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003d12:	f06f 0303 	mvn.w	r3, #3
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	e01f      	b.n	8003d5a <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	4a12      	ldr	r2, [pc, #72]	@ (8003d68 <BSP_PB_Init+0x98>)
 8003d20:	1898      	adds	r0, r3, r2
 8003d22:	79fb      	ldrb	r3, [r7, #7]
 8003d24:	4a12      	ldr	r2, [pc, #72]	@ (8003d70 <BSP_PB_Init+0xa0>)
 8003d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	f000 fafe 	bl	800432e <HAL_EXTI_RegisterCallback>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d003      	beq.n	8003d40 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003d38:	f06f 0303 	mvn.w	r3, #3
 8003d3c:	60fb      	str	r3, [r7, #12]
 8003d3e:	e00c      	b.n	8003d5a <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003d40:	2028      	movs	r0, #40	@ 0x28
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	4a0b      	ldr	r2, [pc, #44]	@ (8003d74 <BSP_PB_Init+0xa4>)
 8003d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	f000 fab8 	bl	80042c2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003d52:	2328      	movs	r3, #40	@ 0x28
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 fad0 	bl	80042fa <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3710      	adds	r7, #16
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	0800a3a8 	.word	0x0800a3a8
 8003d68:	20000018 	.word	0x20000018
 8003d6c:	0800a3ac 	.word	0x0800a3ac
 8003d70:	0800a3b0 	.word	0x0800a3b0
 8003d74:	0800a3b4 	.word	0x0800a3b4

08003d78 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8003d82:	79fb      	ldrb	r3, [r7, #7]
 8003d84:	4a09      	ldr	r2, [pc, #36]	@ (8003dac <BSP_PB_GetState+0x34>)
 8003d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d8e:	4611      	mov	r1, r2
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 fd87 	bl	80048a4 <HAL_GPIO_ReadPin>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	bf0c      	ite	eq
 8003d9c:	2301      	moveq	r3, #1
 8003d9e:	2300      	movne	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	20000014 	.word	0x20000014

08003db0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003db4:	2000      	movs	r0, #0
 8003db6:	f7fd f9d9 	bl	800116c <BSP_PB_Callback>
}
 8003dba:	bf00      	nop
 8003dbc:	bd80      	pop	{r7, pc}
	...

08003dc0 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	4b1a      	ldr	r3, [pc, #104]	@ (8003e34 <BUTTON_USER_GPIO_Init+0x74>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	4a19      	ldr	r2, [pc, #100]	@ (8003e34 <BUTTON_USER_GPIO_Init+0x74>)
 8003dd0:	f043 0304 	orr.w	r3, r3, #4
 8003dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dd6:	4b17      	ldr	r3, [pc, #92]	@ (8003e34 <BUTTON_USER_GPIO_Init+0x74>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dda:	f003 0304 	and.w	r3, r3, #4
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de2:	f107 030c 	add.w	r3, r7, #12
 8003de6:	2200      	movs	r2, #0
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	605a      	str	r2, [r3, #4]
 8003dec:	609a      	str	r2, [r3, #8]
 8003dee:	60da      	str	r2, [r3, #12]
 8003df0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	607b      	str	r3, [r7, #4]
 8003df6:	4b0f      	ldr	r3, [pc, #60]	@ (8003e34 <BUTTON_USER_GPIO_Init+0x74>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8003e34 <BUTTON_USER_GPIO_Init+0x74>)
 8003dfc:	f043 0304 	orr.w	r3, r3, #4
 8003e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e02:	4b0c      	ldr	r3, [pc, #48]	@ (8003e34 <BUTTON_USER_GPIO_Init+0x74>)
 8003e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e06:	f003 0304 	and.w	r3, r3, #4
 8003e0a:	607b      	str	r3, [r7, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8003e0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003e14:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003e18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8003e1e:	f107 030c 	add.w	r3, r7, #12
 8003e22:	4619      	mov	r1, r3
 8003e24:	4804      	ldr	r0, [pc, #16]	@ (8003e38 <BUTTON_USER_GPIO_Init+0x78>)
 8003e26:	f000 fad5 	bl	80043d4 <HAL_GPIO_Init>

}
 8003e2a:	bf00      	nop
 8003e2c:	3720      	adds	r7, #32
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40023800 	.word	0x40023800
 8003e38:	40020800 	.word	0x40020800

08003e3c <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d903      	bls.n	8003e58 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003e50:	f06f 0301 	mvn.w	r3, #1
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	e025      	b.n	8003ea4 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8003e58:	79fb      	ldrb	r3, [r7, #7]
 8003e5a:	79fa      	ldrb	r2, [r7, #7]
 8003e5c:	4914      	ldr	r1, [pc, #80]	@ (8003eb0 <BSP_COM_Init+0x74>)
 8003e5e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003e62:	4814      	ldr	r0, [pc, #80]	@ (8003eb4 <BSP_COM_Init+0x78>)
 8003e64:	4613      	mov	r3, r2
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	4413      	add	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	4403      	add	r3, r0
 8003e6e:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8003e70:	79fa      	ldrb	r2, [r7, #7]
 8003e72:	4613      	mov	r3, r2
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	4413      	add	r3, r2
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	4a0e      	ldr	r2, [pc, #56]	@ (8003eb4 <BSP_COM_Init+0x78>)
 8003e7c:	4413      	add	r3, r2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 f864 	bl	8003f4c <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8003e84:	79fa      	ldrb	r2, [r7, #7]
 8003e86:	4613      	mov	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	4413      	add	r3, r2
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	4a09      	ldr	r2, [pc, #36]	@ (8003eb4 <BSP_COM_Init+0x78>)
 8003e90:	4413      	add	r3, r2
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 f810 	bl	8003eb8 <MX_USART1_UART_Init>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d002      	beq.n	8003ea4 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003e9e:	f06f 0303 	mvn.w	r3, #3
 8003ea2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000020 	.word	0x20000020
 8003eb4:	200003dc 	.word	0x200003dc

08003eb8 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a12      	ldr	r2, [pc, #72]	@ (8003f10 <MX_USART1_UART_Init+0x58>)
 8003ec8:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ed0:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	220c      	movs	r2, #12
 8003ee8:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(huart) != HAL_OK)
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f001 fcde 	bl	80058b8 <HAL_UART_Init>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <MX_USART1_UART_Init+0x4e>
  {
    ret = HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40011000 	.word	0x40011000

08003f14 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8003f1c:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <__io_putchar+0x30>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	461a      	mov	r2, r3
 8003f22:	4613      	mov	r3, r2
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	4413      	add	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4a07      	ldr	r2, [pc, #28]	@ (8003f48 <__io_putchar+0x34>)
 8003f2c:	1898      	adds	r0, r3, r2
 8003f2e:	1d39      	adds	r1, r7, #4
 8003f30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f34:	2201      	movs	r2, #1
 8003f36:	f001 fd0f 	bl	8005958 <HAL_UART_Transmit>
  return ch;
 8003f3a:	687b      	ldr	r3, [r7, #4]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3708      	adds	r7, #8
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000424 	.word	0x20000424
 8003f48:	200003dc 	.word	0x200003dc

08003f4c <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08a      	sub	sp, #40	@ 0x28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f54:	2300      	movs	r3, #0
 8003f56:	613b      	str	r3, [r7, #16]
 8003f58:	4b1f      	ldr	r3, [pc, #124]	@ (8003fd8 <USART1_MspInit+0x8c>)
 8003f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd8 <USART1_MspInit+0x8c>)
 8003f5e:	f043 0310 	orr.w	r3, r3, #16
 8003f62:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f64:	4b1c      	ldr	r3, [pc, #112]	@ (8003fd8 <USART1_MspInit+0x8c>)
 8003f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f68:	f003 0310 	and.w	r3, r3, #16
 8003f6c:	613b      	str	r3, [r7, #16]
 8003f6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f70:	2300      	movs	r3, #0
 8003f72:	60fb      	str	r3, [r7, #12]
 8003f74:	4b18      	ldr	r3, [pc, #96]	@ (8003fd8 <USART1_MspInit+0x8c>)
 8003f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f78:	4a17      	ldr	r2, [pc, #92]	@ (8003fd8 <USART1_MspInit+0x8c>)
 8003f7a:	f043 0301 	orr.w	r3, r3, #1
 8003f7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f80:	4b15      	ldr	r3, [pc, #84]	@ (8003fd8 <USART1_MspInit+0x8c>)
 8003f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8003f8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f92:	2302      	movs	r3, #2
 8003f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8003f9e:	2307      	movs	r3, #7
 8003fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8003fa2:	f107 0314 	add.w	r3, r7, #20
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	480c      	ldr	r0, [pc, #48]	@ (8003fdc <USART1_MspInit+0x90>)
 8003faa:	f000 fa13 	bl	80043d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8003fae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8003fc0:	2307      	movs	r3, #7
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 8003fc4:	f107 0314 	add.w	r3, r7, #20
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4804      	ldr	r0, [pc, #16]	@ (8003fdc <USART1_MspInit+0x90>)
 8003fcc:	f000 fa02 	bl	80043d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8003fd0:	bf00      	nop
 8003fd2:	3728      	adds	r7, #40	@ 0x28
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	40020000 	.word	0x40020000

08003fe0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8004020 <HAL_Init+0x40>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8004020 <HAL_Init+0x40>)
 8003fea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8004020 <HAL_Init+0x40>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8004020 <HAL_Init+0x40>)
 8003ff6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ffa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ffc:	4b08      	ldr	r3, [pc, #32]	@ (8004020 <HAL_Init+0x40>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a07      	ldr	r2, [pc, #28]	@ (8004020 <HAL_Init+0x40>)
 8004002:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004006:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004008:	2003      	movs	r0, #3
 800400a:	f000 f94f 	bl	80042ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800400e:	2000      	movs	r0, #0
 8004010:	f000 f808 	bl	8004024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004014:	f7ff fb40 	bl	8003698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40023c00 	.word	0x40023c00

08004024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800402c:	4b12      	ldr	r3, [pc, #72]	@ (8004078 <HAL_InitTick+0x54>)
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	4b12      	ldr	r3, [pc, #72]	@ (800407c <HAL_InitTick+0x58>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	4619      	mov	r1, r3
 8004036:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800403a:	fbb3 f3f1 	udiv	r3, r3, r1
 800403e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004042:	4618      	mov	r0, r3
 8004044:	f000 f967 	bl	8004316 <HAL_SYSTICK_Config>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e00e      	b.n	8004070 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2b0f      	cmp	r3, #15
 8004056:	d80a      	bhi.n	800406e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004058:	2200      	movs	r2, #0
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	f04f 30ff 	mov.w	r0, #4294967295
 8004060:	f000 f92f 	bl	80042c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004064:	4a06      	ldr	r2, [pc, #24]	@ (8004080 <HAL_InitTick+0x5c>)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800406a:	2300      	movs	r3, #0
 800406c:	e000      	b.n	8004070 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
}
 8004070:	4618      	mov	r0, r3
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	2000000c 	.word	0x2000000c
 800407c:	20000028 	.word	0x20000028
 8004080:	20000024 	.word	0x20000024

08004084 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004088:	4b06      	ldr	r3, [pc, #24]	@ (80040a4 <HAL_IncTick+0x20>)
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	461a      	mov	r2, r3
 800408e:	4b06      	ldr	r3, [pc, #24]	@ (80040a8 <HAL_IncTick+0x24>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4413      	add	r3, r2
 8004094:	4a04      	ldr	r2, [pc, #16]	@ (80040a8 <HAL_IncTick+0x24>)
 8004096:	6013      	str	r3, [r2, #0]
}
 8004098:	bf00      	nop
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20000028 	.word	0x20000028
 80040a8:	20000428 	.word	0x20000428

080040ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
  return uwTick;
 80040b0:	4b03      	ldr	r3, [pc, #12]	@ (80040c0 <HAL_GetTick+0x14>)
 80040b2:	681b      	ldr	r3, [r3, #0]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	20000428 	.word	0x20000428

080040c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040cc:	f7ff ffee 	bl	80040ac <HAL_GetTick>
 80040d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040dc:	d005      	beq.n	80040ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040de:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <HAL_Delay+0x44>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4413      	add	r3, r2
 80040e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040ea:	bf00      	nop
 80040ec:	f7ff ffde 	bl	80040ac <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d8f7      	bhi.n	80040ec <HAL_Delay+0x28>
  {
  }
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	20000028 	.word	0x20000028

0800410c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800411c:	4b0c      	ldr	r3, [pc, #48]	@ (8004150 <__NVIC_SetPriorityGrouping+0x44>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004128:	4013      	ands	r3, r2
 800412a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004134:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004138:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800413c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800413e:	4a04      	ldr	r2, [pc, #16]	@ (8004150 <__NVIC_SetPriorityGrouping+0x44>)
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	60d3      	str	r3, [r2, #12]
}
 8004144:	bf00      	nop
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	e000ed00 	.word	0xe000ed00

08004154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004158:	4b04      	ldr	r3, [pc, #16]	@ (800416c <__NVIC_GetPriorityGrouping+0x18>)
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	0a1b      	lsrs	r3, r3, #8
 800415e:	f003 0307 	and.w	r3, r3, #7
}
 8004162:	4618      	mov	r0, r3
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	e000ed00 	.word	0xe000ed00

08004170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	2b00      	cmp	r3, #0
 8004180:	db0b      	blt.n	800419a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	f003 021f 	and.w	r2, r3, #31
 8004188:	4907      	ldr	r1, [pc, #28]	@ (80041a8 <__NVIC_EnableIRQ+0x38>)
 800418a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418e:	095b      	lsrs	r3, r3, #5
 8004190:	2001      	movs	r0, #1
 8004192:	fa00 f202 	lsl.w	r2, r0, r2
 8004196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800419a:	bf00      	nop
 800419c:	370c      	adds	r7, #12
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	e000e100 	.word	0xe000e100

080041ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	6039      	str	r1, [r7, #0]
 80041b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	db0a      	blt.n	80041d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	490c      	ldr	r1, [pc, #48]	@ (80041f8 <__NVIC_SetPriority+0x4c>)
 80041c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ca:	0112      	lsls	r2, r2, #4
 80041cc:	b2d2      	uxtb	r2, r2
 80041ce:	440b      	add	r3, r1
 80041d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041d4:	e00a      	b.n	80041ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	4908      	ldr	r1, [pc, #32]	@ (80041fc <__NVIC_SetPriority+0x50>)
 80041dc:	79fb      	ldrb	r3, [r7, #7]
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	3b04      	subs	r3, #4
 80041e4:	0112      	lsls	r2, r2, #4
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	440b      	add	r3, r1
 80041ea:	761a      	strb	r2, [r3, #24]
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr
 80041f8:	e000e100 	.word	0xe000e100
 80041fc:	e000ed00 	.word	0xe000ed00

08004200 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004200:	b480      	push	{r7}
 8004202:	b089      	sub	sp, #36	@ 0x24
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	f1c3 0307 	rsb	r3, r3, #7
 800421a:	2b04      	cmp	r3, #4
 800421c:	bf28      	it	cs
 800421e:	2304      	movcs	r3, #4
 8004220:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	3304      	adds	r3, #4
 8004226:	2b06      	cmp	r3, #6
 8004228:	d902      	bls.n	8004230 <NVIC_EncodePriority+0x30>
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	3b03      	subs	r3, #3
 800422e:	e000      	b.n	8004232 <NVIC_EncodePriority+0x32>
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004234:	f04f 32ff 	mov.w	r2, #4294967295
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	43da      	mvns	r2, r3
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	401a      	ands	r2, r3
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004248:	f04f 31ff 	mov.w	r1, #4294967295
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	fa01 f303 	lsl.w	r3, r1, r3
 8004252:	43d9      	mvns	r1, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004258:	4313      	orrs	r3, r2
         );
}
 800425a:	4618      	mov	r0, r3
 800425c:	3724      	adds	r7, #36	@ 0x24
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
	...

08004268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3b01      	subs	r3, #1
 8004274:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004278:	d301      	bcc.n	800427e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800427a:	2301      	movs	r3, #1
 800427c:	e00f      	b.n	800429e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800427e:	4a0a      	ldr	r2, [pc, #40]	@ (80042a8 <SysTick_Config+0x40>)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3b01      	subs	r3, #1
 8004284:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004286:	210f      	movs	r1, #15
 8004288:	f04f 30ff 	mov.w	r0, #4294967295
 800428c:	f7ff ff8e 	bl	80041ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004290:	4b05      	ldr	r3, [pc, #20]	@ (80042a8 <SysTick_Config+0x40>)
 8004292:	2200      	movs	r2, #0
 8004294:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004296:	4b04      	ldr	r3, [pc, #16]	@ (80042a8 <SysTick_Config+0x40>)
 8004298:	2207      	movs	r2, #7
 800429a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	e000e010 	.word	0xe000e010

080042ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7ff ff29 	bl	800410c <__NVIC_SetPriorityGrouping>
}
 80042ba:	bf00      	nop
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b086      	sub	sp, #24
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	4603      	mov	r3, r0
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	607a      	str	r2, [r7, #4]
 80042ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042d0:	2300      	movs	r3, #0
 80042d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042d4:	f7ff ff3e 	bl	8004154 <__NVIC_GetPriorityGrouping>
 80042d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	68b9      	ldr	r1, [r7, #8]
 80042de:	6978      	ldr	r0, [r7, #20]
 80042e0:	f7ff ff8e 	bl	8004200 <NVIC_EncodePriority>
 80042e4:	4602      	mov	r2, r0
 80042e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ea:	4611      	mov	r1, r2
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff ff5d 	bl	80041ac <__NVIC_SetPriority>
}
 80042f2:	bf00      	nop
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b082      	sub	sp, #8
 80042fe:	af00      	add	r7, sp, #0
 8004300:	4603      	mov	r3, r0
 8004302:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff ff31 	bl	8004170 <__NVIC_EnableIRQ>
}
 800430e:	bf00      	nop
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b082      	sub	sp, #8
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff ffa2 	bl	8004268 <SysTick_Config>
 8004324:	4603      	mov	r3, r0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800432e:	b480      	push	{r7}
 8004330:	b087      	sub	sp, #28
 8004332:	af00      	add	r7, sp, #0
 8004334:	60f8      	str	r0, [r7, #12]
 8004336:	460b      	mov	r3, r1
 8004338:	607a      	str	r2, [r7, #4]
 800433a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800433c:	2300      	movs	r3, #0
 800433e:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004340:	7afb      	ldrb	r3, [r7, #11]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d103      	bne.n	800434e <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	605a      	str	r2, [r3, #4]
      break;
 800434c:	e002      	b.n	8004354 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	75fb      	strb	r3, [r7, #23]
      break;
 8004352:	bf00      	nop
  }

  return status;
 8004354:	7dfb      	ldrb	r3, [r7, #23]
}
 8004356:	4618      	mov	r0, r3
 8004358:	371c      	adds	r7, #28
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
 800436a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e003      	b.n	800437e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	683a      	ldr	r2, [r7, #0]
 800437a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800437c:	2300      	movs	r3, #0
  }
}
 800437e:	4618      	mov	r0, r3
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
	...

0800438c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 031f 	and.w	r3, r3, #31
 800439c:	2201      	movs	r2, #1
 800439e:	fa02 f303 	lsl.w	r3, r2, r3
 80043a2:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 80043a4:	4b0a      	ldr	r3, [pc, #40]	@ (80043d0 <HAL_EXTI_IRQHandler+0x44>)
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	4013      	ands	r3, r2
 80043ac:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d009      	beq.n	80043c8 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 80043b4:	4a06      	ldr	r2, [pc, #24]	@ (80043d0 <HAL_EXTI_IRQHandler+0x44>)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4798      	blx	r3
    }
  }
}
 80043c8:	bf00      	nop
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40013c00 	.word	0x40013c00

080043d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b089      	sub	sp, #36	@ 0x24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043ea:	2300      	movs	r3, #0
 80043ec:	61fb      	str	r3, [r7, #28]
 80043ee:	e159      	b.n	80046a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043f0:	2201      	movs	r2, #1
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	4013      	ands	r3, r2
 8004402:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	429a      	cmp	r2, r3
 800440a:	f040 8148 	bne.w	800469e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	2b01      	cmp	r3, #1
 8004418:	d005      	beq.n	8004426 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004422:	2b02      	cmp	r3, #2
 8004424:	d130      	bne.n	8004488 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	2203      	movs	r2, #3
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	43db      	mvns	r3, r3
 8004438:	69ba      	ldr	r2, [r7, #24]
 800443a:	4013      	ands	r3, r2
 800443c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	fa02 f303 	lsl.w	r3, r2, r3
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800445c:	2201      	movs	r2, #1
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	43db      	mvns	r3, r3
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	4013      	ands	r3, r2
 800446a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	091b      	lsrs	r3, r3, #4
 8004472:	f003 0201 	and.w	r2, r3, #1
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	4313      	orrs	r3, r2
 8004480:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f003 0303 	and.w	r3, r3, #3
 8004490:	2b03      	cmp	r3, #3
 8004492:	d017      	beq.n	80044c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	2203      	movs	r2, #3
 80044a0:	fa02 f303 	lsl.w	r3, r2, r3
 80044a4:	43db      	mvns	r3, r3
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	4013      	ands	r3, r2
 80044aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	689a      	ldr	r2, [r3, #8]
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f003 0303 	and.w	r3, r3, #3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d123      	bne.n	8004518 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	08da      	lsrs	r2, r3, #3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	3208      	adds	r2, #8
 80044d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	220f      	movs	r2, #15
 80044e8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ec:	43db      	mvns	r3, r3
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	4013      	ands	r3, r2
 80044f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	691a      	ldr	r2, [r3, #16]
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	f003 0307 	and.w	r3, r3, #7
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	fa02 f303 	lsl.w	r3, r2, r3
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	4313      	orrs	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	08da      	lsrs	r2, r3, #3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3208      	adds	r2, #8
 8004512:	69b9      	ldr	r1, [r7, #24]
 8004514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	2203      	movs	r2, #3
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	43db      	mvns	r3, r3
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	4013      	ands	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f003 0203 	and.w	r2, r3, #3
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	fa02 f303 	lsl.w	r3, r2, r3
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	4313      	orrs	r3, r2
 8004544:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004554:	2b00      	cmp	r3, #0
 8004556:	f000 80a2 	beq.w	800469e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800455a:	2300      	movs	r3, #0
 800455c:	60fb      	str	r3, [r7, #12]
 800455e:	4b57      	ldr	r3, [pc, #348]	@ (80046bc <HAL_GPIO_Init+0x2e8>)
 8004560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004562:	4a56      	ldr	r2, [pc, #344]	@ (80046bc <HAL_GPIO_Init+0x2e8>)
 8004564:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004568:	6453      	str	r3, [r2, #68]	@ 0x44
 800456a:	4b54      	ldr	r3, [pc, #336]	@ (80046bc <HAL_GPIO_Init+0x2e8>)
 800456c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004576:	4a52      	ldr	r2, [pc, #328]	@ (80046c0 <HAL_GPIO_Init+0x2ec>)
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	089b      	lsrs	r3, r3, #2
 800457c:	3302      	adds	r3, #2
 800457e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	f003 0303 	and.w	r3, r3, #3
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	220f      	movs	r2, #15
 800458e:	fa02 f303 	lsl.w	r3, r2, r3
 8004592:	43db      	mvns	r3, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4013      	ands	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a49      	ldr	r2, [pc, #292]	@ (80046c4 <HAL_GPIO_Init+0x2f0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d019      	beq.n	80045d6 <HAL_GPIO_Init+0x202>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a48      	ldr	r2, [pc, #288]	@ (80046c8 <HAL_GPIO_Init+0x2f4>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d013      	beq.n	80045d2 <HAL_GPIO_Init+0x1fe>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a47      	ldr	r2, [pc, #284]	@ (80046cc <HAL_GPIO_Init+0x2f8>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d00d      	beq.n	80045ce <HAL_GPIO_Init+0x1fa>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a46      	ldr	r2, [pc, #280]	@ (80046d0 <HAL_GPIO_Init+0x2fc>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d007      	beq.n	80045ca <HAL_GPIO_Init+0x1f6>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a45      	ldr	r2, [pc, #276]	@ (80046d4 <HAL_GPIO_Init+0x300>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d101      	bne.n	80045c6 <HAL_GPIO_Init+0x1f2>
 80045c2:	2304      	movs	r3, #4
 80045c4:	e008      	b.n	80045d8 <HAL_GPIO_Init+0x204>
 80045c6:	2307      	movs	r3, #7
 80045c8:	e006      	b.n	80045d8 <HAL_GPIO_Init+0x204>
 80045ca:	2303      	movs	r3, #3
 80045cc:	e004      	b.n	80045d8 <HAL_GPIO_Init+0x204>
 80045ce:	2302      	movs	r3, #2
 80045d0:	e002      	b.n	80045d8 <HAL_GPIO_Init+0x204>
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_GPIO_Init+0x204>
 80045d6:	2300      	movs	r3, #0
 80045d8:	69fa      	ldr	r2, [r7, #28]
 80045da:	f002 0203 	and.w	r2, r2, #3
 80045de:	0092      	lsls	r2, r2, #2
 80045e0:	4093      	lsls	r3, r2
 80045e2:	69ba      	ldr	r2, [r7, #24]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045e8:	4935      	ldr	r1, [pc, #212]	@ (80046c0 <HAL_GPIO_Init+0x2ec>)
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	089b      	lsrs	r3, r3, #2
 80045ee:	3302      	adds	r3, #2
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045f6:	4b38      	ldr	r3, [pc, #224]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	43db      	mvns	r3, r3
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	4013      	ands	r3, r2
 8004604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	4313      	orrs	r3, r2
 8004618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800461a:	4a2f      	ldr	r2, [pc, #188]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004620:	4b2d      	ldr	r3, [pc, #180]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	43db      	mvns	r3, r3
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	4013      	ands	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	4313      	orrs	r3, r2
 8004642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004644:	4a24      	ldr	r2, [pc, #144]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800464a:	4b23      	ldr	r3, [pc, #140]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	43db      	mvns	r3, r3
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	4013      	ands	r3, r2
 8004658:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	4313      	orrs	r3, r2
 800466c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800466e:	4a1a      	ldr	r2, [pc, #104]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004674:	4b18      	ldr	r3, [pc, #96]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	43db      	mvns	r3, r3
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	4013      	ands	r3, r2
 8004682:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	4313      	orrs	r3, r2
 8004696:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004698:	4a0f      	ldr	r2, [pc, #60]	@ (80046d8 <HAL_GPIO_Init+0x304>)
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	3301      	adds	r3, #1
 80046a2:	61fb      	str	r3, [r7, #28]
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	2b0f      	cmp	r3, #15
 80046a8:	f67f aea2 	bls.w	80043f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046ac:	bf00      	nop
 80046ae:	bf00      	nop
 80046b0:	3724      	adds	r7, #36	@ 0x24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40023800 	.word	0x40023800
 80046c0:	40013800 	.word	0x40013800
 80046c4:	40020000 	.word	0x40020000
 80046c8:	40020400 	.word	0x40020400
 80046cc:	40020800 	.word	0x40020800
 80046d0:	40020c00 	.word	0x40020c00
 80046d4:	40021000 	.word	0x40021000
 80046d8:	40013c00 	.word	0x40013c00

080046dc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046e6:	2300      	movs	r3, #0
 80046e8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80046ee:	2300      	movs	r3, #0
 80046f0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046f2:	2300      	movs	r3, #0
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	e0bb      	b.n	8004870 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046f8:	2201      	movs	r2, #1
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	4013      	ands	r3, r2
 8004708:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	429a      	cmp	r2, r3
 8004710:	f040 80ab 	bne.w	800486a <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004714:	4a5c      	ldr	r2, [pc, #368]	@ (8004888 <HAL_GPIO_DeInit+0x1ac>)
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	089b      	lsrs	r3, r3, #2
 800471a:	3302      	adds	r3, #2
 800471c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004720:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	f003 0303 	and.w	r3, r3, #3
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	220f      	movs	r2, #15
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	4013      	ands	r3, r2
 8004734:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a54      	ldr	r2, [pc, #336]	@ (800488c <HAL_GPIO_DeInit+0x1b0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d019      	beq.n	8004772 <HAL_GPIO_DeInit+0x96>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a53      	ldr	r2, [pc, #332]	@ (8004890 <HAL_GPIO_DeInit+0x1b4>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d013      	beq.n	800476e <HAL_GPIO_DeInit+0x92>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a52      	ldr	r2, [pc, #328]	@ (8004894 <HAL_GPIO_DeInit+0x1b8>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00d      	beq.n	800476a <HAL_GPIO_DeInit+0x8e>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a51      	ldr	r2, [pc, #324]	@ (8004898 <HAL_GPIO_DeInit+0x1bc>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d007      	beq.n	8004766 <HAL_GPIO_DeInit+0x8a>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a50      	ldr	r2, [pc, #320]	@ (800489c <HAL_GPIO_DeInit+0x1c0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d101      	bne.n	8004762 <HAL_GPIO_DeInit+0x86>
 800475e:	2304      	movs	r3, #4
 8004760:	e008      	b.n	8004774 <HAL_GPIO_DeInit+0x98>
 8004762:	2307      	movs	r3, #7
 8004764:	e006      	b.n	8004774 <HAL_GPIO_DeInit+0x98>
 8004766:	2303      	movs	r3, #3
 8004768:	e004      	b.n	8004774 <HAL_GPIO_DeInit+0x98>
 800476a:	2302      	movs	r3, #2
 800476c:	e002      	b.n	8004774 <HAL_GPIO_DeInit+0x98>
 800476e:	2301      	movs	r3, #1
 8004770:	e000      	b.n	8004774 <HAL_GPIO_DeInit+0x98>
 8004772:	2300      	movs	r3, #0
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	f002 0203 	and.w	r2, r2, #3
 800477a:	0092      	lsls	r2, r2, #2
 800477c:	4093      	lsls	r3, r2
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	429a      	cmp	r2, r3
 8004782:	d132      	bne.n	80047ea <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004784:	4b46      	ldr	r3, [pc, #280]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	43db      	mvns	r3, r3
 800478c:	4944      	ldr	r1, [pc, #272]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 800478e:	4013      	ands	r3, r2
 8004790:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004792:	4b43      	ldr	r3, [pc, #268]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	43db      	mvns	r3, r3
 800479a:	4941      	ldr	r1, [pc, #260]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 800479c:	4013      	ands	r3, r2
 800479e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80047a0:	4b3f      	ldr	r3, [pc, #252]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 80047a2:	68da      	ldr	r2, [r3, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	43db      	mvns	r3, r3
 80047a8:	493d      	ldr	r1, [pc, #244]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 80047aa:	4013      	ands	r3, r2
 80047ac:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80047ae:	4b3c      	ldr	r3, [pc, #240]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 80047b0:	689a      	ldr	r2, [r3, #8]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	43db      	mvns	r3, r3
 80047b6:	493a      	ldr	r1, [pc, #232]	@ (80048a0 <HAL_GPIO_DeInit+0x1c4>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	220f      	movs	r2, #15
 80047c6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ca:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80047cc:	4a2e      	ldr	r2, [pc, #184]	@ (8004888 <HAL_GPIO_DeInit+0x1ac>)
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	089b      	lsrs	r3, r3, #2
 80047d2:	3302      	adds	r3, #2
 80047d4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	43da      	mvns	r2, r3
 80047dc:	482a      	ldr	r0, [pc, #168]	@ (8004888 <HAL_GPIO_DeInit+0x1ac>)
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	089b      	lsrs	r3, r3, #2
 80047e2:	400a      	ands	r2, r1
 80047e4:	3302      	adds	r3, #2
 80047e6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	2103      	movs	r1, #3
 80047f4:	fa01 f303 	lsl.w	r3, r1, r3
 80047f8:	43db      	mvns	r3, r3
 80047fa:	401a      	ands	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	08da      	lsrs	r2, r3, #3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	3208      	adds	r2, #8
 8004808:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	f003 0307 	and.w	r3, r3, #7
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	220f      	movs	r2, #15
 8004816:	fa02 f303 	lsl.w	r3, r2, r3
 800481a:	43db      	mvns	r3, r3
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	08d2      	lsrs	r2, r2, #3
 8004820:	4019      	ands	r1, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	3208      	adds	r2, #8
 8004826:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68da      	ldr	r2, [r3, #12]
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	2103      	movs	r1, #3
 8004834:	fa01 f303 	lsl.w	r3, r1, r3
 8004838:	43db      	mvns	r3, r3
 800483a:	401a      	ands	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	2101      	movs	r1, #1
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	fa01 f303 	lsl.w	r3, r1, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	401a      	ands	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689a      	ldr	r2, [r3, #8]
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	2103      	movs	r1, #3
 800485e:	fa01 f303 	lsl.w	r3, r1, r3
 8004862:	43db      	mvns	r3, r3
 8004864:	401a      	ands	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	3301      	adds	r3, #1
 800486e:	617b      	str	r3, [r7, #20]
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b0f      	cmp	r3, #15
 8004874:	f67f af40 	bls.w	80046f8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004878:	bf00      	nop
 800487a:	bf00      	nop
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	40013800 	.word	0x40013800
 800488c:	40020000 	.word	0x40020000
 8004890:	40020400 	.word	0x40020400
 8004894:	40020800 	.word	0x40020800
 8004898:	40020c00 	.word	0x40020c00
 800489c:	40021000 	.word	0x40021000
 80048a0:	40013c00 	.word	0x40013c00

080048a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	460b      	mov	r3, r1
 80048ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	887b      	ldrh	r3, [r7, #2]
 80048b6:	4013      	ands	r3, r2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d002      	beq.n	80048c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048bc:	2301      	movs	r3, #1
 80048be:	73fb      	strb	r3, [r7, #15]
 80048c0:	e001      	b.n	80048c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048c2:	2300      	movs	r3, #0
 80048c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	460b      	mov	r3, r1
 80048de:	807b      	strh	r3, [r7, #2]
 80048e0:	4613      	mov	r3, r2
 80048e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048e4:	787b      	ldrb	r3, [r7, #1]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048ea:	887a      	ldrh	r2, [r7, #2]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048f0:	e003      	b.n	80048fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048f2:	887b      	ldrh	r3, [r7, #2]
 80048f4:	041a      	lsls	r2, r3, #16
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	619a      	str	r2, [r3, #24]
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004906:	b480      	push	{r7}
 8004908:	b085      	sub	sp, #20
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
 800490e:	460b      	mov	r3, r1
 8004910:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004918:	887a      	ldrh	r2, [r7, #2]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	4013      	ands	r3, r2
 800491e:	041a      	lsls	r2, r3, #16
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	43d9      	mvns	r1, r3
 8004924:	887b      	ldrh	r3, [r7, #2]
 8004926:	400b      	ands	r3, r1
 8004928:	431a      	orrs	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	619a      	str	r2, [r3, #24]
}
 800492e:	bf00      	nop
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b086      	sub	sp, #24
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e267      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d075      	beq.n	8004a46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800495a:	4b88      	ldr	r3, [pc, #544]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f003 030c 	and.w	r3, r3, #12
 8004962:	2b04      	cmp	r3, #4
 8004964:	d00c      	beq.n	8004980 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004966:	4b85      	ldr	r3, [pc, #532]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800496e:	2b08      	cmp	r3, #8
 8004970:	d112      	bne.n	8004998 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004972:	4b82      	ldr	r3, [pc, #520]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800497a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800497e:	d10b      	bne.n	8004998 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004980:	4b7e      	ldr	r3, [pc, #504]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d05b      	beq.n	8004a44 <HAL_RCC_OscConfig+0x108>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d157      	bne.n	8004a44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e242      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049a0:	d106      	bne.n	80049b0 <HAL_RCC_OscConfig+0x74>
 80049a2:	4b76      	ldr	r3, [pc, #472]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a75      	ldr	r2, [pc, #468]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049ac:	6013      	str	r3, [r2, #0]
 80049ae:	e01d      	b.n	80049ec <HAL_RCC_OscConfig+0xb0>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049b8:	d10c      	bne.n	80049d4 <HAL_RCC_OscConfig+0x98>
 80049ba:	4b70      	ldr	r3, [pc, #448]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a6f      	ldr	r2, [pc, #444]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049c4:	6013      	str	r3, [r2, #0]
 80049c6:	4b6d      	ldr	r3, [pc, #436]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a6c      	ldr	r2, [pc, #432]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	e00b      	b.n	80049ec <HAL_RCC_OscConfig+0xb0>
 80049d4:	4b69      	ldr	r3, [pc, #420]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a68      	ldr	r2, [pc, #416]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049de:	6013      	str	r3, [r2, #0]
 80049e0:	4b66      	ldr	r3, [pc, #408]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a65      	ldr	r2, [pc, #404]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 80049e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d013      	beq.n	8004a1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f4:	f7ff fb5a 	bl	80040ac <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049fa:	e008      	b.n	8004a0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049fc:	f7ff fb56 	bl	80040ac <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b64      	cmp	r3, #100	@ 0x64
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e207      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0e:	4b5b      	ldr	r3, [pc, #364]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0f0      	beq.n	80049fc <HAL_RCC_OscConfig+0xc0>
 8004a1a:	e014      	b.n	8004a46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a1c:	f7ff fb46 	bl	80040ac <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a24:	f7ff fb42 	bl	80040ac <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b64      	cmp	r3, #100	@ 0x64
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e1f3      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a36:	4b51      	ldr	r3, [pc, #324]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1f0      	bne.n	8004a24 <HAL_RCC_OscConfig+0xe8>
 8004a42:	e000      	b.n	8004a46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d063      	beq.n	8004b1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a52:	4b4a      	ldr	r3, [pc, #296]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 030c 	and.w	r3, r3, #12
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00b      	beq.n	8004a76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a5e:	4b47      	ldr	r3, [pc, #284]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a66:	2b08      	cmp	r3, #8
 8004a68:	d11c      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a6a:	4b44      	ldr	r3, [pc, #272]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d116      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a76:	4b41      	ldr	r3, [pc, #260]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d005      	beq.n	8004a8e <HAL_RCC_OscConfig+0x152>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d001      	beq.n	8004a8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e1c7      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	4937      	ldr	r1, [pc, #220]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aa2:	e03a      	b.n	8004b1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d020      	beq.n	8004aee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aac:	4b34      	ldr	r3, [pc, #208]	@ (8004b80 <HAL_RCC_OscConfig+0x244>)
 8004aae:	2201      	movs	r2, #1
 8004ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab2:	f7ff fafb 	bl	80040ac <HAL_GetTick>
 8004ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ab8:	e008      	b.n	8004acc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aba:	f7ff faf7 	bl	80040ac <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e1a8      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004acc:	4b2b      	ldr	r3, [pc, #172]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0f0      	beq.n	8004aba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ad8:	4b28      	ldr	r3, [pc, #160]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	4925      	ldr	r1, [pc, #148]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	600b      	str	r3, [r1, #0]
 8004aec:	e015      	b.n	8004b1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aee:	4b24      	ldr	r3, [pc, #144]	@ (8004b80 <HAL_RCC_OscConfig+0x244>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af4:	f7ff fada 	bl	80040ac <HAL_GetTick>
 8004af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004afa:	e008      	b.n	8004b0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004afc:	f7ff fad6 	bl	80040ac <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e187      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1f0      	bne.n	8004afc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0308 	and.w	r3, r3, #8
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d036      	beq.n	8004b94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d016      	beq.n	8004b5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b2e:	4b15      	ldr	r3, [pc, #84]	@ (8004b84 <HAL_RCC_OscConfig+0x248>)
 8004b30:	2201      	movs	r2, #1
 8004b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b34:	f7ff faba 	bl	80040ac <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b3c:	f7ff fab6 	bl	80040ac <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e167      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b7c <HAL_RCC_OscConfig+0x240>)
 8004b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d0f0      	beq.n	8004b3c <HAL_RCC_OscConfig+0x200>
 8004b5a:	e01b      	b.n	8004b94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b5c:	4b09      	ldr	r3, [pc, #36]	@ (8004b84 <HAL_RCC_OscConfig+0x248>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b62:	f7ff faa3 	bl	80040ac <HAL_GetTick>
 8004b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b68:	e00e      	b.n	8004b88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b6a:	f7ff fa9f 	bl	80040ac <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d907      	bls.n	8004b88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e150      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	42470000 	.word	0x42470000
 8004b84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b88:	4b88      	ldr	r3, [pc, #544]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1ea      	bne.n	8004b6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0304 	and.w	r3, r3, #4
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 8097 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ba6:	4b81      	ldr	r3, [pc, #516]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10f      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]
 8004bb6:	4b7d      	ldr	r3, [pc, #500]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bba:	4a7c      	ldr	r2, [pc, #496]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bca:	60bb      	str	r3, [r7, #8]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bd2:	4b77      	ldr	r3, [pc, #476]	@ (8004db0 <HAL_RCC_OscConfig+0x474>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d118      	bne.n	8004c10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bde:	4b74      	ldr	r3, [pc, #464]	@ (8004db0 <HAL_RCC_OscConfig+0x474>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a73      	ldr	r2, [pc, #460]	@ (8004db0 <HAL_RCC_OscConfig+0x474>)
 8004be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bea:	f7ff fa5f 	bl	80040ac <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf2:	f7ff fa5b 	bl	80040ac <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e10c      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c04:	4b6a      	ldr	r3, [pc, #424]	@ (8004db0 <HAL_RCC_OscConfig+0x474>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d106      	bne.n	8004c26 <HAL_RCC_OscConfig+0x2ea>
 8004c18:	4b64      	ldr	r3, [pc, #400]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c1c:	4a63      	ldr	r2, [pc, #396]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c1e:	f043 0301 	orr.w	r3, r3, #1
 8004c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c24:	e01c      	b.n	8004c60 <HAL_RCC_OscConfig+0x324>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	2b05      	cmp	r3, #5
 8004c2c:	d10c      	bne.n	8004c48 <HAL_RCC_OscConfig+0x30c>
 8004c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c32:	4a5e      	ldr	r2, [pc, #376]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c34:	f043 0304 	orr.w	r3, r3, #4
 8004c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c3a:	4b5c      	ldr	r3, [pc, #368]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c46:	e00b      	b.n	8004c60 <HAL_RCC_OscConfig+0x324>
 8004c48:	4b58      	ldr	r3, [pc, #352]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c4c:	4a57      	ldr	r2, [pc, #348]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c4e:	f023 0301 	bic.w	r3, r3, #1
 8004c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c54:	4b55      	ldr	r3, [pc, #340]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c58:	4a54      	ldr	r2, [pc, #336]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c5a:	f023 0304 	bic.w	r3, r3, #4
 8004c5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d015      	beq.n	8004c94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c68:	f7ff fa20 	bl	80040ac <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c6e:	e00a      	b.n	8004c86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c70:	f7ff fa1c 	bl	80040ac <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e0cb      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c86:	4b49      	ldr	r3, [pc, #292]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0ee      	beq.n	8004c70 <HAL_RCC_OscConfig+0x334>
 8004c92:	e014      	b.n	8004cbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c94:	f7ff fa0a 	bl	80040ac <HAL_GetTick>
 8004c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c9a:	e00a      	b.n	8004cb2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9c:	f7ff fa06 	bl	80040ac <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e0b5      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1ee      	bne.n	8004c9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cbe:	7dfb      	ldrb	r3, [r7, #23]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d105      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc4:	4b39      	ldr	r3, [pc, #228]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc8:	4a38      	ldr	r2, [pc, #224]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 80a1 	beq.w	8004e1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cda:	4b34      	ldr	r3, [pc, #208]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 030c 	and.w	r3, r3, #12
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d05c      	beq.n	8004da0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d141      	bne.n	8004d72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cee:	4b31      	ldr	r3, [pc, #196]	@ (8004db4 <HAL_RCC_OscConfig+0x478>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cf4:	f7ff f9da 	bl	80040ac <HAL_GetTick>
 8004cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cfc:	f7ff f9d6 	bl	80040ac <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e087      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d0e:	4b27      	ldr	r3, [pc, #156]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1f0      	bne.n	8004cfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	69da      	ldr	r2, [r3, #28]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	431a      	orrs	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	019b      	lsls	r3, r3, #6
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d30:	085b      	lsrs	r3, r3, #1
 8004d32:	3b01      	subs	r3, #1
 8004d34:	041b      	lsls	r3, r3, #16
 8004d36:	431a      	orrs	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	061b      	lsls	r3, r3, #24
 8004d3e:	491b      	ldr	r1, [pc, #108]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d44:	4b1b      	ldr	r3, [pc, #108]	@ (8004db4 <HAL_RCC_OscConfig+0x478>)
 8004d46:	2201      	movs	r2, #1
 8004d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d4a:	f7ff f9af 	bl	80040ac <HAL_GetTick>
 8004d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d50:	e008      	b.n	8004d64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d52:	f7ff f9ab 	bl	80040ac <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d901      	bls.n	8004d64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e05c      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d64:	4b11      	ldr	r3, [pc, #68]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d0f0      	beq.n	8004d52 <HAL_RCC_OscConfig+0x416>
 8004d70:	e054      	b.n	8004e1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d72:	4b10      	ldr	r3, [pc, #64]	@ (8004db4 <HAL_RCC_OscConfig+0x478>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d78:	f7ff f998 	bl	80040ac <HAL_GetTick>
 8004d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d7e:	e008      	b.n	8004d92 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d80:	f7ff f994 	bl	80040ac <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e045      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d92:	4b06      	ldr	r3, [pc, #24]	@ (8004dac <HAL_RCC_OscConfig+0x470>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1f0      	bne.n	8004d80 <HAL_RCC_OscConfig+0x444>
 8004d9e:	e03d      	b.n	8004e1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d107      	bne.n	8004db8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e038      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
 8004dac:	40023800 	.word	0x40023800
 8004db0:	40007000 	.word	0x40007000
 8004db4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004db8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e28 <HAL_RCC_OscConfig+0x4ec>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d028      	beq.n	8004e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d121      	bne.n	8004e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d11a      	bne.n	8004e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004de8:	4013      	ands	r3, r2
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004dee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d111      	bne.n	8004e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfe:	085b      	lsrs	r3, r3, #1
 8004e00:	3b01      	subs	r3, #1
 8004e02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d107      	bne.n	8004e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d001      	beq.n	8004e1c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3718      	adds	r7, #24
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	40023800 	.word	0x40023800

08004e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d101      	bne.n	8004e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e0cc      	b.n	8004fda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e40:	4b68      	ldr	r3, [pc, #416]	@ (8004fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0307 	and.w	r3, r3, #7
 8004e48:	683a      	ldr	r2, [r7, #0]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d90c      	bls.n	8004e68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e4e:	4b65      	ldr	r3, [pc, #404]	@ (8004fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	b2d2      	uxtb	r2, r2
 8004e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e56:	4b63      	ldr	r3, [pc, #396]	@ (8004fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0307 	and.w	r3, r3, #7
 8004e5e:	683a      	ldr	r2, [r7, #0]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d001      	beq.n	8004e68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e0b8      	b.n	8004fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d020      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0304 	and.w	r3, r3, #4
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d005      	beq.n	8004e8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e80:	4b59      	ldr	r3, [pc, #356]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	4a58      	ldr	r2, [pc, #352]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0308 	and.w	r3, r3, #8
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d005      	beq.n	8004ea4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e98:	4b53      	ldr	r3, [pc, #332]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	4a52      	ldr	r2, [pc, #328]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004ea2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ea4:	4b50      	ldr	r3, [pc, #320]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	494d      	ldr	r1, [pc, #308]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d044      	beq.n	8004f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d107      	bne.n	8004eda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eca:	4b47      	ldr	r3, [pc, #284]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d119      	bne.n	8004f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e07f      	b.n	8004fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d003      	beq.n	8004eea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ee6:	2b03      	cmp	r3, #3
 8004ee8:	d107      	bne.n	8004efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eea:	4b3f      	ldr	r3, [pc, #252]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d109      	bne.n	8004f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e06f      	b.n	8004fda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004efa:	4b3b      	ldr	r3, [pc, #236]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e067      	b.n	8004fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f0a:	4b37      	ldr	r3, [pc, #220]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f023 0203 	bic.w	r2, r3, #3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	4934      	ldr	r1, [pc, #208]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f1c:	f7ff f8c6 	bl	80040ac <HAL_GetTick>
 8004f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f22:	e00a      	b.n	8004f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f24:	f7ff f8c2 	bl	80040ac <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e04f      	b.n	8004fda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f003 020c 	and.w	r2, r3, #12
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d1eb      	bne.n	8004f24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f4c:	4b25      	ldr	r3, [pc, #148]	@ (8004fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	683a      	ldr	r2, [r7, #0]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d20c      	bcs.n	8004f74 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f5a:	4b22      	ldr	r3, [pc, #136]	@ (8004fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f62:	4b20      	ldr	r3, [pc, #128]	@ (8004fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	683a      	ldr	r2, [r7, #0]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d001      	beq.n	8004f74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e032      	b.n	8004fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0304 	and.w	r3, r3, #4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d008      	beq.n	8004f92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f80:	4b19      	ldr	r3, [pc, #100]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	4916      	ldr	r1, [pc, #88]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0308 	and.w	r3, r3, #8
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d009      	beq.n	8004fb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f9e:	4b12      	ldr	r3, [pc, #72]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	00db      	lsls	r3, r3, #3
 8004fac:	490e      	ldr	r1, [pc, #56]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004fb2:	f000 f821 	bl	8004ff8 <HAL_RCC_GetSysClockFreq>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	091b      	lsrs	r3, r3, #4
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	490a      	ldr	r1, [pc, #40]	@ (8004fec <HAL_RCC_ClockConfig+0x1c0>)
 8004fc4:	5ccb      	ldrb	r3, [r1, r3]
 8004fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8004fca:	4a09      	ldr	r2, [pc, #36]	@ (8004ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8004fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004fce:	4b09      	ldr	r3, [pc, #36]	@ (8004ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff f826 	bl	8004024 <HAL_InitTick>

  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40023c00 	.word	0x40023c00
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	0800a38c 	.word	0x0800a38c
 8004ff0:	2000000c 	.word	0x2000000c
 8004ff4:	20000024 	.word	0x20000024

08004ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ffc:	b094      	sub	sp, #80	@ 0x50
 8004ffe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005010:	4b79      	ldr	r3, [pc, #484]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f003 030c 	and.w	r3, r3, #12
 8005018:	2b08      	cmp	r3, #8
 800501a:	d00d      	beq.n	8005038 <HAL_RCC_GetSysClockFreq+0x40>
 800501c:	2b08      	cmp	r3, #8
 800501e:	f200 80e1 	bhi.w	80051e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005022:	2b00      	cmp	r3, #0
 8005024:	d002      	beq.n	800502c <HAL_RCC_GetSysClockFreq+0x34>
 8005026:	2b04      	cmp	r3, #4
 8005028:	d003      	beq.n	8005032 <HAL_RCC_GetSysClockFreq+0x3a>
 800502a:	e0db      	b.n	80051e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800502c:	4b73      	ldr	r3, [pc, #460]	@ (80051fc <HAL_RCC_GetSysClockFreq+0x204>)
 800502e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005030:	e0db      	b.n	80051ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005032:	4b73      	ldr	r3, [pc, #460]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x208>)
 8005034:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005036:	e0d8      	b.n	80051ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005038:	4b6f      	ldr	r3, [pc, #444]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005040:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005042:	4b6d      	ldr	r3, [pc, #436]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d063      	beq.n	8005116 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800504e:	4b6a      	ldr	r3, [pc, #424]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	099b      	lsrs	r3, r3, #6
 8005054:	2200      	movs	r2, #0
 8005056:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005058:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800505a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005060:	633b      	str	r3, [r7, #48]	@ 0x30
 8005062:	2300      	movs	r3, #0
 8005064:	637b      	str	r3, [r7, #52]	@ 0x34
 8005066:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800506a:	4622      	mov	r2, r4
 800506c:	462b      	mov	r3, r5
 800506e:	f04f 0000 	mov.w	r0, #0
 8005072:	f04f 0100 	mov.w	r1, #0
 8005076:	0159      	lsls	r1, r3, #5
 8005078:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800507c:	0150      	lsls	r0, r2, #5
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4621      	mov	r1, r4
 8005084:	1a51      	subs	r1, r2, r1
 8005086:	6139      	str	r1, [r7, #16]
 8005088:	4629      	mov	r1, r5
 800508a:	eb63 0301 	sbc.w	r3, r3, r1
 800508e:	617b      	str	r3, [r7, #20]
 8005090:	f04f 0200 	mov.w	r2, #0
 8005094:	f04f 0300 	mov.w	r3, #0
 8005098:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800509c:	4659      	mov	r1, fp
 800509e:	018b      	lsls	r3, r1, #6
 80050a0:	4651      	mov	r1, sl
 80050a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050a6:	4651      	mov	r1, sl
 80050a8:	018a      	lsls	r2, r1, #6
 80050aa:	4651      	mov	r1, sl
 80050ac:	ebb2 0801 	subs.w	r8, r2, r1
 80050b0:	4659      	mov	r1, fp
 80050b2:	eb63 0901 	sbc.w	r9, r3, r1
 80050b6:	f04f 0200 	mov.w	r2, #0
 80050ba:	f04f 0300 	mov.w	r3, #0
 80050be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050ca:	4690      	mov	r8, r2
 80050cc:	4699      	mov	r9, r3
 80050ce:	4623      	mov	r3, r4
 80050d0:	eb18 0303 	adds.w	r3, r8, r3
 80050d4:	60bb      	str	r3, [r7, #8]
 80050d6:	462b      	mov	r3, r5
 80050d8:	eb49 0303 	adc.w	r3, r9, r3
 80050dc:	60fb      	str	r3, [r7, #12]
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	f04f 0300 	mov.w	r3, #0
 80050e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80050ea:	4629      	mov	r1, r5
 80050ec:	024b      	lsls	r3, r1, #9
 80050ee:	4621      	mov	r1, r4
 80050f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80050f4:	4621      	mov	r1, r4
 80050f6:	024a      	lsls	r2, r1, #9
 80050f8:	4610      	mov	r0, r2
 80050fa:	4619      	mov	r1, r3
 80050fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050fe:	2200      	movs	r2, #0
 8005100:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005102:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005104:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005108:	f7fb fd56 	bl	8000bb8 <__aeabi_uldivmod>
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	4613      	mov	r3, r2
 8005112:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005114:	e058      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005116:	4b38      	ldr	r3, [pc, #224]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	099b      	lsrs	r3, r3, #6
 800511c:	2200      	movs	r2, #0
 800511e:	4618      	mov	r0, r3
 8005120:	4611      	mov	r1, r2
 8005122:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005126:	623b      	str	r3, [r7, #32]
 8005128:	2300      	movs	r3, #0
 800512a:	627b      	str	r3, [r7, #36]	@ 0x24
 800512c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005130:	4642      	mov	r2, r8
 8005132:	464b      	mov	r3, r9
 8005134:	f04f 0000 	mov.w	r0, #0
 8005138:	f04f 0100 	mov.w	r1, #0
 800513c:	0159      	lsls	r1, r3, #5
 800513e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005142:	0150      	lsls	r0, r2, #5
 8005144:	4602      	mov	r2, r0
 8005146:	460b      	mov	r3, r1
 8005148:	4641      	mov	r1, r8
 800514a:	ebb2 0a01 	subs.w	sl, r2, r1
 800514e:	4649      	mov	r1, r9
 8005150:	eb63 0b01 	sbc.w	fp, r3, r1
 8005154:	f04f 0200 	mov.w	r2, #0
 8005158:	f04f 0300 	mov.w	r3, #0
 800515c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005160:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005164:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005168:	ebb2 040a 	subs.w	r4, r2, sl
 800516c:	eb63 050b 	sbc.w	r5, r3, fp
 8005170:	f04f 0200 	mov.w	r2, #0
 8005174:	f04f 0300 	mov.w	r3, #0
 8005178:	00eb      	lsls	r3, r5, #3
 800517a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800517e:	00e2      	lsls	r2, r4, #3
 8005180:	4614      	mov	r4, r2
 8005182:	461d      	mov	r5, r3
 8005184:	4643      	mov	r3, r8
 8005186:	18e3      	adds	r3, r4, r3
 8005188:	603b      	str	r3, [r7, #0]
 800518a:	464b      	mov	r3, r9
 800518c:	eb45 0303 	adc.w	r3, r5, r3
 8005190:	607b      	str	r3, [r7, #4]
 8005192:	f04f 0200 	mov.w	r2, #0
 8005196:	f04f 0300 	mov.w	r3, #0
 800519a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800519e:	4629      	mov	r1, r5
 80051a0:	028b      	lsls	r3, r1, #10
 80051a2:	4621      	mov	r1, r4
 80051a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051a8:	4621      	mov	r1, r4
 80051aa:	028a      	lsls	r2, r1, #10
 80051ac:	4610      	mov	r0, r2
 80051ae:	4619      	mov	r1, r3
 80051b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051b2:	2200      	movs	r2, #0
 80051b4:	61bb      	str	r3, [r7, #24]
 80051b6:	61fa      	str	r2, [r7, #28]
 80051b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051bc:	f7fb fcfc 	bl	8000bb8 <__aeabi_uldivmod>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4613      	mov	r3, r2
 80051c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80051c8:	4b0b      	ldr	r3, [pc, #44]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	0c1b      	lsrs	r3, r3, #16
 80051ce:	f003 0303 	and.w	r3, r3, #3
 80051d2:	3301      	adds	r3, #1
 80051d4:	005b      	lsls	r3, r3, #1
 80051d6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80051d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80051da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051e2:	e002      	b.n	80051ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051e4:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <HAL_RCC_GetSysClockFreq+0x204>)
 80051e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3750      	adds	r7, #80	@ 0x50
 80051f0:	46bd      	mov	sp, r7
 80051f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051f6:	bf00      	nop
 80051f8:	40023800 	.word	0x40023800
 80051fc:	00f42400 	.word	0x00f42400
 8005200:	007a1200 	.word	0x007a1200

08005204 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005208:	4b03      	ldr	r3, [pc, #12]	@ (8005218 <HAL_RCC_GetHCLKFreq+0x14>)
 800520a:	681b      	ldr	r3, [r3, #0]
}
 800520c:	4618      	mov	r0, r3
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	2000000c 	.word	0x2000000c

0800521c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005220:	f7ff fff0 	bl	8005204 <HAL_RCC_GetHCLKFreq>
 8005224:	4602      	mov	r2, r0
 8005226:	4b05      	ldr	r3, [pc, #20]	@ (800523c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	0a9b      	lsrs	r3, r3, #10
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	4903      	ldr	r1, [pc, #12]	@ (8005240 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005232:	5ccb      	ldrb	r3, [r1, r3]
 8005234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005238:	4618      	mov	r0, r3
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40023800 	.word	0x40023800
 8005240:	0800a39c 	.word	0x0800a39c

08005244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005248:	f7ff ffdc 	bl	8005204 <HAL_RCC_GetHCLKFreq>
 800524c:	4602      	mov	r2, r0
 800524e:	4b05      	ldr	r3, [pc, #20]	@ (8005264 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	0b5b      	lsrs	r3, r3, #13
 8005254:	f003 0307 	and.w	r3, r3, #7
 8005258:	4903      	ldr	r1, [pc, #12]	@ (8005268 <HAL_RCC_GetPCLK2Freq+0x24>)
 800525a:	5ccb      	ldrb	r3, [r1, r3]
 800525c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005260:	4618      	mov	r0, r3
 8005262:	bd80      	pop	{r7, pc}
 8005264:	40023800 	.word	0x40023800
 8005268:	0800a39c 	.word	0x0800a39c

0800526c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e07b      	b.n	8005376 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	2b00      	cmp	r3, #0
 8005284:	d108      	bne.n	8005298 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800528e:	d009      	beq.n	80052a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	61da      	str	r2, [r3, #28]
 8005296:	e005      	b.n	80052a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d106      	bne.n	80052c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f85d 	bl	800537e <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2202      	movs	r2, #2
 80052c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052f6:	431a      	orrs	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	431a      	orrs	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	431a      	orrs	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005314:	431a      	orrs	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005328:	ea42 0103 	orr.w	r1, r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005330:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	0c1b      	lsrs	r3, r3, #16
 8005342:	f003 0104 	and.w	r1, r3, #4
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534a:	f003 0210 	and.w	r2, r3, #16
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	430a      	orrs	r2, r1
 8005354:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	69da      	ldr	r2, [r3, #28]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005364:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3708      	adds	r7, #8
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}

0800537e <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b08a      	sub	sp, #40	@ 0x28
 8005396:	af00      	add	r7, sp, #0
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	607a      	str	r2, [r7, #4]
 800539e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80053a0:	2301      	movs	r3, #1
 80053a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053a4:	f7fe fe82 	bl	80040ac <HAL_GetTick>
 80053a8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053b0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80053b8:	887b      	ldrh	r3, [r7, #2]
 80053ba:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80053bc:	7ffb      	ldrb	r3, [r7, #31]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d00c      	beq.n	80053dc <HAL_SPI_TransmitReceive+0x4a>
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053c8:	d106      	bne.n	80053d8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d102      	bne.n	80053d8 <HAL_SPI_TransmitReceive+0x46>
 80053d2:	7ffb      	ldrb	r3, [r7, #31]
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d001      	beq.n	80053dc <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80053d8:	2302      	movs	r3, #2
 80053da:	e17f      	b.n	80056dc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d005      	beq.n	80053ee <HAL_SPI_TransmitReceive+0x5c>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d002      	beq.n	80053ee <HAL_SPI_TransmitReceive+0x5c>
 80053e8:	887b      	ldrh	r3, [r7, #2]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e174      	b.n	80056dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d101      	bne.n	8005400 <HAL_SPI_TransmitReceive+0x6e>
 80053fc:	2302      	movs	r3, #2
 80053fe:	e16d      	b.n	80056dc <HAL_SPI_TransmitReceive+0x34a>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800540e:	b2db      	uxtb	r3, r3
 8005410:	2b04      	cmp	r3, #4
 8005412:	d003      	beq.n	800541c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2205      	movs	r2, #5
 8005418:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	887a      	ldrh	r2, [r7, #2]
 800542c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	887a      	ldrh	r2, [r7, #2]
 8005432:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	68ba      	ldr	r2, [r7, #8]
 8005438:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	887a      	ldrh	r2, [r7, #2]
 800543e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	887a      	ldrh	r2, [r7, #2]
 8005444:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545c:	2b40      	cmp	r3, #64	@ 0x40
 800545e:	d007      	beq.n	8005470 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800546e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005478:	d17e      	bne.n	8005578 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d002      	beq.n	8005488 <HAL_SPI_TransmitReceive+0xf6>
 8005482:	8afb      	ldrh	r3, [r7, #22]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d16c      	bne.n	8005562 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548c:	881a      	ldrh	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005498:	1c9a      	adds	r2, r3, #2
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	3b01      	subs	r3, #1
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054ac:	e059      	b.n	8005562 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d11b      	bne.n	80054f4 <HAL_SPI_TransmitReceive+0x162>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d016      	beq.n	80054f4 <HAL_SPI_TransmitReceive+0x162>
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d113      	bne.n	80054f4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d0:	881a      	ldrh	r2, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054dc:	1c9a      	adds	r2, r3, #2
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	3b01      	subs	r3, #1
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d119      	bne.n	8005536 <HAL_SPI_TransmitReceive+0x1a4>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005506:	b29b      	uxth	r3, r3
 8005508:	2b00      	cmp	r3, #0
 800550a:	d014      	beq.n	8005536 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68da      	ldr	r2, [r3, #12]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005516:	b292      	uxth	r2, r2
 8005518:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800551e:	1c9a      	adds	r2, r3, #2
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005532:	2301      	movs	r3, #1
 8005534:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005536:	f7fe fdb9 	bl	80040ac <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005542:	429a      	cmp	r2, r3
 8005544:	d80d      	bhi.n	8005562 <HAL_SPI_TransmitReceive+0x1d0>
 8005546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800554c:	d009      	beq.n	8005562 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e0bc      	b.n	80056dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005566:	b29b      	uxth	r3, r3
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1a0      	bne.n	80054ae <HAL_SPI_TransmitReceive+0x11c>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d19b      	bne.n	80054ae <HAL_SPI_TransmitReceive+0x11c>
 8005576:	e082      	b.n	800567e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d002      	beq.n	8005586 <HAL_SPI_TransmitReceive+0x1f4>
 8005580:	8afb      	ldrh	r3, [r7, #22]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d171      	bne.n	800566a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	330c      	adds	r3, #12
 8005590:	7812      	ldrb	r2, [r2, #0]
 8005592:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005598:	1c5a      	adds	r2, r3, #1
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055ac:	e05d      	b.n	800566a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d11c      	bne.n	80055f6 <HAL_SPI_TransmitReceive+0x264>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d017      	beq.n	80055f6 <HAL_SPI_TransmitReceive+0x264>
 80055c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d114      	bne.n	80055f6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	330c      	adds	r3, #12
 80055d6:	7812      	ldrb	r2, [r2, #0]
 80055d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055de:	1c5a      	adds	r2, r3, #1
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	3b01      	subs	r3, #1
 80055ec:	b29a      	uxth	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055f2:	2300      	movs	r3, #0
 80055f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b01      	cmp	r3, #1
 8005602:	d119      	bne.n	8005638 <HAL_SPI_TransmitReceive+0x2a6>
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005608:	b29b      	uxth	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d014      	beq.n	8005638 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005618:	b2d2      	uxtb	r2, r2
 800561a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29a      	uxth	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005634:	2301      	movs	r3, #1
 8005636:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005638:	f7fe fd38 	bl	80040ac <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	6a3b      	ldr	r3, [r7, #32]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005644:	429a      	cmp	r2, r3
 8005646:	d803      	bhi.n	8005650 <HAL_SPI_TransmitReceive+0x2be>
 8005648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800564e:	d102      	bne.n	8005656 <HAL_SPI_TransmitReceive+0x2c4>
 8005650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005652:	2b00      	cmp	r3, #0
 8005654:	d109      	bne.n	800566a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e038      	b.n	80056dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800566e:	b29b      	uxth	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d19c      	bne.n	80055ae <HAL_SPI_TransmitReceive+0x21c>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d197      	bne.n	80055ae <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800567e:	6a3a      	ldr	r2, [r7, #32]
 8005680:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 f8c4 	bl	8005810 <SPI_EndRxTxTransaction>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d008      	beq.n	80056a0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2220      	movs	r2, #32
 8005692:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e01d      	b.n	80056dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10a      	bne.n	80056be <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056a8:	2300      	movs	r3, #0
 80056aa:	613b      	str	r3, [r7, #16]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	613b      	str	r3, [r7, #16]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	613b      	str	r3, [r7, #16]
 80056bc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e000      	b.n	80056dc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80056da:	2300      	movs	r3, #0
  }
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3728      	adds	r7, #40	@ 0x28
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056f2:	b2db      	uxtb	r3, r3
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005710:	f7fe fccc 	bl	80040ac <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005718:	1a9b      	subs	r3, r3, r2
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	4413      	add	r3, r2
 800571e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005720:	f7fe fcc4 	bl	80040ac <HAL_GetTick>
 8005724:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005726:	4b39      	ldr	r3, [pc, #228]	@ (800580c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	015b      	lsls	r3, r3, #5
 800572c:	0d1b      	lsrs	r3, r3, #20
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	fb02 f303 	mul.w	r3, r2, r3
 8005734:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005736:	e054      	b.n	80057e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573e:	d050      	beq.n	80057e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005740:	f7fe fcb4 	bl	80040ac <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	429a      	cmp	r2, r3
 800574e:	d902      	bls.n	8005756 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d13d      	bne.n	80057d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005764:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800576e:	d111      	bne.n	8005794 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005778:	d004      	beq.n	8005784 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005782:	d107      	bne.n	8005794 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005792:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800579c:	d10f      	bne.n	80057be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e017      	b.n	8005802 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80057d8:	2300      	movs	r3, #0
 80057da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	3b01      	subs	r3, #1
 80057e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	4013      	ands	r3, r2
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	bf0c      	ite	eq
 80057f2:	2301      	moveq	r3, #1
 80057f4:	2300      	movne	r3, #0
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	79fb      	ldrb	r3, [r7, #7]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d19b      	bne.n	8005738 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3720      	adds	r7, #32
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	2000000c 	.word	0x2000000c

08005810 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b088      	sub	sp, #32
 8005814:	af02      	add	r7, sp, #8
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2201      	movs	r2, #1
 8005824:	2102      	movs	r1, #2
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f7ff ff6a 	bl	8005700 <SPI_WaitFlagStateUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d007      	beq.n	8005842 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005836:	f043 0220 	orr.w	r2, r3, #32
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e032      	b.n	80058a8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005842:	4b1b      	ldr	r3, [pc, #108]	@ (80058b0 <SPI_EndRxTxTransaction+0xa0>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a1b      	ldr	r2, [pc, #108]	@ (80058b4 <SPI_EndRxTxTransaction+0xa4>)
 8005848:	fba2 2303 	umull	r2, r3, r2, r3
 800584c:	0d5b      	lsrs	r3, r3, #21
 800584e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005852:	fb02 f303 	mul.w	r3, r2, r3
 8005856:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005860:	d112      	bne.n	8005888 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2200      	movs	r2, #0
 800586a:	2180      	movs	r1, #128	@ 0x80
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f7ff ff47 	bl	8005700 <SPI_WaitFlagStateUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d016      	beq.n	80058a6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587c:	f043 0220 	orr.w	r2, r3, #32
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e00f      	b.n	80058a8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00a      	beq.n	80058a4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	3b01      	subs	r3, #1
 8005892:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800589e:	2b80      	cmp	r3, #128	@ 0x80
 80058a0:	d0f2      	beq.n	8005888 <SPI_EndRxTxTransaction+0x78>
 80058a2:	e000      	b.n	80058a6 <SPI_EndRxTxTransaction+0x96>
        break;
 80058a4:	bf00      	nop
  }

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	2000000c 	.word	0x2000000c
 80058b4:	165e9f81 	.word	0x165e9f81

080058b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e042      	b.n	8005950 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d106      	bne.n	80058e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7fd ff02 	bl	80036e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2224      	movs	r2, #36	@ 0x24
 80058e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68da      	ldr	r2, [r3, #12]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f973 	bl	8005be8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005910:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	695a      	ldr	r2, [r3, #20]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005920:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68da      	ldr	r2, [r3, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005930:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08a      	sub	sp, #40	@ 0x28
 800595c:	af02      	add	r7, sp, #8
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	603b      	str	r3, [r7, #0]
 8005964:	4613      	mov	r3, r2
 8005966:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b20      	cmp	r3, #32
 8005976:	d175      	bne.n	8005a64 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <HAL_UART_Transmit+0x2c>
 800597e:	88fb      	ldrh	r3, [r7, #6]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d101      	bne.n	8005988 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e06e      	b.n	8005a66 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2221      	movs	r2, #33	@ 0x21
 8005992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005996:	f7fe fb89 	bl	80040ac <HAL_GetTick>
 800599a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	88fa      	ldrh	r2, [r7, #6]
 80059a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	88fa      	ldrh	r2, [r7, #6]
 80059a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059b0:	d108      	bne.n	80059c4 <HAL_UART_Transmit+0x6c>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d104      	bne.n	80059c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059ba:	2300      	movs	r3, #0
 80059bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	61bb      	str	r3, [r7, #24]
 80059c2:	e003      	b.n	80059cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059cc:	e02e      	b.n	8005a2c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	9300      	str	r3, [sp, #0]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2200      	movs	r2, #0
 80059d6:	2180      	movs	r1, #128	@ 0x80
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f000 f848 	bl	8005a6e <UART_WaitOnFlagUntilTimeout>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d005      	beq.n	80059f0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2220      	movs	r2, #32
 80059e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e03a      	b.n	8005a66 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10b      	bne.n	8005a0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	881b      	ldrh	r3, [r3, #0]
 80059fa:	461a      	mov	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	3302      	adds	r3, #2
 8005a0a:	61bb      	str	r3, [r7, #24]
 8005a0c:	e007      	b.n	8005a1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	781a      	ldrb	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	3b01      	subs	r3, #1
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1cb      	bne.n	80059ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	2140      	movs	r1, #64	@ 0x40
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f000 f814 	bl	8005a6e <UART_WaitOnFlagUntilTimeout>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e006      	b.n	8005a66 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a60:	2300      	movs	r3, #0
 8005a62:	e000      	b.n	8005a66 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a64:	2302      	movs	r3, #2
  }
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3720      	adds	r7, #32
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b086      	sub	sp, #24
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	60f8      	str	r0, [r7, #12]
 8005a76:	60b9      	str	r1, [r7, #8]
 8005a78:	603b      	str	r3, [r7, #0]
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a7e:	e03b      	b.n	8005af8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a80:	6a3b      	ldr	r3, [r7, #32]
 8005a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a86:	d037      	beq.n	8005af8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a88:	f7fe fb10 	bl	80040ac <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	6a3a      	ldr	r2, [r7, #32]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d302      	bcc.n	8005a9e <UART_WaitOnFlagUntilTimeout+0x30>
 8005a98:	6a3b      	ldr	r3, [r7, #32]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e03a      	b.n	8005b18 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f003 0304 	and.w	r3, r3, #4
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d023      	beq.n	8005af8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2b80      	cmp	r3, #128	@ 0x80
 8005ab4:	d020      	beq.n	8005af8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b40      	cmp	r3, #64	@ 0x40
 8005aba:	d01d      	beq.n	8005af8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 0308 	and.w	r3, r3, #8
 8005ac6:	2b08      	cmp	r3, #8
 8005ac8:	d116      	bne.n	8005af8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005aca:	2300      	movs	r3, #0
 8005acc:	617b      	str	r3, [r7, #20]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	617b      	str	r3, [r7, #20]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	617b      	str	r3, [r7, #20]
 8005ade:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ae0:	68f8      	ldr	r0, [r7, #12]
 8005ae2:	f000 f81d 	bl	8005b20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2208      	movs	r2, #8
 8005aea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e00f      	b.n	8005b18 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	4013      	ands	r3, r2
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	429a      	cmp	r2, r3
 8005b06:	bf0c      	ite	eq
 8005b08:	2301      	moveq	r3, #1
 8005b0a:	2300      	movne	r3, #0
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	461a      	mov	r2, r3
 8005b10:	79fb      	ldrb	r3, [r7, #7]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d0b4      	beq.n	8005a80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3718      	adds	r7, #24
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b095      	sub	sp, #84	@ 0x54
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	330c      	adds	r3, #12
 8005b2e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b32:	e853 3f00 	ldrex	r3, [r3]
 8005b36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	330c      	adds	r3, #12
 8005b46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b48:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b50:	e841 2300 	strex	r3, r2, [r1]
 8005b54:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1e5      	bne.n	8005b28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3314      	adds	r3, #20
 8005b62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	e853 3f00 	ldrex	r3, [r3]
 8005b6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	f023 0301 	bic.w	r3, r3, #1
 8005b72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3314      	adds	r3, #20
 8005b7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b84:	e841 2300 	strex	r3, r2, [r1]
 8005b88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1e5      	bne.n	8005b5c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d119      	bne.n	8005bcc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	330c      	adds	r3, #12
 8005b9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	e853 3f00 	ldrex	r3, [r3]
 8005ba6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	f023 0310 	bic.w	r3, r3, #16
 8005bae:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	330c      	adds	r3, #12
 8005bb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bb8:	61ba      	str	r2, [r7, #24]
 8005bba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbc:	6979      	ldr	r1, [r7, #20]
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	e841 2300 	strex	r3, r2, [r1]
 8005bc4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d1e5      	bne.n	8005b98 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005bda:	bf00      	nop
 8005bdc:	3754      	adds	r7, #84	@ 0x54
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
	...

08005be8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bec:	b0c0      	sub	sp, #256	@ 0x100
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c04:	68d9      	ldr	r1, [r3, #12]
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	ea40 0301 	orr.w	r3, r0, r1
 8005c10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005c40:	f021 010c 	bic.w	r1, r1, #12
 8005c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c4e:	430b      	orrs	r3, r1
 8005c50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c62:	6999      	ldr	r1, [r3, #24]
 8005c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	ea40 0301 	orr.w	r3, r0, r1
 8005c6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	4b8f      	ldr	r3, [pc, #572]	@ (8005eb4 <UART_SetConfig+0x2cc>)
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d005      	beq.n	8005c88 <UART_SetConfig+0xa0>
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	4b8d      	ldr	r3, [pc, #564]	@ (8005eb8 <UART_SetConfig+0x2d0>)
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d104      	bne.n	8005c92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c88:	f7ff fadc 	bl	8005244 <HAL_RCC_GetPCLK2Freq>
 8005c8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c90:	e003      	b.n	8005c9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c92:	f7ff fac3 	bl	800521c <HAL_RCC_GetPCLK1Freq>
 8005c96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ca4:	f040 810c 	bne.w	8005ec0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cac:	2200      	movs	r2, #0
 8005cae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005cb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005cb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005cba:	4622      	mov	r2, r4
 8005cbc:	462b      	mov	r3, r5
 8005cbe:	1891      	adds	r1, r2, r2
 8005cc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005cc2:	415b      	adcs	r3, r3
 8005cc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005cca:	4621      	mov	r1, r4
 8005ccc:	eb12 0801 	adds.w	r8, r2, r1
 8005cd0:	4629      	mov	r1, r5
 8005cd2:	eb43 0901 	adc.w	r9, r3, r1
 8005cd6:	f04f 0200 	mov.w	r2, #0
 8005cda:	f04f 0300 	mov.w	r3, #0
 8005cde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ce2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ce6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cea:	4690      	mov	r8, r2
 8005cec:	4699      	mov	r9, r3
 8005cee:	4623      	mov	r3, r4
 8005cf0:	eb18 0303 	adds.w	r3, r8, r3
 8005cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005cf8:	462b      	mov	r3, r5
 8005cfa:	eb49 0303 	adc.w	r3, r9, r3
 8005cfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005d12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d16:	460b      	mov	r3, r1
 8005d18:	18db      	adds	r3, r3, r3
 8005d1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	eb42 0303 	adc.w	r3, r2, r3
 8005d22:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005d28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005d2c:	f7fa ff44 	bl	8000bb8 <__aeabi_uldivmod>
 8005d30:	4602      	mov	r2, r0
 8005d32:	460b      	mov	r3, r1
 8005d34:	4b61      	ldr	r3, [pc, #388]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005d36:	fba3 2302 	umull	r2, r3, r3, r2
 8005d3a:	095b      	lsrs	r3, r3, #5
 8005d3c:	011c      	lsls	r4, r3, #4
 8005d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d50:	4642      	mov	r2, r8
 8005d52:	464b      	mov	r3, r9
 8005d54:	1891      	adds	r1, r2, r2
 8005d56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d58:	415b      	adcs	r3, r3
 8005d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d60:	4641      	mov	r1, r8
 8005d62:	eb12 0a01 	adds.w	sl, r2, r1
 8005d66:	4649      	mov	r1, r9
 8005d68:	eb43 0b01 	adc.w	fp, r3, r1
 8005d6c:	f04f 0200 	mov.w	r2, #0
 8005d70:	f04f 0300 	mov.w	r3, #0
 8005d74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d80:	4692      	mov	sl, r2
 8005d82:	469b      	mov	fp, r3
 8005d84:	4643      	mov	r3, r8
 8005d86:	eb1a 0303 	adds.w	r3, sl, r3
 8005d8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d8e:	464b      	mov	r3, r9
 8005d90:	eb4b 0303 	adc.w	r3, fp, r3
 8005d94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005da4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005da8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005dac:	460b      	mov	r3, r1
 8005dae:	18db      	adds	r3, r3, r3
 8005db0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005db2:	4613      	mov	r3, r2
 8005db4:	eb42 0303 	adc.w	r3, r2, r3
 8005db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005dbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005dc2:	f7fa fef9 	bl	8000bb8 <__aeabi_uldivmod>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	460b      	mov	r3, r1
 8005dca:	4611      	mov	r1, r2
 8005dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005dce:	fba3 2301 	umull	r2, r3, r3, r1
 8005dd2:	095b      	lsrs	r3, r3, #5
 8005dd4:	2264      	movs	r2, #100	@ 0x64
 8005dd6:	fb02 f303 	mul.w	r3, r2, r3
 8005dda:	1acb      	subs	r3, r1, r3
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005de2:	4b36      	ldr	r3, [pc, #216]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005de4:	fba3 2302 	umull	r2, r3, r3, r2
 8005de8:	095b      	lsrs	r3, r3, #5
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005df0:	441c      	add	r4, r3
 8005df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005df6:	2200      	movs	r2, #0
 8005df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005dfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005e00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005e04:	4642      	mov	r2, r8
 8005e06:	464b      	mov	r3, r9
 8005e08:	1891      	adds	r1, r2, r2
 8005e0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e0c:	415b      	adcs	r3, r3
 8005e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e14:	4641      	mov	r1, r8
 8005e16:	1851      	adds	r1, r2, r1
 8005e18:	6339      	str	r1, [r7, #48]	@ 0x30
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	414b      	adcs	r3, r1
 8005e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e20:	f04f 0200 	mov.w	r2, #0
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005e2c:	4659      	mov	r1, fp
 8005e2e:	00cb      	lsls	r3, r1, #3
 8005e30:	4651      	mov	r1, sl
 8005e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e36:	4651      	mov	r1, sl
 8005e38:	00ca      	lsls	r2, r1, #3
 8005e3a:	4610      	mov	r0, r2
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	4603      	mov	r3, r0
 8005e40:	4642      	mov	r2, r8
 8005e42:	189b      	adds	r3, r3, r2
 8005e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e48:	464b      	mov	r3, r9
 8005e4a:	460a      	mov	r2, r1
 8005e4c:	eb42 0303 	adc.w	r3, r2, r3
 8005e50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e68:	460b      	mov	r3, r1
 8005e6a:	18db      	adds	r3, r3, r3
 8005e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e6e:	4613      	mov	r3, r2
 8005e70:	eb42 0303 	adc.w	r3, r2, r3
 8005e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e7e:	f7fa fe9b 	bl	8000bb8 <__aeabi_uldivmod>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	4b0d      	ldr	r3, [pc, #52]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005e88:	fba3 1302 	umull	r1, r3, r3, r2
 8005e8c:	095b      	lsrs	r3, r3, #5
 8005e8e:	2164      	movs	r1, #100	@ 0x64
 8005e90:	fb01 f303 	mul.w	r3, r1, r3
 8005e94:	1ad3      	subs	r3, r2, r3
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	3332      	adds	r3, #50	@ 0x32
 8005e9a:	4a08      	ldr	r2, [pc, #32]	@ (8005ebc <UART_SetConfig+0x2d4>)
 8005e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea0:	095b      	lsrs	r3, r3, #5
 8005ea2:	f003 0207 	and.w	r2, r3, #7
 8005ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4422      	add	r2, r4
 8005eae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005eb0:	e106      	b.n	80060c0 <UART_SetConfig+0x4d8>
 8005eb2:	bf00      	nop
 8005eb4:	40011000 	.word	0x40011000
 8005eb8:	40011400 	.word	0x40011400
 8005ebc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ec0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005eca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005ece:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005ed2:	4642      	mov	r2, r8
 8005ed4:	464b      	mov	r3, r9
 8005ed6:	1891      	adds	r1, r2, r2
 8005ed8:	6239      	str	r1, [r7, #32]
 8005eda:	415b      	adcs	r3, r3
 8005edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ede:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ee2:	4641      	mov	r1, r8
 8005ee4:	1854      	adds	r4, r2, r1
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	eb43 0501 	adc.w	r5, r3, r1
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	f04f 0300 	mov.w	r3, #0
 8005ef4:	00eb      	lsls	r3, r5, #3
 8005ef6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005efa:	00e2      	lsls	r2, r4, #3
 8005efc:	4614      	mov	r4, r2
 8005efe:	461d      	mov	r5, r3
 8005f00:	4643      	mov	r3, r8
 8005f02:	18e3      	adds	r3, r4, r3
 8005f04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f08:	464b      	mov	r3, r9
 8005f0a:	eb45 0303 	adc.w	r3, r5, r3
 8005f0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f22:	f04f 0200 	mov.w	r2, #0
 8005f26:	f04f 0300 	mov.w	r3, #0
 8005f2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f2e:	4629      	mov	r1, r5
 8005f30:	008b      	lsls	r3, r1, #2
 8005f32:	4621      	mov	r1, r4
 8005f34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f38:	4621      	mov	r1, r4
 8005f3a:	008a      	lsls	r2, r1, #2
 8005f3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005f40:	f7fa fe3a 	bl	8000bb8 <__aeabi_uldivmod>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4b60      	ldr	r3, [pc, #384]	@ (80060cc <UART_SetConfig+0x4e4>)
 8005f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	011c      	lsls	r4, r3, #4
 8005f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f56:	2200      	movs	r2, #0
 8005f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f64:	4642      	mov	r2, r8
 8005f66:	464b      	mov	r3, r9
 8005f68:	1891      	adds	r1, r2, r2
 8005f6a:	61b9      	str	r1, [r7, #24]
 8005f6c:	415b      	adcs	r3, r3
 8005f6e:	61fb      	str	r3, [r7, #28]
 8005f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f74:	4641      	mov	r1, r8
 8005f76:	1851      	adds	r1, r2, r1
 8005f78:	6139      	str	r1, [r7, #16]
 8005f7a:	4649      	mov	r1, r9
 8005f7c:	414b      	adcs	r3, r1
 8005f7e:	617b      	str	r3, [r7, #20]
 8005f80:	f04f 0200 	mov.w	r2, #0
 8005f84:	f04f 0300 	mov.w	r3, #0
 8005f88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f8c:	4659      	mov	r1, fp
 8005f8e:	00cb      	lsls	r3, r1, #3
 8005f90:	4651      	mov	r1, sl
 8005f92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f96:	4651      	mov	r1, sl
 8005f98:	00ca      	lsls	r2, r1, #3
 8005f9a:	4610      	mov	r0, r2
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	189b      	adds	r3, r3, r2
 8005fa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005fa8:	464b      	mov	r3, r9
 8005faa:	460a      	mov	r2, r1
 8005fac:	eb42 0303 	adc.w	r3, r2, r3
 8005fb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005fbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005fcc:	4649      	mov	r1, r9
 8005fce:	008b      	lsls	r3, r1, #2
 8005fd0:	4641      	mov	r1, r8
 8005fd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fd6:	4641      	mov	r1, r8
 8005fd8:	008a      	lsls	r2, r1, #2
 8005fda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005fde:	f7fa fdeb 	bl	8000bb8 <__aeabi_uldivmod>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4611      	mov	r1, r2
 8005fe8:	4b38      	ldr	r3, [pc, #224]	@ (80060cc <UART_SetConfig+0x4e4>)
 8005fea:	fba3 2301 	umull	r2, r3, r3, r1
 8005fee:	095b      	lsrs	r3, r3, #5
 8005ff0:	2264      	movs	r2, #100	@ 0x64
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	1acb      	subs	r3, r1, r3
 8005ff8:	011b      	lsls	r3, r3, #4
 8005ffa:	3332      	adds	r3, #50	@ 0x32
 8005ffc:	4a33      	ldr	r2, [pc, #204]	@ (80060cc <UART_SetConfig+0x4e4>)
 8005ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006008:	441c      	add	r4, r3
 800600a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800600e:	2200      	movs	r2, #0
 8006010:	673b      	str	r3, [r7, #112]	@ 0x70
 8006012:	677a      	str	r2, [r7, #116]	@ 0x74
 8006014:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006018:	4642      	mov	r2, r8
 800601a:	464b      	mov	r3, r9
 800601c:	1891      	adds	r1, r2, r2
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	415b      	adcs	r3, r3
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006028:	4641      	mov	r1, r8
 800602a:	1851      	adds	r1, r2, r1
 800602c:	6039      	str	r1, [r7, #0]
 800602e:	4649      	mov	r1, r9
 8006030:	414b      	adcs	r3, r1
 8006032:	607b      	str	r3, [r7, #4]
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	f04f 0300 	mov.w	r3, #0
 800603c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006040:	4659      	mov	r1, fp
 8006042:	00cb      	lsls	r3, r1, #3
 8006044:	4651      	mov	r1, sl
 8006046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800604a:	4651      	mov	r1, sl
 800604c:	00ca      	lsls	r2, r1, #3
 800604e:	4610      	mov	r0, r2
 8006050:	4619      	mov	r1, r3
 8006052:	4603      	mov	r3, r0
 8006054:	4642      	mov	r2, r8
 8006056:	189b      	adds	r3, r3, r2
 8006058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800605a:	464b      	mov	r3, r9
 800605c:	460a      	mov	r2, r1
 800605e:	eb42 0303 	adc.w	r3, r2, r3
 8006062:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	663b      	str	r3, [r7, #96]	@ 0x60
 800606e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006070:	f04f 0200 	mov.w	r2, #0
 8006074:	f04f 0300 	mov.w	r3, #0
 8006078:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800607c:	4649      	mov	r1, r9
 800607e:	008b      	lsls	r3, r1, #2
 8006080:	4641      	mov	r1, r8
 8006082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006086:	4641      	mov	r1, r8
 8006088:	008a      	lsls	r2, r1, #2
 800608a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800608e:	f7fa fd93 	bl	8000bb8 <__aeabi_uldivmod>
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	4b0d      	ldr	r3, [pc, #52]	@ (80060cc <UART_SetConfig+0x4e4>)
 8006098:	fba3 1302 	umull	r1, r3, r3, r2
 800609c:	095b      	lsrs	r3, r3, #5
 800609e:	2164      	movs	r1, #100	@ 0x64
 80060a0:	fb01 f303 	mul.w	r3, r1, r3
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	011b      	lsls	r3, r3, #4
 80060a8:	3332      	adds	r3, #50	@ 0x32
 80060aa:	4a08      	ldr	r2, [pc, #32]	@ (80060cc <UART_SetConfig+0x4e4>)
 80060ac:	fba2 2303 	umull	r2, r3, r2, r3
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	f003 020f 	and.w	r2, r3, #15
 80060b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4422      	add	r2, r4
 80060be:	609a      	str	r2, [r3, #8]
}
 80060c0:	bf00      	nop
 80060c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80060c6:	46bd      	mov	sp, r7
 80060c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060cc:	51eb851f 	.word	0x51eb851f

080060d0 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08c      	sub	sp, #48	@ 0x30
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	603b      	str	r3, [r7, #0]
 80060d8:	4603      	mov	r3, r0
 80060da:	71fb      	strb	r3, [r7, #7]
 80060dc:	460b      	mov	r3, r1
 80060de:	71bb      	strb	r3, [r7, #6]
 80060e0:	4613      	mov	r3, r2
 80060e2:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 80060e4:	79fb      	ldrb	r3, [r7, #7]
 80060e6:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 80060e8:	79bb      	ldrb	r3, [r7, #6]
 80060ea:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 80060ec:	797b      	ldrb	r3, [r7, #5]
 80060ee:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80060f0:	f107 030c 	add.w	r3, r7, #12
 80060f4:	2207      	movs	r2, #7
 80060f6:	2100      	movs	r1, #0
 80060f8:	4618      	mov	r0, r3
 80060fa:	f002 f883 	bl	8008204 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80060fe:	f107 0318 	add.w	r3, r7, #24
 8006102:	2218      	movs	r2, #24
 8006104:	2100      	movs	r1, #0
 8006106:	4618      	mov	r0, r3
 8006108:	f002 f87c 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800610c:	233f      	movs	r3, #63	@ 0x3f
 800610e:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8006110:	238a      	movs	r3, #138	@ 0x8a
 8006112:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8006114:	f107 0314 	add.w	r3, r7, #20
 8006118:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 800611a:	2303      	movs	r3, #3
 800611c:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 800611e:	f107 030c 	add.w	r3, r7, #12
 8006122:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8006124:	2307      	movs	r3, #7
 8006126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006128:	f107 0318 	add.w	r3, r7, #24
 800612c:	2100      	movs	r1, #0
 800612e:	4618      	mov	r0, r3
 8006130:	f000 fe78 	bl	8006e24 <hci_send_req>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	da01      	bge.n	800613e <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 800613a:	23ff      	movs	r3, #255	@ 0xff
 800613c:	e014      	b.n	8006168 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800613e:	7b3b      	ldrb	r3, [r7, #12]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8006144:	7b3b      	ldrb	r3, [r7, #12]
 8006146:	e00f      	b.n	8006168 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8006148:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800614c:	b29a      	uxth	r2, r3
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8006152:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8006156:	b29a      	uxth	r2, r3
 8006158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800615a:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800615c:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8006160:	b29a      	uxth	r2, r3
 8006162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006164:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3730      	adds	r7, #48	@ 0x30
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b08e      	sub	sp, #56	@ 0x38
 8006174:	af00      	add	r7, sp, #0
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	607a      	str	r2, [r7, #4]
 800617a:	603b      	str	r3, [r7, #0]
 800617c:	4603      	mov	r3, r0
 800617e:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 8006180:	7bfb      	ldrb	r3, [r7, #15]
 8006182:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006184:	f107 0314 	add.w	r3, r7, #20
 8006188:	2207      	movs	r2, #7
 800618a:	2100      	movs	r1, #0
 800618c:	4618      	mov	r0, r3
 800618e:	f002 f839 	bl	8008204 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006192:	f107 0320 	add.w	r3, r7, #32
 8006196:	2218      	movs	r2, #24
 8006198:	2100      	movs	r1, #0
 800619a:	4618      	mov	r0, r3
 800619c:	f002 f832 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80061a0:	233f      	movs	r3, #63	@ 0x3f
 80061a2:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 80061a4:	238a      	movs	r3, #138	@ 0x8a
 80061a6:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 80061a8:	f107 031c 	add.w	r3, r7, #28
 80061ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 80061ae:	2301      	movs	r3, #1
 80061b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 80061b2:	f107 0314 	add.w	r3, r7, #20
 80061b6:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 80061b8:	2307      	movs	r3, #7
 80061ba:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 80061bc:	f107 0320 	add.w	r3, r7, #32
 80061c0:	2100      	movs	r1, #0
 80061c2:	4618      	mov	r0, r3
 80061c4:	f000 fe2e 	bl	8006e24 <hci_send_req>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	da01      	bge.n	80061d2 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 80061ce:	23ff      	movs	r3, #255	@ 0xff
 80061d0:	e014      	b.n	80061fc <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 80061d2:	7d3b      	ldrb	r3, [r7, #20]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d001      	beq.n	80061dc <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 80061d8:	7d3b      	ldrb	r3, [r7, #20]
 80061da:	e00f      	b.n	80061fc <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 80061dc:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80061e6:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80061f0:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3738      	adds	r7, #56	@ 0x38
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8006204:	b590      	push	{r4, r7, lr}
 8006206:	b095      	sub	sp, #84	@ 0x54
 8006208:	af00      	add	r7, sp, #0
 800620a:	4604      	mov	r4, r0
 800620c:	4608      	mov	r0, r1
 800620e:	4611      	mov	r1, r2
 8006210:	461a      	mov	r2, r3
 8006212:	4623      	mov	r3, r4
 8006214:	71fb      	strb	r3, [r7, #7]
 8006216:	4603      	mov	r3, r0
 8006218:	80bb      	strh	r3, [r7, #4]
 800621a:	460b      	mov	r3, r1
 800621c:	807b      	strh	r3, [r7, #2]
 800621e:	4613      	mov	r3, r2
 8006220:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 8006222:	2300      	movs	r3, #0
 8006224:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8006228:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800622c:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8006230:	4413      	add	r3, r2
 8006232:	330e      	adds	r3, #14
 8006234:	2b28      	cmp	r3, #40	@ 0x28
 8006236:	d901      	bls.n	800623c <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8006238:	2342      	movs	r3, #66	@ 0x42
 800623a:	e0c9      	b.n	80063d0 <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 800623c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006240:	3350      	adds	r3, #80	@ 0x50
 8006242:	443b      	add	r3, r7
 8006244:	79fa      	ldrb	r2, [r7, #7]
 8006246:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800624a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800624e:	3301      	adds	r3, #1
 8006250:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8006254:	88bb      	ldrh	r3, [r7, #4]
 8006256:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8006258:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800625c:	f107 0208 	add.w	r2, r7, #8
 8006260:	4413      	add	r3, r2
 8006262:	88ba      	ldrh	r2, [r7, #4]
 8006264:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8006266:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800626a:	3302      	adds	r3, #2
 800626c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8006270:	887b      	ldrh	r3, [r7, #2]
 8006272:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8006274:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006278:	f107 0208 	add.w	r2, r7, #8
 800627c:	4413      	add	r3, r2
 800627e:	887a      	ldrh	r2, [r7, #2]
 8006280:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8006282:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006286:	3302      	adds	r3, #2
 8006288:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800628c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006290:	3350      	adds	r3, #80	@ 0x50
 8006292:	443b      	add	r3, r7
 8006294:	79ba      	ldrb	r2, [r7, #6]
 8006296:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800629a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800629e:	3301      	adds	r3, #1
 80062a0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 80062a4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80062a8:	3350      	adds	r3, #80	@ 0x50
 80062aa:	443b      	add	r3, r7
 80062ac:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 80062b0:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80062b4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80062b8:	3301      	adds	r3, #1
 80062ba:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 80062be:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80062c2:	3350      	adds	r3, #80	@ 0x50
 80062c4:	443b      	add	r3, r7
 80062c6:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80062ca:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80062ce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80062d2:	3301      	adds	r3, #1
 80062d4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 80062d8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80062dc:	f107 0208 	add.w	r2, r7, #8
 80062e0:	4413      	add	r3, r2
 80062e2:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80062e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80062e8:	4618      	mov	r0, r3
 80062ea:	f002 f80a 	bl	8008302 <memcpy>
  indx +=  LocalNameLen;
 80062ee:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80062f2:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80062f6:	4413      	add	r3, r2
 80062f8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 80062fc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006300:	3350      	adds	r3, #80	@ 0x50
 8006302:	443b      	add	r3, r7
 8006304:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8006308:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800630c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006310:	3301      	adds	r3, #1
 8006312:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8006316:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800631a:	f107 0208 	add.w	r2, r7, #8
 800631e:	4413      	add	r3, r2
 8006320:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8006324:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8006326:	4618      	mov	r0, r3
 8006328:	f001 ffeb 	bl	8008302 <memcpy>
  indx +=  ServiceUUIDLen;  
 800632c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8006330:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8006334:	4413      	add	r3, r2
 8006336:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800633a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800633e:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8006342:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006346:	f107 0208 	add.w	r2, r7, #8
 800634a:	4413      	add	r3, r2
 800634c:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8006350:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8006352:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006356:	3302      	adds	r3, #2
 8006358:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800635c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8006360:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8006364:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006368:	f107 0208 	add.w	r2, r7, #8
 800636c:	4413      	add	r3, r2
 800636e:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 8006372:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8006374:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006378:	3302      	adds	r3, #2
 800637a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800637e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006382:	2218      	movs	r2, #24
 8006384:	2100      	movs	r1, #0
 8006386:	4618      	mov	r0, r3
 8006388:	f001 ff3c 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800638c:	233f      	movs	r3, #63	@ 0x3f
 800638e:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8006390:	2383      	movs	r3, #131	@ 0x83
 8006392:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 8006394:	f107 0308 	add.w	r3, r7, #8
 8006398:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 800639a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800639e:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 80063a0:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 80063a4:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 80063a6:	2301      	movs	r3, #1
 80063a8:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 80063aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80063ae:	2100      	movs	r1, #0
 80063b0:	4618      	mov	r0, r3
 80063b2:	f000 fd37 	bl	8006e24 <hci_send_req>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	da01      	bge.n	80063c0 <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 80063bc:	23ff      	movs	r3, #255	@ 0xff
 80063be:	e007      	b.n	80063d0 <aci_gap_set_discoverable+0x1cc>

  if (status) {
 80063c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d002      	beq.n	80063ce <aci_gap_set_discoverable+0x1ca>
    return status;
 80063c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80063cc:	e000      	b.n	80063d0 <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3754      	adds	r7, #84	@ 0x54
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd90      	pop	{r4, r7, pc}

080063d8 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 80063d8:	b590      	push	{r4, r7, lr}
 80063da:	b091      	sub	sp, #68	@ 0x44
 80063dc:	af00      	add	r7, sp, #0
 80063de:	603a      	str	r2, [r7, #0]
 80063e0:	461a      	mov	r2, r3
 80063e2:	4603      	mov	r3, r0
 80063e4:	71fb      	strb	r3, [r7, #7]
 80063e6:	460b      	mov	r3, r1
 80063e8:	71bb      	strb	r3, [r7, #6]
 80063ea:	4613      	mov	r3, r2
 80063ec:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 80063ee:	79fb      	ldrb	r3, [r7, #7]
 80063f0:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 80063f2:	79bb      	ldrb	r3, [r7, #6]
 80063f4:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 80063f6:	79bb      	ldrb	r3, [r7, #6]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00a      	beq.n	8006412 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	f107 030e 	add.w	r3, r7, #14
 8006402:	6814      	ldr	r4, [r2, #0]
 8006404:	6850      	ldr	r0, [r2, #4]
 8006406:	6891      	ldr	r1, [r2, #8]
 8006408:	68d2      	ldr	r2, [r2, #12]
 800640a:	601c      	str	r4, [r3, #0]
 800640c:	6058      	str	r0, [r3, #4]
 800640e:	6099      	str	r1, [r3, #8]
 8006410:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 8006412:	797b      	ldrb	r3, [r7, #5]
 8006414:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8006416:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800641a:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 800641c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8006420:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 8006424:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006426:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 800642a:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800642e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006432:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006436:	2218      	movs	r2, #24
 8006438:	2100      	movs	r1, #0
 800643a:	4618      	mov	r0, r3
 800643c:	f001 fee2 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006440:	233f      	movs	r3, #63	@ 0x3f
 8006442:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8006444:	2386      	movs	r3, #134	@ 0x86
 8006446:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 8006448:	f107 030c 	add.w	r3, r7, #12
 800644c:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800644e:	231a      	movs	r3, #26
 8006450:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 8006452:	f107 030b 	add.w	r3, r7, #11
 8006456:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 8006458:	2301      	movs	r3, #1
 800645a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800645c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006460:	2100      	movs	r1, #0
 8006462:	4618      	mov	r0, r3
 8006464:	f000 fcde 	bl	8006e24 <hci_send_req>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	da01      	bge.n	8006472 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800646e:	23ff      	movs	r3, #255	@ 0xff
 8006470:	e005      	b.n	800647e <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 8006472:	7afb      	ldrb	r3, [r7, #11]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d001      	beq.n	800647c <aci_gap_set_auth_requirement+0xa4>
    return status;
 8006478:	7afb      	ldrb	r3, [r7, #11]
 800647a:	e000      	b.n	800647e <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3744      	adds	r7, #68	@ 0x44
 8006482:	46bd      	mov	sp, r7
 8006484:	bd90      	pop	{r4, r7, pc}

08006486 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b088      	sub	sp, #32
 800648a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800648c:	f107 0308 	add.w	r3, r7, #8
 8006490:	2218      	movs	r2, #24
 8006492:	2100      	movs	r1, #0
 8006494:	4618      	mov	r0, r3
 8006496:	f001 feb5 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800649a:	233f      	movs	r3, #63	@ 0x3f
 800649c:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800649e:	f240 1301 	movw	r3, #257	@ 0x101
 80064a2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80064a4:	1dfb      	adds	r3, r7, #7
 80064a6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80064a8:	2301      	movs	r3, #1
 80064aa:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 80064ac:	f107 0308 	add.w	r3, r7, #8
 80064b0:	2100      	movs	r1, #0
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 fcb6 	bl	8006e24 <hci_send_req>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	da01      	bge.n	80064c2 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 80064be:	23ff      	movs	r3, #255	@ 0xff
 80064c0:	e000      	b.n	80064c4 <aci_gatt_init+0x3e>

  return status;
 80064c2:	79fb      	ldrb	r3, [r7, #7]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3720      	adds	r7, #32
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b090      	sub	sp, #64	@ 0x40
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6039      	str	r1, [r7, #0]
 80064d4:	4611      	mov	r1, r2
 80064d6:	461a      	mov	r2, r3
 80064d8:	4603      	mov	r3, r0
 80064da:	71fb      	strb	r3, [r7, #7]
 80064dc:	460b      	mov	r3, r1
 80064de:	71bb      	strb	r3, [r7, #6]
 80064e0:	4613      	mov	r3, r2
 80064e2:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 80064e4:	2300      	movs	r3, #0
 80064e6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 80064ea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80064ee:	3340      	adds	r3, #64	@ 0x40
 80064f0:	443b      	add	r3, r7
 80064f2:	79fa      	ldrb	r2, [r7, #7]
 80064f4:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80064f8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80064fc:	3301      	adds	r3, #1
 80064fe:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8006502:	79fb      	ldrb	r3, [r7, #7]
 8006504:	2b01      	cmp	r3, #1
 8006506:	d103      	bne.n	8006510 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8006508:	2302      	movs	r3, #2
 800650a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800650e:	e002      	b.n	8006516 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 8006510:	2310      	movs	r3, #16
 8006512:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8006516:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800651a:	f107 020c 	add.w	r2, r7, #12
 800651e:	4413      	add	r3, r2
 8006520:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8006524:	6839      	ldr	r1, [r7, #0]
 8006526:	4618      	mov	r0, r3
 8006528:	f001 feeb 	bl	8008302 <memcpy>
  indx +=  uuid_len;
 800652c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8006530:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006534:	4413      	add	r3, r2
 8006536:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 800653a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800653e:	3340      	adds	r3, #64	@ 0x40
 8006540:	443b      	add	r3, r7
 8006542:	79ba      	ldrb	r2, [r7, #6]
 8006544:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8006548:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800654c:	3301      	adds	r3, #1
 800654e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 8006552:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006556:	3340      	adds	r3, #64	@ 0x40
 8006558:	443b      	add	r3, r7
 800655a:	797a      	ldrb	r2, [r7, #5]
 800655c:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8006560:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006564:	3301      	adds	r3, #1
 8006566:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800656a:	f107 0320 	add.w	r3, r7, #32
 800656e:	2203      	movs	r2, #3
 8006570:	2100      	movs	r1, #0
 8006572:	4618      	mov	r0, r3
 8006574:	f001 fe46 	bl	8008204 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006578:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800657c:	2218      	movs	r2, #24
 800657e:	2100      	movs	r1, #0
 8006580:	4618      	mov	r0, r3
 8006582:	f001 fe3f 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006586:	233f      	movs	r3, #63	@ 0x3f
 8006588:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800658a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800658e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 8006590:	f107 030c 	add.w	r3, r7, #12
 8006594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8006596:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800659a:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800659c:	f107 0320 	add.w	r3, r7, #32
 80065a0:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 80065a2:	2303      	movs	r3, #3
 80065a4:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 80065a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065aa:	2100      	movs	r1, #0
 80065ac:	4618      	mov	r0, r3
 80065ae:	f000 fc39 	bl	8006e24 <hci_send_req>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	da01      	bge.n	80065bc <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 80065b8:	23ff      	movs	r3, #255	@ 0xff
 80065ba:	e00c      	b.n	80065d6 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 80065bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d002      	beq.n	80065ca <aci_gatt_add_serv+0xfe>
    return resp.status;
 80065c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80065c8:	e005      	b.n	80065d6 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 80065ca:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065d2:	801a      	strh	r2, [r3, #0]

  return 0;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3740      	adds	r7, #64	@ 0x40
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 80065de:	b580      	push	{r7, lr}
 80065e0:	b092      	sub	sp, #72	@ 0x48
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	603a      	str	r2, [r7, #0]
 80065e6:	461a      	mov	r2, r3
 80065e8:	4603      	mov	r3, r0
 80065ea:	80fb      	strh	r3, [r7, #6]
 80065ec:	460b      	mov	r3, r1
 80065ee:	717b      	strb	r3, [r7, #5]
 80065f0:	4613      	mov	r3, r2
 80065f2:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 80065f4:	2300      	movs	r3, #0
 80065f6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 80065fa:	88fb      	ldrh	r3, [r7, #6]
 80065fc:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 80065fe:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006602:	f107 020c 	add.w	r2, r7, #12
 8006606:	4413      	add	r3, r2
 8006608:	88fa      	ldrh	r2, [r7, #6]
 800660a:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800660c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006610:	3302      	adds	r3, #2
 8006612:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8006616:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800661a:	3348      	adds	r3, #72	@ 0x48
 800661c:	443b      	add	r3, r7
 800661e:	797a      	ldrb	r2, [r7, #5]
 8006620:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8006624:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006628:	3301      	adds	r3, #1
 800662a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800662e:	797b      	ldrb	r3, [r7, #5]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d103      	bne.n	800663c <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 8006634:	2302      	movs	r3, #2
 8006636:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800663a:	e002      	b.n	8006642 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 800663c:	2310      	movs	r3, #16
 800663e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8006642:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006646:	f107 020c 	add.w	r2, r7, #12
 800664a:	4413      	add	r3, r2
 800664c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8006650:	6839      	ldr	r1, [r7, #0]
 8006652:	4618      	mov	r0, r3
 8006654:	f001 fe55 	bl	8008302 <memcpy>
  indx +=  uuid_len;
 8006658:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800665c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006660:	4413      	add	r3, r2
 8006662:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 8006666:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800666a:	3348      	adds	r3, #72	@ 0x48
 800666c:	443b      	add	r3, r7
 800666e:	793a      	ldrb	r2, [r7, #4]
 8006670:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8006674:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006678:	3301      	adds	r3, #1
 800667a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 800667e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006682:	3348      	adds	r3, #72	@ 0x48
 8006684:	443b      	add	r3, r7
 8006686:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800668a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800668e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006692:	3301      	adds	r3, #1
 8006694:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8006698:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800669c:	3348      	adds	r3, #72	@ 0x48
 800669e:	443b      	add	r3, r7
 80066a0:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80066a4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80066a8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80066ac:	3301      	adds	r3, #1
 80066ae:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 80066b2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80066b6:	3348      	adds	r3, #72	@ 0x48
 80066b8:	443b      	add	r3, r7
 80066ba:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80066be:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80066c2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80066c6:	3301      	adds	r3, #1
 80066c8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 80066cc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80066d0:	3348      	adds	r3, #72	@ 0x48
 80066d2:	443b      	add	r3, r7
 80066d4:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80066d8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80066dc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80066e0:	3301      	adds	r3, #1
 80066e2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 80066e6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80066ea:	3348      	adds	r3, #72	@ 0x48
 80066ec:	443b      	add	r3, r7
 80066ee:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 80066f2:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80066f6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80066fa:	3301      	adds	r3, #1
 80066fc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006700:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006704:	2203      	movs	r2, #3
 8006706:	2100      	movs	r1, #0
 8006708:	4618      	mov	r0, r3
 800670a:	f001 fd7b 	bl	8008204 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800670e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006712:	2218      	movs	r2, #24
 8006714:	2100      	movs	r1, #0
 8006716:	4618      	mov	r0, r3
 8006718:	f001 fd74 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800671c:	233f      	movs	r3, #63	@ 0x3f
 800671e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8006720:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006724:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8006726:	f107 030c 	add.w	r3, r7, #12
 800672a:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800672c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006730:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 8006732:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006736:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8006738:	2303      	movs	r3, #3
 800673a:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 800673c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006740:	2100      	movs	r1, #0
 8006742:	4618      	mov	r0, r3
 8006744:	f000 fb6e 	bl	8006e24 <hci_send_req>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	da01      	bge.n	8006752 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 800674e:	23ff      	movs	r3, #255	@ 0xff
 8006750:	e00c      	b.n	800676c <aci_gatt_add_char+0x18e>

  if (resp.status) {
 8006752:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006756:	2b00      	cmp	r3, #0
 8006758:	d002      	beq.n	8006760 <aci_gatt_add_char+0x182>
    return resp.status;
 800675a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800675e:	e005      	b.n	800676c <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 8006760:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 8006764:	b29a      	uxth	r2, r3
 8006766:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006768:	801a      	strh	r2, [r3, #0]

  return 0;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3748      	adds	r7, #72	@ 0x48
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8006774:	b590      	push	{r4, r7, lr}
 8006776:	b0ab      	sub	sp, #172	@ 0xac
 8006778:	af00      	add	r7, sp, #0
 800677a:	4604      	mov	r4, r0
 800677c:	4608      	mov	r0, r1
 800677e:	4611      	mov	r1, r2
 8006780:	461a      	mov	r2, r3
 8006782:	4623      	mov	r3, r4
 8006784:	80fb      	strh	r3, [r7, #6]
 8006786:	4603      	mov	r3, r0
 8006788:	80bb      	strh	r3, [r7, #4]
 800678a:	460b      	mov	r3, r1
 800678c:	70fb      	strb	r3, [r7, #3]
 800678e:	4613      	mov	r3, r2
 8006790:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8006792:	2300      	movs	r3, #0
 8006794:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8006798:	78bb      	ldrb	r3, [r7, #2]
 800679a:	2b7a      	cmp	r3, #122	@ 0x7a
 800679c:	d901      	bls.n	80067a2 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800679e:	2342      	movs	r3, #66	@ 0x42
 80067a0:	e074      	b.n	800688c <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 80067a2:	88fb      	ldrh	r3, [r7, #6]
 80067a4:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 80067a6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80067aa:	f107 0208 	add.w	r2, r7, #8
 80067ae:	4413      	add	r3, r2
 80067b0:	88fa      	ldrh	r2, [r7, #6]
 80067b2:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80067b4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80067b8:	3302      	adds	r3, #2
 80067ba:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 80067be:	88bb      	ldrh	r3, [r7, #4]
 80067c0:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 80067c2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80067c6:	f107 0208 	add.w	r2, r7, #8
 80067ca:	4413      	add	r3, r2
 80067cc:	88ba      	ldrh	r2, [r7, #4]
 80067ce:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80067d0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80067d4:	3302      	adds	r3, #2
 80067d6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 80067da:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80067de:	33a8      	adds	r3, #168	@ 0xa8
 80067e0:	443b      	add	r3, r7
 80067e2:	78fa      	ldrb	r2, [r7, #3]
 80067e4:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80067e8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80067ec:	3301      	adds	r3, #1
 80067ee:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 80067f2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80067f6:	33a8      	adds	r3, #168	@ 0xa8
 80067f8:	443b      	add	r3, r7
 80067fa:	78ba      	ldrb	r2, [r7, #2]
 80067fc:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006800:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006804:	3301      	adds	r3, #1
 8006806:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800680a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800680e:	f107 0208 	add.w	r2, r7, #8
 8006812:	4413      	add	r3, r2
 8006814:	78ba      	ldrb	r2, [r7, #2]
 8006816:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800681a:	4618      	mov	r0, r3
 800681c:	f001 fd71 	bl	8008302 <memcpy>
  indx +=  charValueLen;
 8006820:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006824:	78bb      	ldrb	r3, [r7, #2]
 8006826:	4413      	add	r3, r2
 8006828:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800682c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8006830:	2218      	movs	r2, #24
 8006832:	2100      	movs	r1, #0
 8006834:	4618      	mov	r0, r3
 8006836:	f001 fce5 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800683a:	233f      	movs	r3, #63	@ 0x3f
 800683c:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8006840:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8006844:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 8006848:	f107 0308 	add.w	r3, r7, #8
 800684c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8006850:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006854:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 8006858:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 800685c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 8006860:	2301      	movs	r3, #1
 8006862:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8006866:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800686a:	2100      	movs	r1, #0
 800686c:	4618      	mov	r0, r3
 800686e:	f000 fad9 	bl	8006e24 <hci_send_req>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	da01      	bge.n	800687c <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 8006878:	23ff      	movs	r3, #255	@ 0xff
 800687a:	e007      	b.n	800688c <aci_gatt_update_char_value+0x118>

  if (status) {
 800687c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006880:	2b00      	cmp	r3, #0
 8006882:	d002      	beq.n	800688a <aci_gatt_update_char_value+0x116>
    return status;
 8006884:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006888:	e000      	b.n	800688c <aci_gatt_update_char_value+0x118>
  }

  return 0;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	37ac      	adds	r7, #172	@ 0xac
 8006890:	46bd      	mov	sp, r7
 8006892:	bd90      	pop	{r4, r7, pc}

08006894 <aci_gatt_write_without_response>:
  return status;
}

tBleStatus aci_gatt_write_without_response(uint16_t conn_handle, uint16_t attr_handle,
                                              uint8_t val_len, const uint8_t* attr_val)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b092      	sub	sp, #72	@ 0x48
 8006898:	af00      	add	r7, sp, #0
 800689a:	607b      	str	r3, [r7, #4]
 800689c:	4603      	mov	r3, r0
 800689e:	81fb      	strh	r3, [r7, #14]
 80068a0:	460b      	mov	r3, r1
 80068a2:	81bb      	strh	r3, [r7, #12]
 80068a4:	4613      	mov	r3, r2
 80068a6:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  uint8_t status;
  gatt_write_without_resp_cp cp;
  
  if(val_len > sizeof(cp.attr_val))
 80068a8:	7afb      	ldrb	r3, [r7, #11]
 80068aa:	2b14      	cmp	r3, #20
 80068ac:	d901      	bls.n	80068b2 <aci_gatt_write_without_response+0x1e>
    return BLE_STATUS_INVALID_PARAMS;
 80068ae:	2342      	movs	r3, #66	@ 0x42
 80068b0:	e031      	b.n	8006916 <aci_gatt_write_without_response+0x82>

  cp.conn_handle = htobs(conn_handle);
 80068b2:	89fb      	ldrh	r3, [r7, #14]
 80068b4:	82bb      	strh	r3, [r7, #20]
  cp.attr_handle = htobs(attr_handle);
 80068b6:	89bb      	ldrh	r3, [r7, #12]
 80068b8:	82fb      	strh	r3, [r7, #22]
  cp.val_len = val_len;
 80068ba:	7afb      	ldrb	r3, [r7, #11]
 80068bc:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(cp.attr_val, attr_val, val_len);
 80068be:	7afa      	ldrb	r2, [r7, #11]
 80068c0:	f107 0314 	add.w	r3, r7, #20
 80068c4:	3305      	adds	r3, #5
 80068c6:	6879      	ldr	r1, [r7, #4]
 80068c8:	4618      	mov	r0, r3
 80068ca:	f001 fd1a 	bl	8008302 <memcpy>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80068ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80068d2:	2218      	movs	r2, #24
 80068d4:	2100      	movs	r1, #0
 80068d6:	4618      	mov	r0, r3
 80068d8:	f001 fc94 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80068dc:	233f      	movs	r3, #63	@ 0x3f
 80068de:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_GATT_WRITE_WITHOUT_RESPONSE;
 80068e0:	f240 1323 	movw	r3, #291	@ 0x123
 80068e4:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &cp;
 80068e6:	f107 0314 	add.w	r3, r7, #20
 80068ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = GATT_WRITE_WITHOUT_RESPONSE_CP_SIZE + val_len; 
 80068ec:	7afb      	ldrb	r3, [r7, #11]
 80068ee:	3305      	adds	r3, #5
 80068f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 80068f2:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80068f6:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 80068f8:	2301      	movs	r3, #1
 80068fa:	647b      	str	r3, [r7, #68]	@ 0x44

  if (hci_send_req(&rq, FALSE) < 0)
 80068fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006900:	2100      	movs	r1, #0
 8006902:	4618      	mov	r0, r3
 8006904:	f000 fa8e 	bl	8006e24 <hci_send_req>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	da01      	bge.n	8006912 <aci_gatt_write_without_response+0x7e>
    return BLE_STATUS_TIMEOUT;
 800690e:	23ff      	movs	r3, #255	@ 0xff
 8006910:	e001      	b.n	8006916 <aci_gatt_write_without_response+0x82>

  return status;
 8006912:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006916:	4618      	mov	r0, r3
 8006918:	3748      	adds	r7, #72	@ 0x48
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b0aa      	sub	sp, #168	@ 0xa8
 8006922:	af00      	add	r7, sp, #0
 8006924:	4603      	mov	r3, r0
 8006926:	603a      	str	r2, [r7, #0]
 8006928:	71fb      	strb	r3, [r7, #7]
 800692a:	460b      	mov	r3, r1
 800692c:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800692e:	2300      	movs	r3, #0
 8006930:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8006934:	79bb      	ldrb	r3, [r7, #6]
 8006936:	2b7e      	cmp	r3, #126	@ 0x7e
 8006938:	d901      	bls.n	800693e <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 800693a:	2342      	movs	r3, #66	@ 0x42
 800693c:	e050      	b.n	80069e0 <aci_hal_write_config_data+0xc2>

  buffer[indx] = offset;
 800693e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006942:	33a8      	adds	r3, #168	@ 0xa8
 8006944:	443b      	add	r3, r7
 8006946:	79fa      	ldrb	r2, [r7, #7]
 8006948:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800694c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006950:	3301      	adds	r3, #1
 8006952:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = len;
 8006956:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800695a:	33a8      	adds	r3, #168	@ 0xa8
 800695c:	443b      	add	r3, r7
 800695e:	79ba      	ldrb	r2, [r7, #6]
 8006960:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006964:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006968:	3301      	adds	r3, #1
 800696a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 800696e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006972:	f107 0208 	add.w	r2, r7, #8
 8006976:	4413      	add	r3, r2
 8006978:	79ba      	ldrb	r2, [r7, #6]
 800697a:	6839      	ldr	r1, [r7, #0]
 800697c:	4618      	mov	r0, r3
 800697e:	f001 fcc0 	bl	8008302 <memcpy>
  indx +=  len;
 8006982:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006986:	79bb      	ldrb	r3, [r7, #6]
 8006988:	4413      	add	r3, r2
 800698a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800698e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8006992:	2218      	movs	r2, #24
 8006994:	2100      	movs	r1, #0
 8006996:	4618      	mov	r0, r3
 8006998:	f001 fc34 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800699c:	233f      	movs	r3, #63	@ 0x3f
 800699e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 80069a2:	230c      	movs	r3, #12
 80069a4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 80069a8:	f107 0308 	add.w	r3, r7, #8
 80069ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 80069b0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80069b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 80069b8:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 80069bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 80069c0:	2301      	movs	r3, #1
 80069c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80069c6:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80069ca:	2100      	movs	r1, #0
 80069cc:	4618      	mov	r0, r3
 80069ce:	f000 fa29 	bl	8006e24 <hci_send_req>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	da01      	bge.n	80069dc <aci_hal_write_config_data+0xbe>
    return BLE_STATUS_TIMEOUT;
 80069d8:	23ff      	movs	r3, #255	@ 0xff
 80069da:	e001      	b.n	80069e0 <aci_hal_write_config_data+0xc2>

  return status;
 80069dc:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	37a8      	adds	r7, #168	@ 0xa8
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08a      	sub	sp, #40	@ 0x28
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	4603      	mov	r3, r0
 80069f0:	460a      	mov	r2, r1
 80069f2:	71fb      	strb	r3, [r7, #7]
 80069f4:	4613      	mov	r3, r2
 80069f6:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 80069f8:	79fb      	ldrb	r3, [r7, #7]
 80069fa:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 80069fc:	79bb      	ldrb	r3, [r7, #6]
 80069fe:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006a00:	f107 0310 	add.w	r3, r7, #16
 8006a04:	2218      	movs	r2, #24
 8006a06:	2100      	movs	r1, #0
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f001 fbfb 	bl	8008204 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006a0e:	233f      	movs	r3, #63	@ 0x3f
 8006a10:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8006a12:	230f      	movs	r3, #15
 8006a14:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8006a16:	f107 030c 	add.w	r3, r7, #12
 8006a1a:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8006a1c:	2302      	movs	r3, #2
 8006a1e:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8006a20:	f107 030b 	add.w	r3, r7, #11
 8006a24:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8006a26:	2301      	movs	r3, #1
 8006a28:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8006a2a:	f107 0310 	add.w	r3, r7, #16
 8006a2e:	2100      	movs	r1, #0
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 f9f7 	bl	8006e24 <hci_send_req>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	da01      	bge.n	8006a40 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8006a3c:	23ff      	movs	r3, #255	@ 0xff
 8006a3e:	e000      	b.n	8006a42 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8006a40:	7afb      	ldrb	r3, [r7, #11]
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3728      	adds	r7, #40	@ 0x28
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8006a4a:	b590      	push	{r4, r7, lr}
 8006a4c:	b089      	sub	sp, #36	@ 0x24
 8006a4e:	af02      	add	r7, sp, #8
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8006a54:	f107 0410 	add.w	r4, r7, #16
 8006a58:	f107 0215 	add.w	r2, r7, #21
 8006a5c:	f107 0112 	add.w	r1, r7, #18
 8006a60:	f107 0016 	add.w	r0, r7, #22
 8006a64:	f107 030e 	add.w	r3, r7, #14
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	4623      	mov	r3, r4
 8006a6c:	f000 f853 	bl	8006b16 <hci_le_read_local_version>
 8006a70:	4603      	mov	r3, r0
 8006a72:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8006a74:	7dfb      	ldrb	r3, [r7, #23]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d126      	bne.n	8006ac8 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 8006a7a:	8a7b      	ldrh	r3, [r7, #18]
 8006a7c:	0a1b      	lsrs	r3, r3, #8
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8006a86:	8a7b      	ldrh	r3, [r7, #18]
 8006a88:	021b      	lsls	r3, r3, #8
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	881b      	ldrh	r3, [r3, #0]
 8006a94:	b21a      	sxth	r2, r3
 8006a96:	89fb      	ldrh	r3, [r7, #14]
 8006a98:	091b      	lsrs	r3, r3, #4
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	011b      	lsls	r3, r3, #4
 8006a9e:	b21b      	sxth	r3, r3
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	b21b      	sxth	r3, r3
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	b21b      	sxth	r3, r3
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	881b      	ldrh	r3, [r3, #0]
 8006ab2:	b21a      	sxth	r2, r3
 8006ab4:	89fb      	ldrh	r3, [r7, #14]
 8006ab6:	b21b      	sxth	r3, r3
 8006ab8:	f003 030f 	and.w	r3, r3, #15
 8006abc:	b21b      	sxth	r3, r3
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	b21b      	sxth	r3, r3
 8006ac2:	b29a      	uxth	r2, r3
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8006ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	371c      	adds	r7, #28
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd90      	pop	{r4, r7, pc}

08006ad2 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b088      	sub	sp, #32
 8006ad6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006ad8:	f107 0308 	add.w	r3, r7, #8
 8006adc:	2218      	movs	r2, #24
 8006ade:	2100      	movs	r1, #0
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f001 fb8f 	bl	8008204 <memset>
  rq.ogf = OGF_HOST_CTL;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8006aea:	2303      	movs	r3, #3
 8006aec:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006aee:	1dfb      	adds	r3, r7, #7
 8006af0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006af2:	2301      	movs	r3, #1
 8006af4:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006af6:	f107 0308 	add.w	r3, r7, #8
 8006afa:	2100      	movs	r1, #0
 8006afc:	4618      	mov	r0, r3
 8006afe:	f000 f991 	bl	8006e24 <hci_send_req>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	da01      	bge.n	8006b0c <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8006b08:	23ff      	movs	r3, #255	@ 0xff
 8006b0a:	e000      	b.n	8006b0e <hci_reset+0x3c>
  
  return status;  
 8006b0c:	79fb      	ldrb	r3, [r7, #7]
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3720      	adds	r7, #32
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b08e      	sub	sp, #56	@ 0x38
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	60f8      	str	r0, [r7, #12]
 8006b1e:	60b9      	str	r1, [r7, #8]
 8006b20:	607a      	str	r2, [r7, #4]
 8006b22:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006b24:	f107 0314 	add.w	r3, r7, #20
 8006b28:	2209      	movs	r2, #9
 8006b2a:	2100      	movs	r1, #0
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f001 fb69 	bl	8008204 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006b32:	f107 0320 	add.w	r3, r7, #32
 8006b36:	2218      	movs	r2, #24
 8006b38:	2100      	movs	r1, #0
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f001 fb62 	bl	8008204 <memset>
  rq.ogf = OGF_INFO_PARAM;
 8006b40:	2304      	movs	r3, #4
 8006b42:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8006b44:	2301      	movs	r3, #1
 8006b46:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8006b50:	f107 0314 	add.w	r3, r7, #20
 8006b54:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8006b56:	2309      	movs	r3, #9
 8006b58:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006b5a:	f107 0320 	add.w	r3, r7, #32
 8006b5e:	2100      	movs	r1, #0
 8006b60:	4618      	mov	r0, r3
 8006b62:	f000 f95f 	bl	8006e24 <hci_send_req>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	da01      	bge.n	8006b70 <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8006b6c:	23ff      	movs	r3, #255	@ 0xff
 8006b6e:	e018      	b.n	8006ba2 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8006b70:	7d3b      	ldrb	r3, [r7, #20]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d001      	beq.n	8006b7a <hci_le_read_local_version+0x64>
    return resp.status;
 8006b76:	7d3b      	ldrb	r3, [r7, #20]
 8006b78:	e013      	b.n	8006ba2 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8006b7a:	7d7a      	ldrb	r2, [r7, #21]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8006b80:	8afa      	ldrh	r2, [r7, #22]
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8006b86:	7e3a      	ldrb	r2, [r7, #24]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8006b8c:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8006b96:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8006b9a:	b29a      	uxth	r2, r3
 8006b9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b9e:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3738      	adds	r7, #56	@ 0x38
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b092      	sub	sp, #72	@ 0x48
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	6039      	str	r1, [r7, #0]
 8006bb4:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8006bb6:	f107 0310 	add.w	r3, r7, #16
 8006bba:	2220      	movs	r2, #32
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f001 fb20 	bl	8008204 <memset>
  scan_resp_cp.length = length;
 8006bc4:	79fb      	ldrb	r3, [r7, #7]
 8006bc6:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8006bc8:	79fb      	ldrb	r3, [r7, #7]
 8006bca:	2b1f      	cmp	r3, #31
 8006bcc:	bf28      	it	cs
 8006bce:	231f      	movcs	r3, #31
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	f107 0310 	add.w	r3, r7, #16
 8006bd8:	3301      	adds	r3, #1
 8006bda:	6839      	ldr	r1, [r7, #0]
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f001 fb90 	bl	8008302 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006be2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006be6:	2218      	movs	r2, #24
 8006be8:	2100      	movs	r1, #0
 8006bea:	4618      	mov	r0, r3
 8006bec:	f001 fb0a 	bl	8008204 <memset>
  rq.ogf = OGF_LE_CTL;
 8006bf0:	2308      	movs	r3, #8
 8006bf2:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8006bf4:	2309      	movs	r3, #9
 8006bf6:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 8006bf8:	f107 0310 	add.w	r3, r7, #16
 8006bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8006bfe:	2320      	movs	r3, #32
 8006c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 8006c02:	f107 030f 	add.w	r3, r7, #15
 8006c06:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006c0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006c10:	2100      	movs	r1, #0
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 f906 	bl	8006e24 <hci_send_req>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	da01      	bge.n	8006c22 <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8006c1e:	23ff      	movs	r3, #255	@ 0xff
 8006c20:	e000      	b.n	8006c24 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8006c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3748      	adds	r7, #72	@ 0x48
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	3308      	adds	r3, #8
 8006c38:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	2b04      	cmp	r3, #4
 8006c40:	d001      	beq.n	8006c46 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8006c42:	2301      	movs	r3, #1
 8006c44:	e00c      	b.n	8006c60 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	3302      	adds	r3, #2
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006c54:	3b03      	subs	r3, #3
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d001      	beq.n	8006c5e <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	e000      	b.n	8006c60 <verify_packet+0x34>
  
  return 0;      
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3714      	adds	r7, #20
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b0a6      	sub	sp, #152	@ 0x98
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	607b      	str	r3, [r7, #4]
 8006c74:	4603      	mov	r3, r0
 8006c76:	81fb      	strh	r3, [r7, #14]
 8006c78:	460b      	mov	r3, r1
 8006c7a:	81bb      	strh	r3, [r7, #12]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8006c80:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006c84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c88:	b21a      	sxth	r2, r3
 8006c8a:	89fb      	ldrh	r3, [r7, #14]
 8006c8c:	029b      	lsls	r3, r3, #10
 8006c8e:	b21b      	sxth	r3, r3
 8006c90:	4313      	orrs	r3, r2
 8006c92:	b21b      	sxth	r3, r3
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8006c98:	7afb      	ldrb	r3, [r7, #11]
 8006c9a:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8006ca0:	f107 0318 	add.w	r3, r7, #24
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	f107 0314 	add.w	r3, r7, #20
 8006cac:	8819      	ldrh	r1, [r3, #0]
 8006cae:	789b      	ldrb	r3, [r3, #2]
 8006cb0:	8011      	strh	r1, [r2, #0]
 8006cb2:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8006cb4:	f107 0318 	add.w	r3, r7, #24
 8006cb8:	3304      	adds	r3, #4
 8006cba:	7afa      	ldrb	r2, [r7, #11]
 8006cbc:	6879      	ldr	r1, [r7, #4]
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f001 fb1f 	bl	8008302 <memcpy>
  
  if (hciContext.io.Send)
 8006cc4:	4b08      	ldr	r3, [pc, #32]	@ (8006ce8 <send_cmd+0x7c>)
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d009      	beq.n	8006ce0 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8006ccc:	4b06      	ldr	r3, [pc, #24]	@ (8006ce8 <send_cmd+0x7c>)
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	7afa      	ldrb	r2, [r7, #11]
 8006cd2:	b292      	uxth	r2, r2
 8006cd4:	3204      	adds	r2, #4
 8006cd6:	b291      	uxth	r1, r2
 8006cd8:	f107 0218 	add.w	r2, r7, #24
 8006cdc:	4610      	mov	r0, r2
 8006cde:	4798      	blx	r3
  }
}
 8006ce0:	bf00      	nop
 8006ce2:	3798      	adds	r7, #152	@ 0x98
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	200006f8 	.word	0x200006f8

08006cec <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8006cf6:	e00a      	b.n	8006d0e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8006cf8:	f107 030c 	add.w	r3, r7, #12
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	6838      	ldr	r0, [r7, #0]
 8006d00:	f000 fae8 	bl	80072d4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	4619      	mov	r1, r3
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 fa4f 	bl	80071ac <list_insert_head>
  while (!list_is_empty(src_list))
 8006d0e:	6838      	ldr	r0, [r7, #0]
 8006d10:	f000 fa2a 	bl	8007168 <list_is_empty>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d0ee      	beq.n	8006cf8 <move_list+0xc>
  }
}
 8006d1a:	bf00      	nop
 8006d1c:	bf00      	nop
 8006d1e:	3710      	adds	r7, #16
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006d2a:	e009      	b.n	8006d40 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8006d2c:	1d3b      	adds	r3, r7, #4
 8006d2e:	4619      	mov	r1, r3
 8006d30:	4809      	ldr	r0, [pc, #36]	@ (8006d58 <free_event_list+0x34>)
 8006d32:	f000 faa8 	bl	8007286 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4619      	mov	r1, r3
 8006d3a:	4808      	ldr	r0, [pc, #32]	@ (8006d5c <free_event_list+0x38>)
 8006d3c:	f000 fa5c 	bl	80071f8 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006d40:	4806      	ldr	r0, [pc, #24]	@ (8006d5c <free_event_list+0x38>)
 8006d42:	f000 faee 	bl	8007322 <list_get_size>
 8006d46:	4603      	mov	r3, r0
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	ddef      	ble.n	8006d2c <free_event_list+0x8>
  }
}
 8006d4c:	bf00      	nop
 8006d4e:	bf00      	nop
 8006d50:	3708      	adds	r7, #8
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	20000434 	.word	0x20000434
 8006d5c:	2000042c 	.word	0x2000042c

08006d60 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d002      	beq.n	8006d76 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8006d70:	4a18      	ldr	r2, [pc, #96]	@ (8006dd4 <hci_init+0x74>)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8006d76:	4818      	ldr	r0, [pc, #96]	@ (8006dd8 <hci_init+0x78>)
 8006d78:	f000 f9e6 	bl	8007148 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8006d7c:	4817      	ldr	r0, [pc, #92]	@ (8006ddc <hci_init+0x7c>)
 8006d7e:	f000 f9e3 	bl	8007148 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8006d82:	f7fa fde3 	bl	800194c <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006d86:	2300      	movs	r3, #0
 8006d88:	73fb      	strb	r3, [r7, #15]
 8006d8a:	e00c      	b.n	8006da6 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
 8006d8e:	228c      	movs	r2, #140	@ 0x8c
 8006d90:	fb02 f303 	mul.w	r3, r2, r3
 8006d94:	4a12      	ldr	r2, [pc, #72]	@ (8006de0 <hci_init+0x80>)
 8006d96:	4413      	add	r3, r2
 8006d98:	4619      	mov	r1, r3
 8006d9a:	480f      	ldr	r0, [pc, #60]	@ (8006dd8 <hci_init+0x78>)
 8006d9c:	f000 fa2c 	bl	80071f8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006da0:	7bfb      	ldrb	r3, [r7, #15]
 8006da2:	3301      	adds	r3, #1
 8006da4:	73fb      	strb	r3, [r7, #15]
 8006da6:	7bfb      	ldrb	r3, [r7, #15]
 8006da8:	2b04      	cmp	r3, #4
 8006daa:	d9ef      	bls.n	8006d8c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8006dac:	4b09      	ldr	r3, [pc, #36]	@ (8006dd4 <hci_init+0x74>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d003      	beq.n	8006dbc <hci_init+0x5c>
 8006db4:	4b07      	ldr	r3, [pc, #28]	@ (8006dd4 <hci_init+0x74>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2000      	movs	r0, #0
 8006dba:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8006dbc:	4b05      	ldr	r3, [pc, #20]	@ (8006dd4 <hci_init+0x74>)
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d002      	beq.n	8006dca <hci_init+0x6a>
 8006dc4:	4b03      	ldr	r3, [pc, #12]	@ (8006dd4 <hci_init+0x74>)
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	4798      	blx	r3
}
 8006dca:	bf00      	nop
 8006dcc:	3710      	adds	r7, #16
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	200006f8 	.word	0x200006f8
 8006dd8:	2000042c 	.word	0x2000042c
 8006ddc:	20000434 	.word	0x20000434
 8006de0:	2000043c 	.word	0x2000043c

08006de4 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a0b      	ldr	r2, [pc, #44]	@ (8006e20 <hci_register_io_bus+0x3c>)
 8006df2:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	4a09      	ldr	r2, [pc, #36]	@ (8006e20 <hci_register_io_bus+0x3c>)
 8006dfa:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	4a07      	ldr	r2, [pc, #28]	@ (8006e20 <hci_register_io_bus+0x3c>)
 8006e02:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	4a05      	ldr	r2, [pc, #20]	@ (8006e20 <hci_register_io_bus+0x3c>)
 8006e0a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	4a03      	ldr	r2, [pc, #12]	@ (8006e20 <hci_register_io_bus+0x3c>)
 8006e12:	6093      	str	r3, [r2, #8]
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr
 8006e20:	200006f8 	.word	0x200006f8

08006e24 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b08e      	sub	sp, #56	@ 0x38
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	885b      	ldrh	r3, [r3, #2]
 8006e34:	b21b      	sxth	r3, r3
 8006e36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e3a:	b21a      	sxth	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	881b      	ldrh	r3, [r3, #0]
 8006e40:	029b      	lsls	r3, r3, #10
 8006e42:	b21b      	sxth	r3, r3
 8006e44:	4313      	orrs	r3, r2
 8006e46:	b21b      	sxth	r3, r3
 8006e48:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8006e4e:	f107 0308 	add.w	r3, r7, #8
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 f978 	bl	8007148 <list_init_head>

  free_event_list();
 8006e58:	f7ff ff64 	bl	8006d24 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	8818      	ldrh	r0, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	8859      	ldrh	r1, [r3, #2]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	b2da      	uxtb	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f7ff fefd 	bl	8006c6c <send_cmd>
  
  if (async)
 8006e72:	78fb      	ldrb	r3, [r7, #3]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <hci_send_req+0x58>
  {
    return 0;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	e0e2      	b.n	8007042 <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8006e7c:	f7fd f916 	bl	80040ac <HAL_GetTick>
 8006e80:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006e82:	f7fd f913 	bl	80040ac <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e90:	f200 80b3 	bhi.w	8006ffa <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8006e94:	486d      	ldr	r0, [pc, #436]	@ (800704c <hci_send_req+0x228>)
 8006e96:	f000 f967 	bl	8007168 <list_is_empty>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d000      	beq.n	8006ea2 <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006ea0:	e7ef      	b.n	8006e82 <hci_send_req+0x5e>
      {
        break;
 8006ea2:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8006ea4:	f107 0310 	add.w	r3, r7, #16
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	4868      	ldr	r0, [pc, #416]	@ (800704c <hci_send_req+0x228>)
 8006eac:	f000 f9eb 	bl	8007286 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	3308      	adds	r3, #8
 8006eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8006eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	2b04      	cmp	r3, #4
 8006ebc:	d17f      	bne.n	8006fbe <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 8006ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	3303      	adds	r3, #3
 8006eca:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006ed2:	3b03      	subs	r3, #3
 8006ed4:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8006ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	2b3e      	cmp	r3, #62	@ 0x3e
 8006edc:	d04c      	beq.n	8006f78 <hci_send_req+0x154>
 8006ede:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ee0:	dc68      	bgt.n	8006fb4 <hci_send_req+0x190>
 8006ee2:	2b10      	cmp	r3, #16
 8006ee4:	f000 808b 	beq.w	8006ffe <hci_send_req+0x1da>
 8006ee8:	2b10      	cmp	r3, #16
 8006eea:	dc63      	bgt.n	8006fb4 <hci_send_req+0x190>
 8006eec:	2b0e      	cmp	r3, #14
 8006eee:	d023      	beq.n	8006f38 <hci_send_req+0x114>
 8006ef0:	2b0f      	cmp	r3, #15
 8006ef2:	d15f      	bne.n	8006fb4 <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	885b      	ldrh	r3, [r3, #2]
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d17e      	bne.n	8007002 <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	2b0f      	cmp	r3, #15
 8006f0a:	d004      	beq.n	8006f16 <hci_send_req+0xf2>
          if (cs->status) {
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d051      	beq.n	8006fb8 <hci_send_req+0x194>
            goto failed;
 8006f14:	e078      	b.n	8007008 <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	695a      	ldr	r2, [r3, #20]
 8006f1a:	6a3b      	ldr	r3, [r7, #32]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	bf28      	it	cs
 8006f20:	461a      	movcs	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6918      	ldr	r0, [r3, #16]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	461a      	mov	r2, r3
 8006f30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f32:	f001 f9e6 	bl	8008302 <memcpy>
        goto done;
 8006f36:	e078      	b.n	800702a <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8006f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3a:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d15d      	bne.n	8007006 <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4c:	3303      	adds	r3, #3
 8006f4e:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8006f50:	6a3b      	ldr	r3, [r7, #32]
 8006f52:	3b03      	subs	r3, #3
 8006f54:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	695a      	ldr	r2, [r3, #20]
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	bf28      	it	cs
 8006f60:	461a      	movcs	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6918      	ldr	r0, [r3, #16]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	695b      	ldr	r3, [r3, #20]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f72:	f001 f9c6 	bl	8008302 <memcpy>
        goto done;
 8006f76:	e058      	b.n	800702a <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8006f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f7a:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8006f7c:	69fb      	ldr	r3, [r7, #28]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	461a      	mov	r2, r3
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d118      	bne.n	8006fbc <hci_send_req+0x198>
          break;
      
        len -= 1;
 8006f8a:	6a3b      	ldr	r3, [r7, #32]
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	695a      	ldr	r2, [r3, #20]
 8006f94:	6a3b      	ldr	r3, [r7, #32]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	bf28      	it	cs
 8006f9a:	461a      	movcs	r2, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6918      	ldr	r0, [r3, #16]
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	1c59      	adds	r1, r3, #1
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	695b      	ldr	r3, [r3, #20]
 8006fac:	461a      	mov	r2, r3
 8006fae:	f001 f9a8 	bl	8008302 <memcpy>
        goto done;
 8006fb2:	e03a      	b.n	800702a <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8006fb4:	bf00      	nop
 8006fb6:	e002      	b.n	8006fbe <hci_send_req+0x19a>
          break;
 8006fb8:	bf00      	nop
 8006fba:	e000      	b.n	8006fbe <hci_send_req+0x19a>
          break;
 8006fbc:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8006fbe:	4824      	ldr	r0, [pc, #144]	@ (8007050 <hci_send_req+0x22c>)
 8006fc0:	f000 f8d2 	bl	8007168 <list_is_empty>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00d      	beq.n	8006fe6 <hci_send_req+0x1c2>
 8006fca:	4820      	ldr	r0, [pc, #128]	@ (800704c <hci_send_req+0x228>)
 8006fcc:	f000 f8cc 	bl	8007168 <list_is_empty>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d007      	beq.n	8006fe6 <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	4619      	mov	r1, r3
 8006fda:	481d      	ldr	r0, [pc, #116]	@ (8007050 <hci_send_req+0x22c>)
 8006fdc:	f000 f90c 	bl	80071f8 <list_insert_tail>
      hciReadPacket=NULL;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	613b      	str	r3, [r7, #16]
 8006fe4:	e008      	b.n	8006ff8 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	f107 0308 	add.w	r3, r7, #8
 8006fec:	4611      	mov	r1, r2
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f000 f902 	bl	80071f8 <list_insert_tail>
      hciReadPacket=NULL;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	613b      	str	r3, [r7, #16]
  {
 8006ff8:	e740      	b.n	8006e7c <hci_send_req+0x58>
        goto failed;
 8006ffa:	bf00      	nop
 8006ffc:	e004      	b.n	8007008 <hci_send_req+0x1e4>
        goto failed;
 8006ffe:	bf00      	nop
 8007000:	e002      	b.n	8007008 <hci_send_req+0x1e4>
          goto failed;
 8007002:	bf00      	nop
 8007004:	e000      	b.n	8007008 <hci_send_req+0x1e4>
          goto failed;
 8007006:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d004      	beq.n	8007018 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	4619      	mov	r1, r3
 8007012:	480f      	ldr	r0, [pc, #60]	@ (8007050 <hci_send_req+0x22c>)
 8007014:	f000 f8ca 	bl	80071ac <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007018:	f107 0308 	add.w	r3, r7, #8
 800701c:	4619      	mov	r1, r3
 800701e:	480b      	ldr	r0, [pc, #44]	@ (800704c <hci_send_req+0x228>)
 8007020:	f7ff fe64 	bl	8006cec <move_list>

  return -1;
 8007024:	f04f 33ff 	mov.w	r3, #4294967295
 8007028:	e00b      	b.n	8007042 <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	4619      	mov	r1, r3
 800702e:	4808      	ldr	r0, [pc, #32]	@ (8007050 <hci_send_req+0x22c>)
 8007030:	f000 f8bc 	bl	80071ac <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007034:	f107 0308 	add.w	r3, r7, #8
 8007038:	4619      	mov	r1, r3
 800703a:	4804      	ldr	r0, [pc, #16]	@ (800704c <hci_send_req+0x228>)
 800703c:	f7ff fe56 	bl	8006cec <move_list>

  return 0;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3738      	adds	r7, #56	@ 0x38
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	20000434 	.word	0x20000434
 8007050:	2000042c 	.word	0x2000042c

08007054 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800705a:	2300      	movs	r3, #0
 800705c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800705e:	e013      	b.n	8007088 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8007060:	1d3b      	adds	r3, r7, #4
 8007062:	4619      	mov	r1, r3
 8007064:	480e      	ldr	r0, [pc, #56]	@ (80070a0 <hci_user_evt_proc+0x4c>)
 8007066:	f000 f90e 	bl	8007286 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800706a:	4b0e      	ldr	r3, [pc, #56]	@ (80070a4 <hci_user_evt_proc+0x50>)
 800706c:	69db      	ldr	r3, [r3, #28]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d005      	beq.n	800707e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8007072:	4b0c      	ldr	r3, [pc, #48]	@ (80070a4 <hci_user_evt_proc+0x50>)
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	3208      	adds	r2, #8
 800707a:	4610      	mov	r0, r2
 800707c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4619      	mov	r1, r3
 8007082:	4809      	ldr	r0, [pc, #36]	@ (80070a8 <hci_user_evt_proc+0x54>)
 8007084:	f000 f8b8 	bl	80071f8 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007088:	4805      	ldr	r0, [pc, #20]	@ (80070a0 <hci_user_evt_proc+0x4c>)
 800708a:	f000 f86d 	bl	8007168 <list_is_empty>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0e5      	beq.n	8007060 <hci_user_evt_proc+0xc>
  }
}
 8007094:	bf00      	nop
 8007096:	bf00      	nop
 8007098:	3708      	adds	r7, #8
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	20000434 	.word	0x20000434
 80070a4:	200006f8 	.word	0x200006f8
 80070a8:	2000042c 	.word	0x2000042c

080070ac <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80070b4:	2300      	movs	r3, #0
 80070b6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80070b8:	2300      	movs	r3, #0
 80070ba:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80070bc:	481f      	ldr	r0, [pc, #124]	@ (800713c <hci_notify_asynch_evt+0x90>)
 80070be:	f000 f853 	bl	8007168 <list_is_empty>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d132      	bne.n	800712e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80070c8:	f107 030c 	add.w	r3, r7, #12
 80070cc:	4619      	mov	r1, r3
 80070ce:	481b      	ldr	r0, [pc, #108]	@ (800713c <hci_notify_asynch_evt+0x90>)
 80070d0:	f000 f8d9 	bl	8007286 <list_remove_head>
    
    if (hciContext.io.Receive)
 80070d4:	4b1a      	ldr	r3, [pc, #104]	@ (8007140 <hci_notify_asynch_evt+0x94>)
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d02a      	beq.n	8007132 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80070dc:	4b18      	ldr	r3, [pc, #96]	@ (8007140 <hci_notify_asynch_evt+0x94>)
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	3208      	adds	r2, #8
 80070e4:	2180      	movs	r1, #128	@ 0x80
 80070e6:	4610      	mov	r0, r2
 80070e8:	4798      	blx	r3
 80070ea:	4603      	mov	r3, r0
 80070ec:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80070ee:	7cfb      	ldrb	r3, [r7, #19]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d016      	beq.n	8007122 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	7cfa      	ldrb	r2, [r7, #19]
 80070f8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	4618      	mov	r0, r3
 8007100:	f7ff fd94 	bl	8006c2c <verify_packet>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d105      	bne.n	8007116 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	4619      	mov	r1, r3
 800710e:	480d      	ldr	r0, [pc, #52]	@ (8007144 <hci_notify_asynch_evt+0x98>)
 8007110:	f000 f872 	bl	80071f8 <list_insert_tail>
 8007114:	e00d      	b.n	8007132 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	4619      	mov	r1, r3
 800711a:	4808      	ldr	r0, [pc, #32]	@ (800713c <hci_notify_asynch_evt+0x90>)
 800711c:	f000 f846 	bl	80071ac <list_insert_head>
 8007120:	e007      	b.n	8007132 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	4619      	mov	r1, r3
 8007126:	4805      	ldr	r0, [pc, #20]	@ (800713c <hci_notify_asynch_evt+0x90>)
 8007128:	f000 f840 	bl	80071ac <list_insert_head>
 800712c:	e001      	b.n	8007132 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800712e:	2301      	movs	r3, #1
 8007130:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8007132:	697b      	ldr	r3, [r7, #20]

}
 8007134:	4618      	mov	r0, r3
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	2000042c 	.word	0x2000042c
 8007140:	200006f8 	.word	0x200006f8
 8007144:	20000434 	.word	0x20000434

08007148 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	605a      	str	r2, [r3, #4]
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8007168:	b480      	push	{r7}
 800716a:	b087      	sub	sp, #28
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007170:	f3ef 8310 	mrs	r3, PRIMASK
 8007174:	60fb      	str	r3, [r7, #12]
  return(result);
 8007176:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007178:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800717a:	b672      	cpsid	i
}
 800717c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	429a      	cmp	r2, r3
 8007186:	d102      	bne.n	800718e <list_is_empty+0x26>
  {
    return_value = 1;
 8007188:	2301      	movs	r3, #1
 800718a:	75fb      	strb	r3, [r7, #23]
 800718c:	e001      	b.n	8007192 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800718e:	2300      	movs	r3, #0
 8007190:	75fb      	strb	r3, [r7, #23]
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	f383 8810 	msr	PRIMASK, r3
}
 800719c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800719e:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	371c      	adds	r7, #28
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b087      	sub	sp, #28
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80071b6:	f3ef 8310 	mrs	r3, PRIMASK
 80071ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80071bc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80071be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80071c0:	b672      	cpsid	i
}
 80071c2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	683a      	ldr	r2, [r7, #0]
 80071d6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	683a      	ldr	r2, [r7, #0]
 80071de:	605a      	str	r2, [r3, #4]
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	f383 8810 	msr	PRIMASK, r3
}
 80071ea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80071ec:	bf00      	nop
 80071ee:	371c      	adds	r7, #28
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b087      	sub	sp, #28
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007202:	f3ef 8310 	mrs	r3, PRIMASK
 8007206:	60fb      	str	r3, [r7, #12]
  return(result);
 8007208:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800720a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800720c:	b672      	cpsid	i
}
 800720e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	685a      	ldr	r2, [r3, #4]
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	683a      	ldr	r2, [r7, #0]
 8007222:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	683a      	ldr	r2, [r7, #0]
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	f383 8810 	msr	PRIMASK, r3
}
 8007236:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007238:	bf00      	nop
 800723a:	371c      	adds	r7, #28
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8007244:	b480      	push	{r7}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800724c:	f3ef 8310 	mrs	r3, PRIMASK
 8007250:	60fb      	str	r3, [r7, #12]
  return(result);
 8007252:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007254:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007256:	b672      	cpsid	i
}
 8007258:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	6812      	ldr	r2, [r2, #0]
 8007262:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	6852      	ldr	r2, [r2, #4]
 800726c:	605a      	str	r2, [r3, #4]
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	f383 8810 	msr	PRIMASK, r3
}
 8007278:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800727a:	bf00      	nop
 800727c:	371c      	adds	r7, #28
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b086      	sub	sp, #24
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
 800728e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007290:	f3ef 8310 	mrs	r3, PRIMASK
 8007294:	60fb      	str	r3, [r7, #12]
  return(result);
 8007296:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007298:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800729a:	b672      	cpsid	i
}
 800729c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7ff ffca 	bl	8007244 <list_remove_node>
  (*node)->next = NULL;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2200      	movs	r2, #0
 80072be:	605a      	str	r2, [r3, #4]
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f383 8810 	msr	PRIMASK, r3
}
 80072ca:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80072cc:	bf00      	nop
 80072ce:	3718      	adds	r7, #24
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80072de:	f3ef 8310 	mrs	r3, PRIMASK
 80072e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80072e4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80072e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80072e8:	b672      	cpsid	i
}
 80072ea:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	685a      	ldr	r2, [r3, #4]
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7ff ffa3 	bl	8007244 <list_remove_node>
  (*node)->next = NULL;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2200      	movs	r2, #0
 8007304:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2200      	movs	r2, #0
 800730c:	605a      	str	r2, [r3, #4]
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	f383 8810 	msr	PRIMASK, r3
}
 8007318:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800731a:	bf00      	nop
 800731c:	3718      	adds	r7, #24
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8007322:	b480      	push	{r7}
 8007324:	b089      	sub	sp, #36	@ 0x24
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
  int size = 0;
 800732a:	2300      	movs	r3, #0
 800732c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800732e:	f3ef 8310 	mrs	r3, PRIMASK
 8007332:	613b      	str	r3, [r7, #16]
  return(result);
 8007334:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007336:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007338:	b672      	cpsid	i
}
 800733a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8007342:	e005      	b.n	8007350 <list_get_size+0x2e>
  {
    size++;
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	3301      	adds	r3, #1
 8007348:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8007350:	69ba      	ldr	r2, [r7, #24]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	429a      	cmp	r2, r3
 8007356:	d1f5      	bne.n	8007344 <list_get_size+0x22>
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f383 8810 	msr	PRIMASK, r3
}
 8007362:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8007364:	69fb      	ldr	r3, [r7, #28]
}
 8007366:	4618      	mov	r0, r3
 8007368:	3724      	adds	r7, #36	@ 0x24
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <__cvt>:
 8007372:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007376:	ec57 6b10 	vmov	r6, r7, d0
 800737a:	2f00      	cmp	r7, #0
 800737c:	460c      	mov	r4, r1
 800737e:	4619      	mov	r1, r3
 8007380:	463b      	mov	r3, r7
 8007382:	bfbb      	ittet	lt
 8007384:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007388:	461f      	movlt	r7, r3
 800738a:	2300      	movge	r3, #0
 800738c:	232d      	movlt	r3, #45	@ 0x2d
 800738e:	700b      	strb	r3, [r1, #0]
 8007390:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007392:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007396:	4691      	mov	r9, r2
 8007398:	f023 0820 	bic.w	r8, r3, #32
 800739c:	bfbc      	itt	lt
 800739e:	4632      	movlt	r2, r6
 80073a0:	4616      	movlt	r6, r2
 80073a2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80073a6:	d005      	beq.n	80073b4 <__cvt+0x42>
 80073a8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80073ac:	d100      	bne.n	80073b0 <__cvt+0x3e>
 80073ae:	3401      	adds	r4, #1
 80073b0:	2102      	movs	r1, #2
 80073b2:	e000      	b.n	80073b6 <__cvt+0x44>
 80073b4:	2103      	movs	r1, #3
 80073b6:	ab03      	add	r3, sp, #12
 80073b8:	9301      	str	r3, [sp, #4]
 80073ba:	ab02      	add	r3, sp, #8
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	ec47 6b10 	vmov	d0, r6, r7
 80073c2:	4653      	mov	r3, sl
 80073c4:	4622      	mov	r2, r4
 80073c6:	f001 f833 	bl	8008430 <_dtoa_r>
 80073ca:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80073ce:	4605      	mov	r5, r0
 80073d0:	d119      	bne.n	8007406 <__cvt+0x94>
 80073d2:	f019 0f01 	tst.w	r9, #1
 80073d6:	d00e      	beq.n	80073f6 <__cvt+0x84>
 80073d8:	eb00 0904 	add.w	r9, r0, r4
 80073dc:	2200      	movs	r2, #0
 80073de:	2300      	movs	r3, #0
 80073e0:	4630      	mov	r0, r6
 80073e2:	4639      	mov	r1, r7
 80073e4:	f7f9 fb78 	bl	8000ad8 <__aeabi_dcmpeq>
 80073e8:	b108      	cbz	r0, 80073ee <__cvt+0x7c>
 80073ea:	f8cd 900c 	str.w	r9, [sp, #12]
 80073ee:	2230      	movs	r2, #48	@ 0x30
 80073f0:	9b03      	ldr	r3, [sp, #12]
 80073f2:	454b      	cmp	r3, r9
 80073f4:	d31e      	bcc.n	8007434 <__cvt+0xc2>
 80073f6:	9b03      	ldr	r3, [sp, #12]
 80073f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073fa:	1b5b      	subs	r3, r3, r5
 80073fc:	4628      	mov	r0, r5
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	b004      	add	sp, #16
 8007402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007406:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800740a:	eb00 0904 	add.w	r9, r0, r4
 800740e:	d1e5      	bne.n	80073dc <__cvt+0x6a>
 8007410:	7803      	ldrb	r3, [r0, #0]
 8007412:	2b30      	cmp	r3, #48	@ 0x30
 8007414:	d10a      	bne.n	800742c <__cvt+0xba>
 8007416:	2200      	movs	r2, #0
 8007418:	2300      	movs	r3, #0
 800741a:	4630      	mov	r0, r6
 800741c:	4639      	mov	r1, r7
 800741e:	f7f9 fb5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007422:	b918      	cbnz	r0, 800742c <__cvt+0xba>
 8007424:	f1c4 0401 	rsb	r4, r4, #1
 8007428:	f8ca 4000 	str.w	r4, [sl]
 800742c:	f8da 3000 	ldr.w	r3, [sl]
 8007430:	4499      	add	r9, r3
 8007432:	e7d3      	b.n	80073dc <__cvt+0x6a>
 8007434:	1c59      	adds	r1, r3, #1
 8007436:	9103      	str	r1, [sp, #12]
 8007438:	701a      	strb	r2, [r3, #0]
 800743a:	e7d9      	b.n	80073f0 <__cvt+0x7e>

0800743c <__exponent>:
 800743c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800743e:	2900      	cmp	r1, #0
 8007440:	bfba      	itte	lt
 8007442:	4249      	neglt	r1, r1
 8007444:	232d      	movlt	r3, #45	@ 0x2d
 8007446:	232b      	movge	r3, #43	@ 0x2b
 8007448:	2909      	cmp	r1, #9
 800744a:	7002      	strb	r2, [r0, #0]
 800744c:	7043      	strb	r3, [r0, #1]
 800744e:	dd29      	ble.n	80074a4 <__exponent+0x68>
 8007450:	f10d 0307 	add.w	r3, sp, #7
 8007454:	461d      	mov	r5, r3
 8007456:	270a      	movs	r7, #10
 8007458:	461a      	mov	r2, r3
 800745a:	fbb1 f6f7 	udiv	r6, r1, r7
 800745e:	fb07 1416 	mls	r4, r7, r6, r1
 8007462:	3430      	adds	r4, #48	@ 0x30
 8007464:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007468:	460c      	mov	r4, r1
 800746a:	2c63      	cmp	r4, #99	@ 0x63
 800746c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007470:	4631      	mov	r1, r6
 8007472:	dcf1      	bgt.n	8007458 <__exponent+0x1c>
 8007474:	3130      	adds	r1, #48	@ 0x30
 8007476:	1e94      	subs	r4, r2, #2
 8007478:	f803 1c01 	strb.w	r1, [r3, #-1]
 800747c:	1c41      	adds	r1, r0, #1
 800747e:	4623      	mov	r3, r4
 8007480:	42ab      	cmp	r3, r5
 8007482:	d30a      	bcc.n	800749a <__exponent+0x5e>
 8007484:	f10d 0309 	add.w	r3, sp, #9
 8007488:	1a9b      	subs	r3, r3, r2
 800748a:	42ac      	cmp	r4, r5
 800748c:	bf88      	it	hi
 800748e:	2300      	movhi	r3, #0
 8007490:	3302      	adds	r3, #2
 8007492:	4403      	add	r3, r0
 8007494:	1a18      	subs	r0, r3, r0
 8007496:	b003      	add	sp, #12
 8007498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800749a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800749e:	f801 6f01 	strb.w	r6, [r1, #1]!
 80074a2:	e7ed      	b.n	8007480 <__exponent+0x44>
 80074a4:	2330      	movs	r3, #48	@ 0x30
 80074a6:	3130      	adds	r1, #48	@ 0x30
 80074a8:	7083      	strb	r3, [r0, #2]
 80074aa:	70c1      	strb	r1, [r0, #3]
 80074ac:	1d03      	adds	r3, r0, #4
 80074ae:	e7f1      	b.n	8007494 <__exponent+0x58>

080074b0 <_printf_float>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	b08d      	sub	sp, #52	@ 0x34
 80074b6:	460c      	mov	r4, r1
 80074b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80074bc:	4616      	mov	r6, r2
 80074be:	461f      	mov	r7, r3
 80074c0:	4605      	mov	r5, r0
 80074c2:	f000 fea7 	bl	8008214 <_localeconv_r>
 80074c6:	6803      	ldr	r3, [r0, #0]
 80074c8:	9304      	str	r3, [sp, #16]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7f8 fed8 	bl	8000280 <strlen>
 80074d0:	2300      	movs	r3, #0
 80074d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80074d4:	f8d8 3000 	ldr.w	r3, [r8]
 80074d8:	9005      	str	r0, [sp, #20]
 80074da:	3307      	adds	r3, #7
 80074dc:	f023 0307 	bic.w	r3, r3, #7
 80074e0:	f103 0208 	add.w	r2, r3, #8
 80074e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80074e8:	f8d4 b000 	ldr.w	fp, [r4]
 80074ec:	f8c8 2000 	str.w	r2, [r8]
 80074f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80074f8:	9307      	str	r3, [sp, #28]
 80074fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80074fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007502:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007506:	4b9c      	ldr	r3, [pc, #624]	@ (8007778 <_printf_float+0x2c8>)
 8007508:	f04f 32ff 	mov.w	r2, #4294967295
 800750c:	f7f9 fb16 	bl	8000b3c <__aeabi_dcmpun>
 8007510:	bb70      	cbnz	r0, 8007570 <_printf_float+0xc0>
 8007512:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007516:	4b98      	ldr	r3, [pc, #608]	@ (8007778 <_printf_float+0x2c8>)
 8007518:	f04f 32ff 	mov.w	r2, #4294967295
 800751c:	f7f9 faf0 	bl	8000b00 <__aeabi_dcmple>
 8007520:	bb30      	cbnz	r0, 8007570 <_printf_float+0xc0>
 8007522:	2200      	movs	r2, #0
 8007524:	2300      	movs	r3, #0
 8007526:	4640      	mov	r0, r8
 8007528:	4649      	mov	r1, r9
 800752a:	f7f9 fadf 	bl	8000aec <__aeabi_dcmplt>
 800752e:	b110      	cbz	r0, 8007536 <_printf_float+0x86>
 8007530:	232d      	movs	r3, #45	@ 0x2d
 8007532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007536:	4a91      	ldr	r2, [pc, #580]	@ (800777c <_printf_float+0x2cc>)
 8007538:	4b91      	ldr	r3, [pc, #580]	@ (8007780 <_printf_float+0x2d0>)
 800753a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800753e:	bf94      	ite	ls
 8007540:	4690      	movls	r8, r2
 8007542:	4698      	movhi	r8, r3
 8007544:	2303      	movs	r3, #3
 8007546:	6123      	str	r3, [r4, #16]
 8007548:	f02b 0304 	bic.w	r3, fp, #4
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	f04f 0900 	mov.w	r9, #0
 8007552:	9700      	str	r7, [sp, #0]
 8007554:	4633      	mov	r3, r6
 8007556:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007558:	4621      	mov	r1, r4
 800755a:	4628      	mov	r0, r5
 800755c:	f000 f9d2 	bl	8007904 <_printf_common>
 8007560:	3001      	adds	r0, #1
 8007562:	f040 808d 	bne.w	8007680 <_printf_float+0x1d0>
 8007566:	f04f 30ff 	mov.w	r0, #4294967295
 800756a:	b00d      	add	sp, #52	@ 0x34
 800756c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007570:	4642      	mov	r2, r8
 8007572:	464b      	mov	r3, r9
 8007574:	4640      	mov	r0, r8
 8007576:	4649      	mov	r1, r9
 8007578:	f7f9 fae0 	bl	8000b3c <__aeabi_dcmpun>
 800757c:	b140      	cbz	r0, 8007590 <_printf_float+0xe0>
 800757e:	464b      	mov	r3, r9
 8007580:	2b00      	cmp	r3, #0
 8007582:	bfbc      	itt	lt
 8007584:	232d      	movlt	r3, #45	@ 0x2d
 8007586:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800758a:	4a7e      	ldr	r2, [pc, #504]	@ (8007784 <_printf_float+0x2d4>)
 800758c:	4b7e      	ldr	r3, [pc, #504]	@ (8007788 <_printf_float+0x2d8>)
 800758e:	e7d4      	b.n	800753a <_printf_float+0x8a>
 8007590:	6863      	ldr	r3, [r4, #4]
 8007592:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007596:	9206      	str	r2, [sp, #24]
 8007598:	1c5a      	adds	r2, r3, #1
 800759a:	d13b      	bne.n	8007614 <_printf_float+0x164>
 800759c:	2306      	movs	r3, #6
 800759e:	6063      	str	r3, [r4, #4]
 80075a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80075a4:	2300      	movs	r3, #0
 80075a6:	6022      	str	r2, [r4, #0]
 80075a8:	9303      	str	r3, [sp, #12]
 80075aa:	ab0a      	add	r3, sp, #40	@ 0x28
 80075ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 80075b0:	ab09      	add	r3, sp, #36	@ 0x24
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	6861      	ldr	r1, [r4, #4]
 80075b6:	ec49 8b10 	vmov	d0, r8, r9
 80075ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80075be:	4628      	mov	r0, r5
 80075c0:	f7ff fed7 	bl	8007372 <__cvt>
 80075c4:	9b06      	ldr	r3, [sp, #24]
 80075c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075c8:	2b47      	cmp	r3, #71	@ 0x47
 80075ca:	4680      	mov	r8, r0
 80075cc:	d129      	bne.n	8007622 <_printf_float+0x172>
 80075ce:	1cc8      	adds	r0, r1, #3
 80075d0:	db02      	blt.n	80075d8 <_printf_float+0x128>
 80075d2:	6863      	ldr	r3, [r4, #4]
 80075d4:	4299      	cmp	r1, r3
 80075d6:	dd41      	ble.n	800765c <_printf_float+0x1ac>
 80075d8:	f1aa 0a02 	sub.w	sl, sl, #2
 80075dc:	fa5f fa8a 	uxtb.w	sl, sl
 80075e0:	3901      	subs	r1, #1
 80075e2:	4652      	mov	r2, sl
 80075e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80075e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80075ea:	f7ff ff27 	bl	800743c <__exponent>
 80075ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075f0:	1813      	adds	r3, r2, r0
 80075f2:	2a01      	cmp	r2, #1
 80075f4:	4681      	mov	r9, r0
 80075f6:	6123      	str	r3, [r4, #16]
 80075f8:	dc02      	bgt.n	8007600 <_printf_float+0x150>
 80075fa:	6822      	ldr	r2, [r4, #0]
 80075fc:	07d2      	lsls	r2, r2, #31
 80075fe:	d501      	bpl.n	8007604 <_printf_float+0x154>
 8007600:	3301      	adds	r3, #1
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007608:	2b00      	cmp	r3, #0
 800760a:	d0a2      	beq.n	8007552 <_printf_float+0xa2>
 800760c:	232d      	movs	r3, #45	@ 0x2d
 800760e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007612:	e79e      	b.n	8007552 <_printf_float+0xa2>
 8007614:	9a06      	ldr	r2, [sp, #24]
 8007616:	2a47      	cmp	r2, #71	@ 0x47
 8007618:	d1c2      	bne.n	80075a0 <_printf_float+0xf0>
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1c0      	bne.n	80075a0 <_printf_float+0xf0>
 800761e:	2301      	movs	r3, #1
 8007620:	e7bd      	b.n	800759e <_printf_float+0xee>
 8007622:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007626:	d9db      	bls.n	80075e0 <_printf_float+0x130>
 8007628:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800762c:	d118      	bne.n	8007660 <_printf_float+0x1b0>
 800762e:	2900      	cmp	r1, #0
 8007630:	6863      	ldr	r3, [r4, #4]
 8007632:	dd0b      	ble.n	800764c <_printf_float+0x19c>
 8007634:	6121      	str	r1, [r4, #16]
 8007636:	b913      	cbnz	r3, 800763e <_printf_float+0x18e>
 8007638:	6822      	ldr	r2, [r4, #0]
 800763a:	07d0      	lsls	r0, r2, #31
 800763c:	d502      	bpl.n	8007644 <_printf_float+0x194>
 800763e:	3301      	adds	r3, #1
 8007640:	440b      	add	r3, r1
 8007642:	6123      	str	r3, [r4, #16]
 8007644:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007646:	f04f 0900 	mov.w	r9, #0
 800764a:	e7db      	b.n	8007604 <_printf_float+0x154>
 800764c:	b913      	cbnz	r3, 8007654 <_printf_float+0x1a4>
 800764e:	6822      	ldr	r2, [r4, #0]
 8007650:	07d2      	lsls	r2, r2, #31
 8007652:	d501      	bpl.n	8007658 <_printf_float+0x1a8>
 8007654:	3302      	adds	r3, #2
 8007656:	e7f4      	b.n	8007642 <_printf_float+0x192>
 8007658:	2301      	movs	r3, #1
 800765a:	e7f2      	b.n	8007642 <_printf_float+0x192>
 800765c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007660:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007662:	4299      	cmp	r1, r3
 8007664:	db05      	blt.n	8007672 <_printf_float+0x1c2>
 8007666:	6823      	ldr	r3, [r4, #0]
 8007668:	6121      	str	r1, [r4, #16]
 800766a:	07d8      	lsls	r0, r3, #31
 800766c:	d5ea      	bpl.n	8007644 <_printf_float+0x194>
 800766e:	1c4b      	adds	r3, r1, #1
 8007670:	e7e7      	b.n	8007642 <_printf_float+0x192>
 8007672:	2900      	cmp	r1, #0
 8007674:	bfd4      	ite	le
 8007676:	f1c1 0202 	rsble	r2, r1, #2
 800767a:	2201      	movgt	r2, #1
 800767c:	4413      	add	r3, r2
 800767e:	e7e0      	b.n	8007642 <_printf_float+0x192>
 8007680:	6823      	ldr	r3, [r4, #0]
 8007682:	055a      	lsls	r2, r3, #21
 8007684:	d407      	bmi.n	8007696 <_printf_float+0x1e6>
 8007686:	6923      	ldr	r3, [r4, #16]
 8007688:	4642      	mov	r2, r8
 800768a:	4631      	mov	r1, r6
 800768c:	4628      	mov	r0, r5
 800768e:	47b8      	blx	r7
 8007690:	3001      	adds	r0, #1
 8007692:	d12b      	bne.n	80076ec <_printf_float+0x23c>
 8007694:	e767      	b.n	8007566 <_printf_float+0xb6>
 8007696:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800769a:	f240 80dd 	bls.w	8007858 <_printf_float+0x3a8>
 800769e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80076a2:	2200      	movs	r2, #0
 80076a4:	2300      	movs	r3, #0
 80076a6:	f7f9 fa17 	bl	8000ad8 <__aeabi_dcmpeq>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	d033      	beq.n	8007716 <_printf_float+0x266>
 80076ae:	4a37      	ldr	r2, [pc, #220]	@ (800778c <_printf_float+0x2dc>)
 80076b0:	2301      	movs	r3, #1
 80076b2:	4631      	mov	r1, r6
 80076b4:	4628      	mov	r0, r5
 80076b6:	47b8      	blx	r7
 80076b8:	3001      	adds	r0, #1
 80076ba:	f43f af54 	beq.w	8007566 <_printf_float+0xb6>
 80076be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80076c2:	4543      	cmp	r3, r8
 80076c4:	db02      	blt.n	80076cc <_printf_float+0x21c>
 80076c6:	6823      	ldr	r3, [r4, #0]
 80076c8:	07d8      	lsls	r0, r3, #31
 80076ca:	d50f      	bpl.n	80076ec <_printf_float+0x23c>
 80076cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076d0:	4631      	mov	r1, r6
 80076d2:	4628      	mov	r0, r5
 80076d4:	47b8      	blx	r7
 80076d6:	3001      	adds	r0, #1
 80076d8:	f43f af45 	beq.w	8007566 <_printf_float+0xb6>
 80076dc:	f04f 0900 	mov.w	r9, #0
 80076e0:	f108 38ff 	add.w	r8, r8, #4294967295
 80076e4:	f104 0a1a 	add.w	sl, r4, #26
 80076e8:	45c8      	cmp	r8, r9
 80076ea:	dc09      	bgt.n	8007700 <_printf_float+0x250>
 80076ec:	6823      	ldr	r3, [r4, #0]
 80076ee:	079b      	lsls	r3, r3, #30
 80076f0:	f100 8103 	bmi.w	80078fa <_printf_float+0x44a>
 80076f4:	68e0      	ldr	r0, [r4, #12]
 80076f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076f8:	4298      	cmp	r0, r3
 80076fa:	bfb8      	it	lt
 80076fc:	4618      	movlt	r0, r3
 80076fe:	e734      	b.n	800756a <_printf_float+0xba>
 8007700:	2301      	movs	r3, #1
 8007702:	4652      	mov	r2, sl
 8007704:	4631      	mov	r1, r6
 8007706:	4628      	mov	r0, r5
 8007708:	47b8      	blx	r7
 800770a:	3001      	adds	r0, #1
 800770c:	f43f af2b 	beq.w	8007566 <_printf_float+0xb6>
 8007710:	f109 0901 	add.w	r9, r9, #1
 8007714:	e7e8      	b.n	80076e8 <_printf_float+0x238>
 8007716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007718:	2b00      	cmp	r3, #0
 800771a:	dc39      	bgt.n	8007790 <_printf_float+0x2e0>
 800771c:	4a1b      	ldr	r2, [pc, #108]	@ (800778c <_printf_float+0x2dc>)
 800771e:	2301      	movs	r3, #1
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	47b8      	blx	r7
 8007726:	3001      	adds	r0, #1
 8007728:	f43f af1d 	beq.w	8007566 <_printf_float+0xb6>
 800772c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007730:	ea59 0303 	orrs.w	r3, r9, r3
 8007734:	d102      	bne.n	800773c <_printf_float+0x28c>
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	07d9      	lsls	r1, r3, #31
 800773a:	d5d7      	bpl.n	80076ec <_printf_float+0x23c>
 800773c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007740:	4631      	mov	r1, r6
 8007742:	4628      	mov	r0, r5
 8007744:	47b8      	blx	r7
 8007746:	3001      	adds	r0, #1
 8007748:	f43f af0d 	beq.w	8007566 <_printf_float+0xb6>
 800774c:	f04f 0a00 	mov.w	sl, #0
 8007750:	f104 0b1a 	add.w	fp, r4, #26
 8007754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007756:	425b      	negs	r3, r3
 8007758:	4553      	cmp	r3, sl
 800775a:	dc01      	bgt.n	8007760 <_printf_float+0x2b0>
 800775c:	464b      	mov	r3, r9
 800775e:	e793      	b.n	8007688 <_printf_float+0x1d8>
 8007760:	2301      	movs	r3, #1
 8007762:	465a      	mov	r2, fp
 8007764:	4631      	mov	r1, r6
 8007766:	4628      	mov	r0, r5
 8007768:	47b8      	blx	r7
 800776a:	3001      	adds	r0, #1
 800776c:	f43f aefb 	beq.w	8007566 <_printf_float+0xb6>
 8007770:	f10a 0a01 	add.w	sl, sl, #1
 8007774:	e7ee      	b.n	8007754 <_printf_float+0x2a4>
 8007776:	bf00      	nop
 8007778:	7fefffff 	.word	0x7fefffff
 800777c:	0800a3b8 	.word	0x0800a3b8
 8007780:	0800a3bc 	.word	0x0800a3bc
 8007784:	0800a3c0 	.word	0x0800a3c0
 8007788:	0800a3c4 	.word	0x0800a3c4
 800778c:	0800a3c8 	.word	0x0800a3c8
 8007790:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007792:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007796:	4553      	cmp	r3, sl
 8007798:	bfa8      	it	ge
 800779a:	4653      	movge	r3, sl
 800779c:	2b00      	cmp	r3, #0
 800779e:	4699      	mov	r9, r3
 80077a0:	dc36      	bgt.n	8007810 <_printf_float+0x360>
 80077a2:	f04f 0b00 	mov.w	fp, #0
 80077a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077aa:	f104 021a 	add.w	r2, r4, #26
 80077ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80077b0:	9306      	str	r3, [sp, #24]
 80077b2:	eba3 0309 	sub.w	r3, r3, r9
 80077b6:	455b      	cmp	r3, fp
 80077b8:	dc31      	bgt.n	800781e <_printf_float+0x36e>
 80077ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077bc:	459a      	cmp	sl, r3
 80077be:	dc3a      	bgt.n	8007836 <_printf_float+0x386>
 80077c0:	6823      	ldr	r3, [r4, #0]
 80077c2:	07da      	lsls	r2, r3, #31
 80077c4:	d437      	bmi.n	8007836 <_printf_float+0x386>
 80077c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c8:	ebaa 0903 	sub.w	r9, sl, r3
 80077cc:	9b06      	ldr	r3, [sp, #24]
 80077ce:	ebaa 0303 	sub.w	r3, sl, r3
 80077d2:	4599      	cmp	r9, r3
 80077d4:	bfa8      	it	ge
 80077d6:	4699      	movge	r9, r3
 80077d8:	f1b9 0f00 	cmp.w	r9, #0
 80077dc:	dc33      	bgt.n	8007846 <_printf_float+0x396>
 80077de:	f04f 0800 	mov.w	r8, #0
 80077e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077e6:	f104 0b1a 	add.w	fp, r4, #26
 80077ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ec:	ebaa 0303 	sub.w	r3, sl, r3
 80077f0:	eba3 0309 	sub.w	r3, r3, r9
 80077f4:	4543      	cmp	r3, r8
 80077f6:	f77f af79 	ble.w	80076ec <_printf_float+0x23c>
 80077fa:	2301      	movs	r3, #1
 80077fc:	465a      	mov	r2, fp
 80077fe:	4631      	mov	r1, r6
 8007800:	4628      	mov	r0, r5
 8007802:	47b8      	blx	r7
 8007804:	3001      	adds	r0, #1
 8007806:	f43f aeae 	beq.w	8007566 <_printf_float+0xb6>
 800780a:	f108 0801 	add.w	r8, r8, #1
 800780e:	e7ec      	b.n	80077ea <_printf_float+0x33a>
 8007810:	4642      	mov	r2, r8
 8007812:	4631      	mov	r1, r6
 8007814:	4628      	mov	r0, r5
 8007816:	47b8      	blx	r7
 8007818:	3001      	adds	r0, #1
 800781a:	d1c2      	bne.n	80077a2 <_printf_float+0x2f2>
 800781c:	e6a3      	b.n	8007566 <_printf_float+0xb6>
 800781e:	2301      	movs	r3, #1
 8007820:	4631      	mov	r1, r6
 8007822:	4628      	mov	r0, r5
 8007824:	9206      	str	r2, [sp, #24]
 8007826:	47b8      	blx	r7
 8007828:	3001      	adds	r0, #1
 800782a:	f43f ae9c 	beq.w	8007566 <_printf_float+0xb6>
 800782e:	9a06      	ldr	r2, [sp, #24]
 8007830:	f10b 0b01 	add.w	fp, fp, #1
 8007834:	e7bb      	b.n	80077ae <_printf_float+0x2fe>
 8007836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800783a:	4631      	mov	r1, r6
 800783c:	4628      	mov	r0, r5
 800783e:	47b8      	blx	r7
 8007840:	3001      	adds	r0, #1
 8007842:	d1c0      	bne.n	80077c6 <_printf_float+0x316>
 8007844:	e68f      	b.n	8007566 <_printf_float+0xb6>
 8007846:	9a06      	ldr	r2, [sp, #24]
 8007848:	464b      	mov	r3, r9
 800784a:	4442      	add	r2, r8
 800784c:	4631      	mov	r1, r6
 800784e:	4628      	mov	r0, r5
 8007850:	47b8      	blx	r7
 8007852:	3001      	adds	r0, #1
 8007854:	d1c3      	bne.n	80077de <_printf_float+0x32e>
 8007856:	e686      	b.n	8007566 <_printf_float+0xb6>
 8007858:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800785c:	f1ba 0f01 	cmp.w	sl, #1
 8007860:	dc01      	bgt.n	8007866 <_printf_float+0x3b6>
 8007862:	07db      	lsls	r3, r3, #31
 8007864:	d536      	bpl.n	80078d4 <_printf_float+0x424>
 8007866:	2301      	movs	r3, #1
 8007868:	4642      	mov	r2, r8
 800786a:	4631      	mov	r1, r6
 800786c:	4628      	mov	r0, r5
 800786e:	47b8      	blx	r7
 8007870:	3001      	adds	r0, #1
 8007872:	f43f ae78 	beq.w	8007566 <_printf_float+0xb6>
 8007876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800787a:	4631      	mov	r1, r6
 800787c:	4628      	mov	r0, r5
 800787e:	47b8      	blx	r7
 8007880:	3001      	adds	r0, #1
 8007882:	f43f ae70 	beq.w	8007566 <_printf_float+0xb6>
 8007886:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800788a:	2200      	movs	r2, #0
 800788c:	2300      	movs	r3, #0
 800788e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007892:	f7f9 f921 	bl	8000ad8 <__aeabi_dcmpeq>
 8007896:	b9c0      	cbnz	r0, 80078ca <_printf_float+0x41a>
 8007898:	4653      	mov	r3, sl
 800789a:	f108 0201 	add.w	r2, r8, #1
 800789e:	4631      	mov	r1, r6
 80078a0:	4628      	mov	r0, r5
 80078a2:	47b8      	blx	r7
 80078a4:	3001      	adds	r0, #1
 80078a6:	d10c      	bne.n	80078c2 <_printf_float+0x412>
 80078a8:	e65d      	b.n	8007566 <_printf_float+0xb6>
 80078aa:	2301      	movs	r3, #1
 80078ac:	465a      	mov	r2, fp
 80078ae:	4631      	mov	r1, r6
 80078b0:	4628      	mov	r0, r5
 80078b2:	47b8      	blx	r7
 80078b4:	3001      	adds	r0, #1
 80078b6:	f43f ae56 	beq.w	8007566 <_printf_float+0xb6>
 80078ba:	f108 0801 	add.w	r8, r8, #1
 80078be:	45d0      	cmp	r8, sl
 80078c0:	dbf3      	blt.n	80078aa <_printf_float+0x3fa>
 80078c2:	464b      	mov	r3, r9
 80078c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80078c8:	e6df      	b.n	800768a <_printf_float+0x1da>
 80078ca:	f04f 0800 	mov.w	r8, #0
 80078ce:	f104 0b1a 	add.w	fp, r4, #26
 80078d2:	e7f4      	b.n	80078be <_printf_float+0x40e>
 80078d4:	2301      	movs	r3, #1
 80078d6:	4642      	mov	r2, r8
 80078d8:	e7e1      	b.n	800789e <_printf_float+0x3ee>
 80078da:	2301      	movs	r3, #1
 80078dc:	464a      	mov	r2, r9
 80078de:	4631      	mov	r1, r6
 80078e0:	4628      	mov	r0, r5
 80078e2:	47b8      	blx	r7
 80078e4:	3001      	adds	r0, #1
 80078e6:	f43f ae3e 	beq.w	8007566 <_printf_float+0xb6>
 80078ea:	f108 0801 	add.w	r8, r8, #1
 80078ee:	68e3      	ldr	r3, [r4, #12]
 80078f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078f2:	1a5b      	subs	r3, r3, r1
 80078f4:	4543      	cmp	r3, r8
 80078f6:	dcf0      	bgt.n	80078da <_printf_float+0x42a>
 80078f8:	e6fc      	b.n	80076f4 <_printf_float+0x244>
 80078fa:	f04f 0800 	mov.w	r8, #0
 80078fe:	f104 0919 	add.w	r9, r4, #25
 8007902:	e7f4      	b.n	80078ee <_printf_float+0x43e>

08007904 <_printf_common>:
 8007904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007908:	4616      	mov	r6, r2
 800790a:	4698      	mov	r8, r3
 800790c:	688a      	ldr	r2, [r1, #8]
 800790e:	690b      	ldr	r3, [r1, #16]
 8007910:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007914:	4293      	cmp	r3, r2
 8007916:	bfb8      	it	lt
 8007918:	4613      	movlt	r3, r2
 800791a:	6033      	str	r3, [r6, #0]
 800791c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007920:	4607      	mov	r7, r0
 8007922:	460c      	mov	r4, r1
 8007924:	b10a      	cbz	r2, 800792a <_printf_common+0x26>
 8007926:	3301      	adds	r3, #1
 8007928:	6033      	str	r3, [r6, #0]
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	0699      	lsls	r1, r3, #26
 800792e:	bf42      	ittt	mi
 8007930:	6833      	ldrmi	r3, [r6, #0]
 8007932:	3302      	addmi	r3, #2
 8007934:	6033      	strmi	r3, [r6, #0]
 8007936:	6825      	ldr	r5, [r4, #0]
 8007938:	f015 0506 	ands.w	r5, r5, #6
 800793c:	d106      	bne.n	800794c <_printf_common+0x48>
 800793e:	f104 0a19 	add.w	sl, r4, #25
 8007942:	68e3      	ldr	r3, [r4, #12]
 8007944:	6832      	ldr	r2, [r6, #0]
 8007946:	1a9b      	subs	r3, r3, r2
 8007948:	42ab      	cmp	r3, r5
 800794a:	dc26      	bgt.n	800799a <_printf_common+0x96>
 800794c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007950:	6822      	ldr	r2, [r4, #0]
 8007952:	3b00      	subs	r3, #0
 8007954:	bf18      	it	ne
 8007956:	2301      	movne	r3, #1
 8007958:	0692      	lsls	r2, r2, #26
 800795a:	d42b      	bmi.n	80079b4 <_printf_common+0xb0>
 800795c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007960:	4641      	mov	r1, r8
 8007962:	4638      	mov	r0, r7
 8007964:	47c8      	blx	r9
 8007966:	3001      	adds	r0, #1
 8007968:	d01e      	beq.n	80079a8 <_printf_common+0xa4>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	6922      	ldr	r2, [r4, #16]
 800796e:	f003 0306 	and.w	r3, r3, #6
 8007972:	2b04      	cmp	r3, #4
 8007974:	bf02      	ittt	eq
 8007976:	68e5      	ldreq	r5, [r4, #12]
 8007978:	6833      	ldreq	r3, [r6, #0]
 800797a:	1aed      	subeq	r5, r5, r3
 800797c:	68a3      	ldr	r3, [r4, #8]
 800797e:	bf0c      	ite	eq
 8007980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007984:	2500      	movne	r5, #0
 8007986:	4293      	cmp	r3, r2
 8007988:	bfc4      	itt	gt
 800798a:	1a9b      	subgt	r3, r3, r2
 800798c:	18ed      	addgt	r5, r5, r3
 800798e:	2600      	movs	r6, #0
 8007990:	341a      	adds	r4, #26
 8007992:	42b5      	cmp	r5, r6
 8007994:	d11a      	bne.n	80079cc <_printf_common+0xc8>
 8007996:	2000      	movs	r0, #0
 8007998:	e008      	b.n	80079ac <_printf_common+0xa8>
 800799a:	2301      	movs	r3, #1
 800799c:	4652      	mov	r2, sl
 800799e:	4641      	mov	r1, r8
 80079a0:	4638      	mov	r0, r7
 80079a2:	47c8      	blx	r9
 80079a4:	3001      	adds	r0, #1
 80079a6:	d103      	bne.n	80079b0 <_printf_common+0xac>
 80079a8:	f04f 30ff 	mov.w	r0, #4294967295
 80079ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b0:	3501      	adds	r5, #1
 80079b2:	e7c6      	b.n	8007942 <_printf_common+0x3e>
 80079b4:	18e1      	adds	r1, r4, r3
 80079b6:	1c5a      	adds	r2, r3, #1
 80079b8:	2030      	movs	r0, #48	@ 0x30
 80079ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079be:	4422      	add	r2, r4
 80079c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079c8:	3302      	adds	r3, #2
 80079ca:	e7c7      	b.n	800795c <_printf_common+0x58>
 80079cc:	2301      	movs	r3, #1
 80079ce:	4622      	mov	r2, r4
 80079d0:	4641      	mov	r1, r8
 80079d2:	4638      	mov	r0, r7
 80079d4:	47c8      	blx	r9
 80079d6:	3001      	adds	r0, #1
 80079d8:	d0e6      	beq.n	80079a8 <_printf_common+0xa4>
 80079da:	3601      	adds	r6, #1
 80079dc:	e7d9      	b.n	8007992 <_printf_common+0x8e>
	...

080079e0 <_printf_i>:
 80079e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079e4:	7e0f      	ldrb	r7, [r1, #24]
 80079e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079e8:	2f78      	cmp	r7, #120	@ 0x78
 80079ea:	4691      	mov	r9, r2
 80079ec:	4680      	mov	r8, r0
 80079ee:	460c      	mov	r4, r1
 80079f0:	469a      	mov	sl, r3
 80079f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079f6:	d807      	bhi.n	8007a08 <_printf_i+0x28>
 80079f8:	2f62      	cmp	r7, #98	@ 0x62
 80079fa:	d80a      	bhi.n	8007a12 <_printf_i+0x32>
 80079fc:	2f00      	cmp	r7, #0
 80079fe:	f000 80d2 	beq.w	8007ba6 <_printf_i+0x1c6>
 8007a02:	2f58      	cmp	r7, #88	@ 0x58
 8007a04:	f000 80b9 	beq.w	8007b7a <_printf_i+0x19a>
 8007a08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a10:	e03a      	b.n	8007a88 <_printf_i+0xa8>
 8007a12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a16:	2b15      	cmp	r3, #21
 8007a18:	d8f6      	bhi.n	8007a08 <_printf_i+0x28>
 8007a1a:	a101      	add	r1, pc, #4	@ (adr r1, 8007a20 <_printf_i+0x40>)
 8007a1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a20:	08007a79 	.word	0x08007a79
 8007a24:	08007a8d 	.word	0x08007a8d
 8007a28:	08007a09 	.word	0x08007a09
 8007a2c:	08007a09 	.word	0x08007a09
 8007a30:	08007a09 	.word	0x08007a09
 8007a34:	08007a09 	.word	0x08007a09
 8007a38:	08007a8d 	.word	0x08007a8d
 8007a3c:	08007a09 	.word	0x08007a09
 8007a40:	08007a09 	.word	0x08007a09
 8007a44:	08007a09 	.word	0x08007a09
 8007a48:	08007a09 	.word	0x08007a09
 8007a4c:	08007b8d 	.word	0x08007b8d
 8007a50:	08007ab7 	.word	0x08007ab7
 8007a54:	08007b47 	.word	0x08007b47
 8007a58:	08007a09 	.word	0x08007a09
 8007a5c:	08007a09 	.word	0x08007a09
 8007a60:	08007baf 	.word	0x08007baf
 8007a64:	08007a09 	.word	0x08007a09
 8007a68:	08007ab7 	.word	0x08007ab7
 8007a6c:	08007a09 	.word	0x08007a09
 8007a70:	08007a09 	.word	0x08007a09
 8007a74:	08007b4f 	.word	0x08007b4f
 8007a78:	6833      	ldr	r3, [r6, #0]
 8007a7a:	1d1a      	adds	r2, r3, #4
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	6032      	str	r2, [r6, #0]
 8007a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e09d      	b.n	8007bc8 <_printf_i+0x1e8>
 8007a8c:	6833      	ldr	r3, [r6, #0]
 8007a8e:	6820      	ldr	r0, [r4, #0]
 8007a90:	1d19      	adds	r1, r3, #4
 8007a92:	6031      	str	r1, [r6, #0]
 8007a94:	0606      	lsls	r6, r0, #24
 8007a96:	d501      	bpl.n	8007a9c <_printf_i+0xbc>
 8007a98:	681d      	ldr	r5, [r3, #0]
 8007a9a:	e003      	b.n	8007aa4 <_printf_i+0xc4>
 8007a9c:	0645      	lsls	r5, r0, #25
 8007a9e:	d5fb      	bpl.n	8007a98 <_printf_i+0xb8>
 8007aa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007aa4:	2d00      	cmp	r5, #0
 8007aa6:	da03      	bge.n	8007ab0 <_printf_i+0xd0>
 8007aa8:	232d      	movs	r3, #45	@ 0x2d
 8007aaa:	426d      	negs	r5, r5
 8007aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ab0:	4859      	ldr	r0, [pc, #356]	@ (8007c18 <_printf_i+0x238>)
 8007ab2:	230a      	movs	r3, #10
 8007ab4:	e011      	b.n	8007ada <_printf_i+0xfa>
 8007ab6:	6821      	ldr	r1, [r4, #0]
 8007ab8:	6833      	ldr	r3, [r6, #0]
 8007aba:	0608      	lsls	r0, r1, #24
 8007abc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ac0:	d402      	bmi.n	8007ac8 <_printf_i+0xe8>
 8007ac2:	0649      	lsls	r1, r1, #25
 8007ac4:	bf48      	it	mi
 8007ac6:	b2ad      	uxthmi	r5, r5
 8007ac8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007aca:	4853      	ldr	r0, [pc, #332]	@ (8007c18 <_printf_i+0x238>)
 8007acc:	6033      	str	r3, [r6, #0]
 8007ace:	bf14      	ite	ne
 8007ad0:	230a      	movne	r3, #10
 8007ad2:	2308      	moveq	r3, #8
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ada:	6866      	ldr	r6, [r4, #4]
 8007adc:	60a6      	str	r6, [r4, #8]
 8007ade:	2e00      	cmp	r6, #0
 8007ae0:	bfa2      	ittt	ge
 8007ae2:	6821      	ldrge	r1, [r4, #0]
 8007ae4:	f021 0104 	bicge.w	r1, r1, #4
 8007ae8:	6021      	strge	r1, [r4, #0]
 8007aea:	b90d      	cbnz	r5, 8007af0 <_printf_i+0x110>
 8007aec:	2e00      	cmp	r6, #0
 8007aee:	d04b      	beq.n	8007b88 <_printf_i+0x1a8>
 8007af0:	4616      	mov	r6, r2
 8007af2:	fbb5 f1f3 	udiv	r1, r5, r3
 8007af6:	fb03 5711 	mls	r7, r3, r1, r5
 8007afa:	5dc7      	ldrb	r7, [r0, r7]
 8007afc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b00:	462f      	mov	r7, r5
 8007b02:	42bb      	cmp	r3, r7
 8007b04:	460d      	mov	r5, r1
 8007b06:	d9f4      	bls.n	8007af2 <_printf_i+0x112>
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d10b      	bne.n	8007b24 <_printf_i+0x144>
 8007b0c:	6823      	ldr	r3, [r4, #0]
 8007b0e:	07df      	lsls	r7, r3, #31
 8007b10:	d508      	bpl.n	8007b24 <_printf_i+0x144>
 8007b12:	6923      	ldr	r3, [r4, #16]
 8007b14:	6861      	ldr	r1, [r4, #4]
 8007b16:	4299      	cmp	r1, r3
 8007b18:	bfde      	ittt	le
 8007b1a:	2330      	movle	r3, #48	@ 0x30
 8007b1c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b20:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b24:	1b92      	subs	r2, r2, r6
 8007b26:	6122      	str	r2, [r4, #16]
 8007b28:	f8cd a000 	str.w	sl, [sp]
 8007b2c:	464b      	mov	r3, r9
 8007b2e:	aa03      	add	r2, sp, #12
 8007b30:	4621      	mov	r1, r4
 8007b32:	4640      	mov	r0, r8
 8007b34:	f7ff fee6 	bl	8007904 <_printf_common>
 8007b38:	3001      	adds	r0, #1
 8007b3a:	d14a      	bne.n	8007bd2 <_printf_i+0x1f2>
 8007b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b40:	b004      	add	sp, #16
 8007b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b46:	6823      	ldr	r3, [r4, #0]
 8007b48:	f043 0320 	orr.w	r3, r3, #32
 8007b4c:	6023      	str	r3, [r4, #0]
 8007b4e:	4833      	ldr	r0, [pc, #204]	@ (8007c1c <_printf_i+0x23c>)
 8007b50:	2778      	movs	r7, #120	@ 0x78
 8007b52:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b56:	6823      	ldr	r3, [r4, #0]
 8007b58:	6831      	ldr	r1, [r6, #0]
 8007b5a:	061f      	lsls	r7, r3, #24
 8007b5c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b60:	d402      	bmi.n	8007b68 <_printf_i+0x188>
 8007b62:	065f      	lsls	r7, r3, #25
 8007b64:	bf48      	it	mi
 8007b66:	b2ad      	uxthmi	r5, r5
 8007b68:	6031      	str	r1, [r6, #0]
 8007b6a:	07d9      	lsls	r1, r3, #31
 8007b6c:	bf44      	itt	mi
 8007b6e:	f043 0320 	orrmi.w	r3, r3, #32
 8007b72:	6023      	strmi	r3, [r4, #0]
 8007b74:	b11d      	cbz	r5, 8007b7e <_printf_i+0x19e>
 8007b76:	2310      	movs	r3, #16
 8007b78:	e7ac      	b.n	8007ad4 <_printf_i+0xf4>
 8007b7a:	4827      	ldr	r0, [pc, #156]	@ (8007c18 <_printf_i+0x238>)
 8007b7c:	e7e9      	b.n	8007b52 <_printf_i+0x172>
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	f023 0320 	bic.w	r3, r3, #32
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	e7f6      	b.n	8007b76 <_printf_i+0x196>
 8007b88:	4616      	mov	r6, r2
 8007b8a:	e7bd      	b.n	8007b08 <_printf_i+0x128>
 8007b8c:	6833      	ldr	r3, [r6, #0]
 8007b8e:	6825      	ldr	r5, [r4, #0]
 8007b90:	6961      	ldr	r1, [r4, #20]
 8007b92:	1d18      	adds	r0, r3, #4
 8007b94:	6030      	str	r0, [r6, #0]
 8007b96:	062e      	lsls	r6, r5, #24
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	d501      	bpl.n	8007ba0 <_printf_i+0x1c0>
 8007b9c:	6019      	str	r1, [r3, #0]
 8007b9e:	e002      	b.n	8007ba6 <_printf_i+0x1c6>
 8007ba0:	0668      	lsls	r0, r5, #25
 8007ba2:	d5fb      	bpl.n	8007b9c <_printf_i+0x1bc>
 8007ba4:	8019      	strh	r1, [r3, #0]
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	6123      	str	r3, [r4, #16]
 8007baa:	4616      	mov	r6, r2
 8007bac:	e7bc      	b.n	8007b28 <_printf_i+0x148>
 8007bae:	6833      	ldr	r3, [r6, #0]
 8007bb0:	1d1a      	adds	r2, r3, #4
 8007bb2:	6032      	str	r2, [r6, #0]
 8007bb4:	681e      	ldr	r6, [r3, #0]
 8007bb6:	6862      	ldr	r2, [r4, #4]
 8007bb8:	2100      	movs	r1, #0
 8007bba:	4630      	mov	r0, r6
 8007bbc:	f7f8 fb10 	bl	80001e0 <memchr>
 8007bc0:	b108      	cbz	r0, 8007bc6 <_printf_i+0x1e6>
 8007bc2:	1b80      	subs	r0, r0, r6
 8007bc4:	6060      	str	r0, [r4, #4]
 8007bc6:	6863      	ldr	r3, [r4, #4]
 8007bc8:	6123      	str	r3, [r4, #16]
 8007bca:	2300      	movs	r3, #0
 8007bcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bd0:	e7aa      	b.n	8007b28 <_printf_i+0x148>
 8007bd2:	6923      	ldr	r3, [r4, #16]
 8007bd4:	4632      	mov	r2, r6
 8007bd6:	4649      	mov	r1, r9
 8007bd8:	4640      	mov	r0, r8
 8007bda:	47d0      	blx	sl
 8007bdc:	3001      	adds	r0, #1
 8007bde:	d0ad      	beq.n	8007b3c <_printf_i+0x15c>
 8007be0:	6823      	ldr	r3, [r4, #0]
 8007be2:	079b      	lsls	r3, r3, #30
 8007be4:	d413      	bmi.n	8007c0e <_printf_i+0x22e>
 8007be6:	68e0      	ldr	r0, [r4, #12]
 8007be8:	9b03      	ldr	r3, [sp, #12]
 8007bea:	4298      	cmp	r0, r3
 8007bec:	bfb8      	it	lt
 8007bee:	4618      	movlt	r0, r3
 8007bf0:	e7a6      	b.n	8007b40 <_printf_i+0x160>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	4632      	mov	r2, r6
 8007bf6:	4649      	mov	r1, r9
 8007bf8:	4640      	mov	r0, r8
 8007bfa:	47d0      	blx	sl
 8007bfc:	3001      	adds	r0, #1
 8007bfe:	d09d      	beq.n	8007b3c <_printf_i+0x15c>
 8007c00:	3501      	adds	r5, #1
 8007c02:	68e3      	ldr	r3, [r4, #12]
 8007c04:	9903      	ldr	r1, [sp, #12]
 8007c06:	1a5b      	subs	r3, r3, r1
 8007c08:	42ab      	cmp	r3, r5
 8007c0a:	dcf2      	bgt.n	8007bf2 <_printf_i+0x212>
 8007c0c:	e7eb      	b.n	8007be6 <_printf_i+0x206>
 8007c0e:	2500      	movs	r5, #0
 8007c10:	f104 0619 	add.w	r6, r4, #25
 8007c14:	e7f5      	b.n	8007c02 <_printf_i+0x222>
 8007c16:	bf00      	nop
 8007c18:	0800a3ca 	.word	0x0800a3ca
 8007c1c:	0800a3db 	.word	0x0800a3db

08007c20 <__sflush_r>:
 8007c20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c28:	0716      	lsls	r6, r2, #28
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	460c      	mov	r4, r1
 8007c2e:	d454      	bmi.n	8007cda <__sflush_r+0xba>
 8007c30:	684b      	ldr	r3, [r1, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	dc02      	bgt.n	8007c3c <__sflush_r+0x1c>
 8007c36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	dd48      	ble.n	8007cce <__sflush_r+0xae>
 8007c3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c3e:	2e00      	cmp	r6, #0
 8007c40:	d045      	beq.n	8007cce <__sflush_r+0xae>
 8007c42:	2300      	movs	r3, #0
 8007c44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c48:	682f      	ldr	r7, [r5, #0]
 8007c4a:	6a21      	ldr	r1, [r4, #32]
 8007c4c:	602b      	str	r3, [r5, #0]
 8007c4e:	d030      	beq.n	8007cb2 <__sflush_r+0x92>
 8007c50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c52:	89a3      	ldrh	r3, [r4, #12]
 8007c54:	0759      	lsls	r1, r3, #29
 8007c56:	d505      	bpl.n	8007c64 <__sflush_r+0x44>
 8007c58:	6863      	ldr	r3, [r4, #4]
 8007c5a:	1ad2      	subs	r2, r2, r3
 8007c5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c5e:	b10b      	cbz	r3, 8007c64 <__sflush_r+0x44>
 8007c60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c62:	1ad2      	subs	r2, r2, r3
 8007c64:	2300      	movs	r3, #0
 8007c66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c68:	6a21      	ldr	r1, [r4, #32]
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	47b0      	blx	r6
 8007c6e:	1c43      	adds	r3, r0, #1
 8007c70:	89a3      	ldrh	r3, [r4, #12]
 8007c72:	d106      	bne.n	8007c82 <__sflush_r+0x62>
 8007c74:	6829      	ldr	r1, [r5, #0]
 8007c76:	291d      	cmp	r1, #29
 8007c78:	d82b      	bhi.n	8007cd2 <__sflush_r+0xb2>
 8007c7a:	4a2a      	ldr	r2, [pc, #168]	@ (8007d24 <__sflush_r+0x104>)
 8007c7c:	410a      	asrs	r2, r1
 8007c7e:	07d6      	lsls	r6, r2, #31
 8007c80:	d427      	bmi.n	8007cd2 <__sflush_r+0xb2>
 8007c82:	2200      	movs	r2, #0
 8007c84:	6062      	str	r2, [r4, #4]
 8007c86:	04d9      	lsls	r1, r3, #19
 8007c88:	6922      	ldr	r2, [r4, #16]
 8007c8a:	6022      	str	r2, [r4, #0]
 8007c8c:	d504      	bpl.n	8007c98 <__sflush_r+0x78>
 8007c8e:	1c42      	adds	r2, r0, #1
 8007c90:	d101      	bne.n	8007c96 <__sflush_r+0x76>
 8007c92:	682b      	ldr	r3, [r5, #0]
 8007c94:	b903      	cbnz	r3, 8007c98 <__sflush_r+0x78>
 8007c96:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c9a:	602f      	str	r7, [r5, #0]
 8007c9c:	b1b9      	cbz	r1, 8007cce <__sflush_r+0xae>
 8007c9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ca2:	4299      	cmp	r1, r3
 8007ca4:	d002      	beq.n	8007cac <__sflush_r+0x8c>
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f001 f986 	bl	8008fb8 <_free_r>
 8007cac:	2300      	movs	r3, #0
 8007cae:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cb0:	e00d      	b.n	8007cce <__sflush_r+0xae>
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	47b0      	blx	r6
 8007cb8:	4602      	mov	r2, r0
 8007cba:	1c50      	adds	r0, r2, #1
 8007cbc:	d1c9      	bne.n	8007c52 <__sflush_r+0x32>
 8007cbe:	682b      	ldr	r3, [r5, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d0c6      	beq.n	8007c52 <__sflush_r+0x32>
 8007cc4:	2b1d      	cmp	r3, #29
 8007cc6:	d001      	beq.n	8007ccc <__sflush_r+0xac>
 8007cc8:	2b16      	cmp	r3, #22
 8007cca:	d11e      	bne.n	8007d0a <__sflush_r+0xea>
 8007ccc:	602f      	str	r7, [r5, #0]
 8007cce:	2000      	movs	r0, #0
 8007cd0:	e022      	b.n	8007d18 <__sflush_r+0xf8>
 8007cd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cd6:	b21b      	sxth	r3, r3
 8007cd8:	e01b      	b.n	8007d12 <__sflush_r+0xf2>
 8007cda:	690f      	ldr	r7, [r1, #16]
 8007cdc:	2f00      	cmp	r7, #0
 8007cde:	d0f6      	beq.n	8007cce <__sflush_r+0xae>
 8007ce0:	0793      	lsls	r3, r2, #30
 8007ce2:	680e      	ldr	r6, [r1, #0]
 8007ce4:	bf08      	it	eq
 8007ce6:	694b      	ldreq	r3, [r1, #20]
 8007ce8:	600f      	str	r7, [r1, #0]
 8007cea:	bf18      	it	ne
 8007cec:	2300      	movne	r3, #0
 8007cee:	eba6 0807 	sub.w	r8, r6, r7
 8007cf2:	608b      	str	r3, [r1, #8]
 8007cf4:	f1b8 0f00 	cmp.w	r8, #0
 8007cf8:	dde9      	ble.n	8007cce <__sflush_r+0xae>
 8007cfa:	6a21      	ldr	r1, [r4, #32]
 8007cfc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cfe:	4643      	mov	r3, r8
 8007d00:	463a      	mov	r2, r7
 8007d02:	4628      	mov	r0, r5
 8007d04:	47b0      	blx	r6
 8007d06:	2800      	cmp	r0, #0
 8007d08:	dc08      	bgt.n	8007d1c <__sflush_r+0xfc>
 8007d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d12:	81a3      	strh	r3, [r4, #12]
 8007d14:	f04f 30ff 	mov.w	r0, #4294967295
 8007d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d1c:	4407      	add	r7, r0
 8007d1e:	eba8 0800 	sub.w	r8, r8, r0
 8007d22:	e7e7      	b.n	8007cf4 <__sflush_r+0xd4>
 8007d24:	dfbffffe 	.word	0xdfbffffe

08007d28 <_fflush_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	690b      	ldr	r3, [r1, #16]
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	b913      	cbnz	r3, 8007d38 <_fflush_r+0x10>
 8007d32:	2500      	movs	r5, #0
 8007d34:	4628      	mov	r0, r5
 8007d36:	bd38      	pop	{r3, r4, r5, pc}
 8007d38:	b118      	cbz	r0, 8007d42 <_fflush_r+0x1a>
 8007d3a:	6a03      	ldr	r3, [r0, #32]
 8007d3c:	b90b      	cbnz	r3, 8007d42 <_fflush_r+0x1a>
 8007d3e:	f000 f8bb 	bl	8007eb8 <__sinit>
 8007d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d0f3      	beq.n	8007d32 <_fflush_r+0xa>
 8007d4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d4c:	07d0      	lsls	r0, r2, #31
 8007d4e:	d404      	bmi.n	8007d5a <_fflush_r+0x32>
 8007d50:	0599      	lsls	r1, r3, #22
 8007d52:	d402      	bmi.n	8007d5a <_fflush_r+0x32>
 8007d54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d56:	f000 fad2 	bl	80082fe <__retarget_lock_acquire_recursive>
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	4621      	mov	r1, r4
 8007d5e:	f7ff ff5f 	bl	8007c20 <__sflush_r>
 8007d62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d64:	07da      	lsls	r2, r3, #31
 8007d66:	4605      	mov	r5, r0
 8007d68:	d4e4      	bmi.n	8007d34 <_fflush_r+0xc>
 8007d6a:	89a3      	ldrh	r3, [r4, #12]
 8007d6c:	059b      	lsls	r3, r3, #22
 8007d6e:	d4e1      	bmi.n	8007d34 <_fflush_r+0xc>
 8007d70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d72:	f000 fac5 	bl	8008300 <__retarget_lock_release_recursive>
 8007d76:	e7dd      	b.n	8007d34 <_fflush_r+0xc>

08007d78 <fflush>:
 8007d78:	4601      	mov	r1, r0
 8007d7a:	b920      	cbnz	r0, 8007d86 <fflush+0xe>
 8007d7c:	4a04      	ldr	r2, [pc, #16]	@ (8007d90 <fflush+0x18>)
 8007d7e:	4905      	ldr	r1, [pc, #20]	@ (8007d94 <fflush+0x1c>)
 8007d80:	4805      	ldr	r0, [pc, #20]	@ (8007d98 <fflush+0x20>)
 8007d82:	f000 b8b1 	b.w	8007ee8 <_fwalk_sglue>
 8007d86:	4b05      	ldr	r3, [pc, #20]	@ (8007d9c <fflush+0x24>)
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	f7ff bfcd 	b.w	8007d28 <_fflush_r>
 8007d8e:	bf00      	nop
 8007d90:	2000002c 	.word	0x2000002c
 8007d94:	08007d29 	.word	0x08007d29
 8007d98:	2000003c 	.word	0x2000003c
 8007d9c:	20000038 	.word	0x20000038

08007da0 <std>:
 8007da0:	2300      	movs	r3, #0
 8007da2:	b510      	push	{r4, lr}
 8007da4:	4604      	mov	r4, r0
 8007da6:	e9c0 3300 	strd	r3, r3, [r0]
 8007daa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dae:	6083      	str	r3, [r0, #8]
 8007db0:	8181      	strh	r1, [r0, #12]
 8007db2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007db4:	81c2      	strh	r2, [r0, #14]
 8007db6:	6183      	str	r3, [r0, #24]
 8007db8:	4619      	mov	r1, r3
 8007dba:	2208      	movs	r2, #8
 8007dbc:	305c      	adds	r0, #92	@ 0x5c
 8007dbe:	f000 fa21 	bl	8008204 <memset>
 8007dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8007df8 <std+0x58>)
 8007dc4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007dfc <std+0x5c>)
 8007dc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007dca:	4b0d      	ldr	r3, [pc, #52]	@ (8007e00 <std+0x60>)
 8007dcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007dce:	4b0d      	ldr	r3, [pc, #52]	@ (8007e04 <std+0x64>)
 8007dd0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8007e08 <std+0x68>)
 8007dd4:	6224      	str	r4, [r4, #32]
 8007dd6:	429c      	cmp	r4, r3
 8007dd8:	d006      	beq.n	8007de8 <std+0x48>
 8007dda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007dde:	4294      	cmp	r4, r2
 8007de0:	d002      	beq.n	8007de8 <std+0x48>
 8007de2:	33d0      	adds	r3, #208	@ 0xd0
 8007de4:	429c      	cmp	r4, r3
 8007de6:	d105      	bne.n	8007df4 <std+0x54>
 8007de8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007dec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007df0:	f000 ba84 	b.w	80082fc <__retarget_lock_init_recursive>
 8007df4:	bd10      	pop	{r4, pc}
 8007df6:	bf00      	nop
 8007df8:	08008055 	.word	0x08008055
 8007dfc:	08008077 	.word	0x08008077
 8007e00:	080080af 	.word	0x080080af
 8007e04:	080080d3 	.word	0x080080d3
 8007e08:	20000718 	.word	0x20000718

08007e0c <stdio_exit_handler>:
 8007e0c:	4a02      	ldr	r2, [pc, #8]	@ (8007e18 <stdio_exit_handler+0xc>)
 8007e0e:	4903      	ldr	r1, [pc, #12]	@ (8007e1c <stdio_exit_handler+0x10>)
 8007e10:	4803      	ldr	r0, [pc, #12]	@ (8007e20 <stdio_exit_handler+0x14>)
 8007e12:	f000 b869 	b.w	8007ee8 <_fwalk_sglue>
 8007e16:	bf00      	nop
 8007e18:	2000002c 	.word	0x2000002c
 8007e1c:	08007d29 	.word	0x08007d29
 8007e20:	2000003c 	.word	0x2000003c

08007e24 <cleanup_stdio>:
 8007e24:	6841      	ldr	r1, [r0, #4]
 8007e26:	4b0c      	ldr	r3, [pc, #48]	@ (8007e58 <cleanup_stdio+0x34>)
 8007e28:	4299      	cmp	r1, r3
 8007e2a:	b510      	push	{r4, lr}
 8007e2c:	4604      	mov	r4, r0
 8007e2e:	d001      	beq.n	8007e34 <cleanup_stdio+0x10>
 8007e30:	f7ff ff7a 	bl	8007d28 <_fflush_r>
 8007e34:	68a1      	ldr	r1, [r4, #8]
 8007e36:	4b09      	ldr	r3, [pc, #36]	@ (8007e5c <cleanup_stdio+0x38>)
 8007e38:	4299      	cmp	r1, r3
 8007e3a:	d002      	beq.n	8007e42 <cleanup_stdio+0x1e>
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	f7ff ff73 	bl	8007d28 <_fflush_r>
 8007e42:	68e1      	ldr	r1, [r4, #12]
 8007e44:	4b06      	ldr	r3, [pc, #24]	@ (8007e60 <cleanup_stdio+0x3c>)
 8007e46:	4299      	cmp	r1, r3
 8007e48:	d004      	beq.n	8007e54 <cleanup_stdio+0x30>
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e50:	f7ff bf6a 	b.w	8007d28 <_fflush_r>
 8007e54:	bd10      	pop	{r4, pc}
 8007e56:	bf00      	nop
 8007e58:	20000718 	.word	0x20000718
 8007e5c:	20000780 	.word	0x20000780
 8007e60:	200007e8 	.word	0x200007e8

08007e64 <global_stdio_init.part.0>:
 8007e64:	b510      	push	{r4, lr}
 8007e66:	4b0b      	ldr	r3, [pc, #44]	@ (8007e94 <global_stdio_init.part.0+0x30>)
 8007e68:	4c0b      	ldr	r4, [pc, #44]	@ (8007e98 <global_stdio_init.part.0+0x34>)
 8007e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8007e9c <global_stdio_init.part.0+0x38>)
 8007e6c:	601a      	str	r2, [r3, #0]
 8007e6e:	4620      	mov	r0, r4
 8007e70:	2200      	movs	r2, #0
 8007e72:	2104      	movs	r1, #4
 8007e74:	f7ff ff94 	bl	8007da0 <std>
 8007e78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	2109      	movs	r1, #9
 8007e80:	f7ff ff8e 	bl	8007da0 <std>
 8007e84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e88:	2202      	movs	r2, #2
 8007e8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e8e:	2112      	movs	r1, #18
 8007e90:	f7ff bf86 	b.w	8007da0 <std>
 8007e94:	20000850 	.word	0x20000850
 8007e98:	20000718 	.word	0x20000718
 8007e9c:	08007e0d 	.word	0x08007e0d

08007ea0 <__sfp_lock_acquire>:
 8007ea0:	4801      	ldr	r0, [pc, #4]	@ (8007ea8 <__sfp_lock_acquire+0x8>)
 8007ea2:	f000 ba2c 	b.w	80082fe <__retarget_lock_acquire_recursive>
 8007ea6:	bf00      	nop
 8007ea8:	20000859 	.word	0x20000859

08007eac <__sfp_lock_release>:
 8007eac:	4801      	ldr	r0, [pc, #4]	@ (8007eb4 <__sfp_lock_release+0x8>)
 8007eae:	f000 ba27 	b.w	8008300 <__retarget_lock_release_recursive>
 8007eb2:	bf00      	nop
 8007eb4:	20000859 	.word	0x20000859

08007eb8 <__sinit>:
 8007eb8:	b510      	push	{r4, lr}
 8007eba:	4604      	mov	r4, r0
 8007ebc:	f7ff fff0 	bl	8007ea0 <__sfp_lock_acquire>
 8007ec0:	6a23      	ldr	r3, [r4, #32]
 8007ec2:	b11b      	cbz	r3, 8007ecc <__sinit+0x14>
 8007ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ec8:	f7ff bff0 	b.w	8007eac <__sfp_lock_release>
 8007ecc:	4b04      	ldr	r3, [pc, #16]	@ (8007ee0 <__sinit+0x28>)
 8007ece:	6223      	str	r3, [r4, #32]
 8007ed0:	4b04      	ldr	r3, [pc, #16]	@ (8007ee4 <__sinit+0x2c>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d1f5      	bne.n	8007ec4 <__sinit+0xc>
 8007ed8:	f7ff ffc4 	bl	8007e64 <global_stdio_init.part.0>
 8007edc:	e7f2      	b.n	8007ec4 <__sinit+0xc>
 8007ede:	bf00      	nop
 8007ee0:	08007e25 	.word	0x08007e25
 8007ee4:	20000850 	.word	0x20000850

08007ee8 <_fwalk_sglue>:
 8007ee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eec:	4607      	mov	r7, r0
 8007eee:	4688      	mov	r8, r1
 8007ef0:	4614      	mov	r4, r2
 8007ef2:	2600      	movs	r6, #0
 8007ef4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ef8:	f1b9 0901 	subs.w	r9, r9, #1
 8007efc:	d505      	bpl.n	8007f0a <_fwalk_sglue+0x22>
 8007efe:	6824      	ldr	r4, [r4, #0]
 8007f00:	2c00      	cmp	r4, #0
 8007f02:	d1f7      	bne.n	8007ef4 <_fwalk_sglue+0xc>
 8007f04:	4630      	mov	r0, r6
 8007f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f0a:	89ab      	ldrh	r3, [r5, #12]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d907      	bls.n	8007f20 <_fwalk_sglue+0x38>
 8007f10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f14:	3301      	adds	r3, #1
 8007f16:	d003      	beq.n	8007f20 <_fwalk_sglue+0x38>
 8007f18:	4629      	mov	r1, r5
 8007f1a:	4638      	mov	r0, r7
 8007f1c:	47c0      	blx	r8
 8007f1e:	4306      	orrs	r6, r0
 8007f20:	3568      	adds	r5, #104	@ 0x68
 8007f22:	e7e9      	b.n	8007ef8 <_fwalk_sglue+0x10>

08007f24 <iprintf>:
 8007f24:	b40f      	push	{r0, r1, r2, r3}
 8007f26:	b507      	push	{r0, r1, r2, lr}
 8007f28:	4906      	ldr	r1, [pc, #24]	@ (8007f44 <iprintf+0x20>)
 8007f2a:	ab04      	add	r3, sp, #16
 8007f2c:	6808      	ldr	r0, [r1, #0]
 8007f2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f32:	6881      	ldr	r1, [r0, #8]
 8007f34:	9301      	str	r3, [sp, #4]
 8007f36:	f001 fe43 	bl	8009bc0 <_vfiprintf_r>
 8007f3a:	b003      	add	sp, #12
 8007f3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f40:	b004      	add	sp, #16
 8007f42:	4770      	bx	lr
 8007f44:	20000038 	.word	0x20000038

08007f48 <putchar>:
 8007f48:	4b02      	ldr	r3, [pc, #8]	@ (8007f54 <putchar+0xc>)
 8007f4a:	4601      	mov	r1, r0
 8007f4c:	6818      	ldr	r0, [r3, #0]
 8007f4e:	6882      	ldr	r2, [r0, #8]
 8007f50:	f001 bfb0 	b.w	8009eb4 <_putc_r>
 8007f54:	20000038 	.word	0x20000038

08007f58 <_puts_r>:
 8007f58:	6a03      	ldr	r3, [r0, #32]
 8007f5a:	b570      	push	{r4, r5, r6, lr}
 8007f5c:	6884      	ldr	r4, [r0, #8]
 8007f5e:	4605      	mov	r5, r0
 8007f60:	460e      	mov	r6, r1
 8007f62:	b90b      	cbnz	r3, 8007f68 <_puts_r+0x10>
 8007f64:	f7ff ffa8 	bl	8007eb8 <__sinit>
 8007f68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f6a:	07db      	lsls	r3, r3, #31
 8007f6c:	d405      	bmi.n	8007f7a <_puts_r+0x22>
 8007f6e:	89a3      	ldrh	r3, [r4, #12]
 8007f70:	0598      	lsls	r0, r3, #22
 8007f72:	d402      	bmi.n	8007f7a <_puts_r+0x22>
 8007f74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f76:	f000 f9c2 	bl	80082fe <__retarget_lock_acquire_recursive>
 8007f7a:	89a3      	ldrh	r3, [r4, #12]
 8007f7c:	0719      	lsls	r1, r3, #28
 8007f7e:	d502      	bpl.n	8007f86 <_puts_r+0x2e>
 8007f80:	6923      	ldr	r3, [r4, #16]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d135      	bne.n	8007ff2 <_puts_r+0x9a>
 8007f86:	4621      	mov	r1, r4
 8007f88:	4628      	mov	r0, r5
 8007f8a:	f000 f8e5 	bl	8008158 <__swsetup_r>
 8007f8e:	b380      	cbz	r0, 8007ff2 <_puts_r+0x9a>
 8007f90:	f04f 35ff 	mov.w	r5, #4294967295
 8007f94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f96:	07da      	lsls	r2, r3, #31
 8007f98:	d405      	bmi.n	8007fa6 <_puts_r+0x4e>
 8007f9a:	89a3      	ldrh	r3, [r4, #12]
 8007f9c:	059b      	lsls	r3, r3, #22
 8007f9e:	d402      	bmi.n	8007fa6 <_puts_r+0x4e>
 8007fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fa2:	f000 f9ad 	bl	8008300 <__retarget_lock_release_recursive>
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	bd70      	pop	{r4, r5, r6, pc}
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	da04      	bge.n	8007fb8 <_puts_r+0x60>
 8007fae:	69a2      	ldr	r2, [r4, #24]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	dc17      	bgt.n	8007fe4 <_puts_r+0x8c>
 8007fb4:	290a      	cmp	r1, #10
 8007fb6:	d015      	beq.n	8007fe4 <_puts_r+0x8c>
 8007fb8:	6823      	ldr	r3, [r4, #0]
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	6022      	str	r2, [r4, #0]
 8007fbe:	7019      	strb	r1, [r3, #0]
 8007fc0:	68a3      	ldr	r3, [r4, #8]
 8007fc2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	60a3      	str	r3, [r4, #8]
 8007fca:	2900      	cmp	r1, #0
 8007fcc:	d1ed      	bne.n	8007faa <_puts_r+0x52>
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	da11      	bge.n	8007ff6 <_puts_r+0x9e>
 8007fd2:	4622      	mov	r2, r4
 8007fd4:	210a      	movs	r1, #10
 8007fd6:	4628      	mov	r0, r5
 8007fd8:	f000 f87f 	bl	80080da <__swbuf_r>
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d0d7      	beq.n	8007f90 <_puts_r+0x38>
 8007fe0:	250a      	movs	r5, #10
 8007fe2:	e7d7      	b.n	8007f94 <_puts_r+0x3c>
 8007fe4:	4622      	mov	r2, r4
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 f877 	bl	80080da <__swbuf_r>
 8007fec:	3001      	adds	r0, #1
 8007fee:	d1e7      	bne.n	8007fc0 <_puts_r+0x68>
 8007ff0:	e7ce      	b.n	8007f90 <_puts_r+0x38>
 8007ff2:	3e01      	subs	r6, #1
 8007ff4:	e7e4      	b.n	8007fc0 <_puts_r+0x68>
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	1c5a      	adds	r2, r3, #1
 8007ffa:	6022      	str	r2, [r4, #0]
 8007ffc:	220a      	movs	r2, #10
 8007ffe:	701a      	strb	r2, [r3, #0]
 8008000:	e7ee      	b.n	8007fe0 <_puts_r+0x88>
	...

08008004 <puts>:
 8008004:	4b02      	ldr	r3, [pc, #8]	@ (8008010 <puts+0xc>)
 8008006:	4601      	mov	r1, r0
 8008008:	6818      	ldr	r0, [r3, #0]
 800800a:	f7ff bfa5 	b.w	8007f58 <_puts_r>
 800800e:	bf00      	nop
 8008010:	20000038 	.word	0x20000038

08008014 <siprintf>:
 8008014:	b40e      	push	{r1, r2, r3}
 8008016:	b500      	push	{lr}
 8008018:	b09c      	sub	sp, #112	@ 0x70
 800801a:	ab1d      	add	r3, sp, #116	@ 0x74
 800801c:	9002      	str	r0, [sp, #8]
 800801e:	9006      	str	r0, [sp, #24]
 8008020:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008024:	4809      	ldr	r0, [pc, #36]	@ (800804c <siprintf+0x38>)
 8008026:	9107      	str	r1, [sp, #28]
 8008028:	9104      	str	r1, [sp, #16]
 800802a:	4909      	ldr	r1, [pc, #36]	@ (8008050 <siprintf+0x3c>)
 800802c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008030:	9105      	str	r1, [sp, #20]
 8008032:	6800      	ldr	r0, [r0, #0]
 8008034:	9301      	str	r3, [sp, #4]
 8008036:	a902      	add	r1, sp, #8
 8008038:	f001 fc9c 	bl	8009974 <_svfiprintf_r>
 800803c:	9b02      	ldr	r3, [sp, #8]
 800803e:	2200      	movs	r2, #0
 8008040:	701a      	strb	r2, [r3, #0]
 8008042:	b01c      	add	sp, #112	@ 0x70
 8008044:	f85d eb04 	ldr.w	lr, [sp], #4
 8008048:	b003      	add	sp, #12
 800804a:	4770      	bx	lr
 800804c:	20000038 	.word	0x20000038
 8008050:	ffff0208 	.word	0xffff0208

08008054 <__sread>:
 8008054:	b510      	push	{r4, lr}
 8008056:	460c      	mov	r4, r1
 8008058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800805c:	f000 f900 	bl	8008260 <_read_r>
 8008060:	2800      	cmp	r0, #0
 8008062:	bfab      	itete	ge
 8008064:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008066:	89a3      	ldrhlt	r3, [r4, #12]
 8008068:	181b      	addge	r3, r3, r0
 800806a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800806e:	bfac      	ite	ge
 8008070:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008072:	81a3      	strhlt	r3, [r4, #12]
 8008074:	bd10      	pop	{r4, pc}

08008076 <__swrite>:
 8008076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800807a:	461f      	mov	r7, r3
 800807c:	898b      	ldrh	r3, [r1, #12]
 800807e:	05db      	lsls	r3, r3, #23
 8008080:	4605      	mov	r5, r0
 8008082:	460c      	mov	r4, r1
 8008084:	4616      	mov	r6, r2
 8008086:	d505      	bpl.n	8008094 <__swrite+0x1e>
 8008088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808c:	2302      	movs	r3, #2
 800808e:	2200      	movs	r2, #0
 8008090:	f000 f8d4 	bl	800823c <_lseek_r>
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800809a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800809e:	81a3      	strh	r3, [r4, #12]
 80080a0:	4632      	mov	r2, r6
 80080a2:	463b      	mov	r3, r7
 80080a4:	4628      	mov	r0, r5
 80080a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080aa:	f000 b8eb 	b.w	8008284 <_write_r>

080080ae <__sseek>:
 80080ae:	b510      	push	{r4, lr}
 80080b0:	460c      	mov	r4, r1
 80080b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b6:	f000 f8c1 	bl	800823c <_lseek_r>
 80080ba:	1c43      	adds	r3, r0, #1
 80080bc:	89a3      	ldrh	r3, [r4, #12]
 80080be:	bf15      	itete	ne
 80080c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80080c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080ca:	81a3      	strheq	r3, [r4, #12]
 80080cc:	bf18      	it	ne
 80080ce:	81a3      	strhne	r3, [r4, #12]
 80080d0:	bd10      	pop	{r4, pc}

080080d2 <__sclose>:
 80080d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d6:	f000 b8a1 	b.w	800821c <_close_r>

080080da <__swbuf_r>:
 80080da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080dc:	460e      	mov	r6, r1
 80080de:	4614      	mov	r4, r2
 80080e0:	4605      	mov	r5, r0
 80080e2:	b118      	cbz	r0, 80080ec <__swbuf_r+0x12>
 80080e4:	6a03      	ldr	r3, [r0, #32]
 80080e6:	b90b      	cbnz	r3, 80080ec <__swbuf_r+0x12>
 80080e8:	f7ff fee6 	bl	8007eb8 <__sinit>
 80080ec:	69a3      	ldr	r3, [r4, #24]
 80080ee:	60a3      	str	r3, [r4, #8]
 80080f0:	89a3      	ldrh	r3, [r4, #12]
 80080f2:	071a      	lsls	r2, r3, #28
 80080f4:	d501      	bpl.n	80080fa <__swbuf_r+0x20>
 80080f6:	6923      	ldr	r3, [r4, #16]
 80080f8:	b943      	cbnz	r3, 800810c <__swbuf_r+0x32>
 80080fa:	4621      	mov	r1, r4
 80080fc:	4628      	mov	r0, r5
 80080fe:	f000 f82b 	bl	8008158 <__swsetup_r>
 8008102:	b118      	cbz	r0, 800810c <__swbuf_r+0x32>
 8008104:	f04f 37ff 	mov.w	r7, #4294967295
 8008108:	4638      	mov	r0, r7
 800810a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	6922      	ldr	r2, [r4, #16]
 8008110:	1a98      	subs	r0, r3, r2
 8008112:	6963      	ldr	r3, [r4, #20]
 8008114:	b2f6      	uxtb	r6, r6
 8008116:	4283      	cmp	r3, r0
 8008118:	4637      	mov	r7, r6
 800811a:	dc05      	bgt.n	8008128 <__swbuf_r+0x4e>
 800811c:	4621      	mov	r1, r4
 800811e:	4628      	mov	r0, r5
 8008120:	f7ff fe02 	bl	8007d28 <_fflush_r>
 8008124:	2800      	cmp	r0, #0
 8008126:	d1ed      	bne.n	8008104 <__swbuf_r+0x2a>
 8008128:	68a3      	ldr	r3, [r4, #8]
 800812a:	3b01      	subs	r3, #1
 800812c:	60a3      	str	r3, [r4, #8]
 800812e:	6823      	ldr	r3, [r4, #0]
 8008130:	1c5a      	adds	r2, r3, #1
 8008132:	6022      	str	r2, [r4, #0]
 8008134:	701e      	strb	r6, [r3, #0]
 8008136:	6962      	ldr	r2, [r4, #20]
 8008138:	1c43      	adds	r3, r0, #1
 800813a:	429a      	cmp	r2, r3
 800813c:	d004      	beq.n	8008148 <__swbuf_r+0x6e>
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	07db      	lsls	r3, r3, #31
 8008142:	d5e1      	bpl.n	8008108 <__swbuf_r+0x2e>
 8008144:	2e0a      	cmp	r6, #10
 8008146:	d1df      	bne.n	8008108 <__swbuf_r+0x2e>
 8008148:	4621      	mov	r1, r4
 800814a:	4628      	mov	r0, r5
 800814c:	f7ff fdec 	bl	8007d28 <_fflush_r>
 8008150:	2800      	cmp	r0, #0
 8008152:	d0d9      	beq.n	8008108 <__swbuf_r+0x2e>
 8008154:	e7d6      	b.n	8008104 <__swbuf_r+0x2a>
	...

08008158 <__swsetup_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	4b29      	ldr	r3, [pc, #164]	@ (8008200 <__swsetup_r+0xa8>)
 800815c:	4605      	mov	r5, r0
 800815e:	6818      	ldr	r0, [r3, #0]
 8008160:	460c      	mov	r4, r1
 8008162:	b118      	cbz	r0, 800816c <__swsetup_r+0x14>
 8008164:	6a03      	ldr	r3, [r0, #32]
 8008166:	b90b      	cbnz	r3, 800816c <__swsetup_r+0x14>
 8008168:	f7ff fea6 	bl	8007eb8 <__sinit>
 800816c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008170:	0719      	lsls	r1, r3, #28
 8008172:	d422      	bmi.n	80081ba <__swsetup_r+0x62>
 8008174:	06da      	lsls	r2, r3, #27
 8008176:	d407      	bmi.n	8008188 <__swsetup_r+0x30>
 8008178:	2209      	movs	r2, #9
 800817a:	602a      	str	r2, [r5, #0]
 800817c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008180:	81a3      	strh	r3, [r4, #12]
 8008182:	f04f 30ff 	mov.w	r0, #4294967295
 8008186:	e033      	b.n	80081f0 <__swsetup_r+0x98>
 8008188:	0758      	lsls	r0, r3, #29
 800818a:	d512      	bpl.n	80081b2 <__swsetup_r+0x5a>
 800818c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800818e:	b141      	cbz	r1, 80081a2 <__swsetup_r+0x4a>
 8008190:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008194:	4299      	cmp	r1, r3
 8008196:	d002      	beq.n	800819e <__swsetup_r+0x46>
 8008198:	4628      	mov	r0, r5
 800819a:	f000 ff0d 	bl	8008fb8 <_free_r>
 800819e:	2300      	movs	r3, #0
 80081a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80081a2:	89a3      	ldrh	r3, [r4, #12]
 80081a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80081a8:	81a3      	strh	r3, [r4, #12]
 80081aa:	2300      	movs	r3, #0
 80081ac:	6063      	str	r3, [r4, #4]
 80081ae:	6923      	ldr	r3, [r4, #16]
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	89a3      	ldrh	r3, [r4, #12]
 80081b4:	f043 0308 	orr.w	r3, r3, #8
 80081b8:	81a3      	strh	r3, [r4, #12]
 80081ba:	6923      	ldr	r3, [r4, #16]
 80081bc:	b94b      	cbnz	r3, 80081d2 <__swsetup_r+0x7a>
 80081be:	89a3      	ldrh	r3, [r4, #12]
 80081c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80081c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081c8:	d003      	beq.n	80081d2 <__swsetup_r+0x7a>
 80081ca:	4621      	mov	r1, r4
 80081cc:	4628      	mov	r0, r5
 80081ce:	f001 fe35 	bl	8009e3c <__smakebuf_r>
 80081d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d6:	f013 0201 	ands.w	r2, r3, #1
 80081da:	d00a      	beq.n	80081f2 <__swsetup_r+0x9a>
 80081dc:	2200      	movs	r2, #0
 80081de:	60a2      	str	r2, [r4, #8]
 80081e0:	6962      	ldr	r2, [r4, #20]
 80081e2:	4252      	negs	r2, r2
 80081e4:	61a2      	str	r2, [r4, #24]
 80081e6:	6922      	ldr	r2, [r4, #16]
 80081e8:	b942      	cbnz	r2, 80081fc <__swsetup_r+0xa4>
 80081ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081ee:	d1c5      	bne.n	800817c <__swsetup_r+0x24>
 80081f0:	bd38      	pop	{r3, r4, r5, pc}
 80081f2:	0799      	lsls	r1, r3, #30
 80081f4:	bf58      	it	pl
 80081f6:	6962      	ldrpl	r2, [r4, #20]
 80081f8:	60a2      	str	r2, [r4, #8]
 80081fa:	e7f4      	b.n	80081e6 <__swsetup_r+0x8e>
 80081fc:	2000      	movs	r0, #0
 80081fe:	e7f7      	b.n	80081f0 <__swsetup_r+0x98>
 8008200:	20000038 	.word	0x20000038

08008204 <memset>:
 8008204:	4402      	add	r2, r0
 8008206:	4603      	mov	r3, r0
 8008208:	4293      	cmp	r3, r2
 800820a:	d100      	bne.n	800820e <memset+0xa>
 800820c:	4770      	bx	lr
 800820e:	f803 1b01 	strb.w	r1, [r3], #1
 8008212:	e7f9      	b.n	8008208 <memset+0x4>

08008214 <_localeconv_r>:
 8008214:	4800      	ldr	r0, [pc, #0]	@ (8008218 <_localeconv_r+0x4>)
 8008216:	4770      	bx	lr
 8008218:	20000178 	.word	0x20000178

0800821c <_close_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4d06      	ldr	r5, [pc, #24]	@ (8008238 <_close_r+0x1c>)
 8008220:	2300      	movs	r3, #0
 8008222:	4604      	mov	r4, r0
 8008224:	4608      	mov	r0, r1
 8008226:	602b      	str	r3, [r5, #0]
 8008228:	f7fb fc42 	bl	8003ab0 <_close>
 800822c:	1c43      	adds	r3, r0, #1
 800822e:	d102      	bne.n	8008236 <_close_r+0x1a>
 8008230:	682b      	ldr	r3, [r5, #0]
 8008232:	b103      	cbz	r3, 8008236 <_close_r+0x1a>
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	20000854 	.word	0x20000854

0800823c <_lseek_r>:
 800823c:	b538      	push	{r3, r4, r5, lr}
 800823e:	4d07      	ldr	r5, [pc, #28]	@ (800825c <_lseek_r+0x20>)
 8008240:	4604      	mov	r4, r0
 8008242:	4608      	mov	r0, r1
 8008244:	4611      	mov	r1, r2
 8008246:	2200      	movs	r2, #0
 8008248:	602a      	str	r2, [r5, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	f7fb fc57 	bl	8003afe <_lseek>
 8008250:	1c43      	adds	r3, r0, #1
 8008252:	d102      	bne.n	800825a <_lseek_r+0x1e>
 8008254:	682b      	ldr	r3, [r5, #0]
 8008256:	b103      	cbz	r3, 800825a <_lseek_r+0x1e>
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	bd38      	pop	{r3, r4, r5, pc}
 800825c:	20000854 	.word	0x20000854

08008260 <_read_r>:
 8008260:	b538      	push	{r3, r4, r5, lr}
 8008262:	4d07      	ldr	r5, [pc, #28]	@ (8008280 <_read_r+0x20>)
 8008264:	4604      	mov	r4, r0
 8008266:	4608      	mov	r0, r1
 8008268:	4611      	mov	r1, r2
 800826a:	2200      	movs	r2, #0
 800826c:	602a      	str	r2, [r5, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	f7fb fbe5 	bl	8003a3e <_read>
 8008274:	1c43      	adds	r3, r0, #1
 8008276:	d102      	bne.n	800827e <_read_r+0x1e>
 8008278:	682b      	ldr	r3, [r5, #0]
 800827a:	b103      	cbz	r3, 800827e <_read_r+0x1e>
 800827c:	6023      	str	r3, [r4, #0]
 800827e:	bd38      	pop	{r3, r4, r5, pc}
 8008280:	20000854 	.word	0x20000854

08008284 <_write_r>:
 8008284:	b538      	push	{r3, r4, r5, lr}
 8008286:	4d07      	ldr	r5, [pc, #28]	@ (80082a4 <_write_r+0x20>)
 8008288:	4604      	mov	r4, r0
 800828a:	4608      	mov	r0, r1
 800828c:	4611      	mov	r1, r2
 800828e:	2200      	movs	r2, #0
 8008290:	602a      	str	r2, [r5, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	f7fb fbf0 	bl	8003a78 <_write>
 8008298:	1c43      	adds	r3, r0, #1
 800829a:	d102      	bne.n	80082a2 <_write_r+0x1e>
 800829c:	682b      	ldr	r3, [r5, #0]
 800829e:	b103      	cbz	r3, 80082a2 <_write_r+0x1e>
 80082a0:	6023      	str	r3, [r4, #0]
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
 80082a4:	20000854 	.word	0x20000854

080082a8 <__errno>:
 80082a8:	4b01      	ldr	r3, [pc, #4]	@ (80082b0 <__errno+0x8>)
 80082aa:	6818      	ldr	r0, [r3, #0]
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	20000038 	.word	0x20000038

080082b4 <__libc_init_array>:
 80082b4:	b570      	push	{r4, r5, r6, lr}
 80082b6:	4d0d      	ldr	r5, [pc, #52]	@ (80082ec <__libc_init_array+0x38>)
 80082b8:	4c0d      	ldr	r4, [pc, #52]	@ (80082f0 <__libc_init_array+0x3c>)
 80082ba:	1b64      	subs	r4, r4, r5
 80082bc:	10a4      	asrs	r4, r4, #2
 80082be:	2600      	movs	r6, #0
 80082c0:	42a6      	cmp	r6, r4
 80082c2:	d109      	bne.n	80082d8 <__libc_init_array+0x24>
 80082c4:	4d0b      	ldr	r5, [pc, #44]	@ (80082f4 <__libc_init_array+0x40>)
 80082c6:	4c0c      	ldr	r4, [pc, #48]	@ (80082f8 <__libc_init_array+0x44>)
 80082c8:	f001 ff5a 	bl	800a180 <_init>
 80082cc:	1b64      	subs	r4, r4, r5
 80082ce:	10a4      	asrs	r4, r4, #2
 80082d0:	2600      	movs	r6, #0
 80082d2:	42a6      	cmp	r6, r4
 80082d4:	d105      	bne.n	80082e2 <__libc_init_array+0x2e>
 80082d6:	bd70      	pop	{r4, r5, r6, pc}
 80082d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082dc:	4798      	blx	r3
 80082de:	3601      	adds	r6, #1
 80082e0:	e7ee      	b.n	80082c0 <__libc_init_array+0xc>
 80082e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082e6:	4798      	blx	r3
 80082e8:	3601      	adds	r6, #1
 80082ea:	e7f2      	b.n	80082d2 <__libc_init_array+0x1e>
 80082ec:	0800a730 	.word	0x0800a730
 80082f0:	0800a730 	.word	0x0800a730
 80082f4:	0800a730 	.word	0x0800a730
 80082f8:	0800a734 	.word	0x0800a734

080082fc <__retarget_lock_init_recursive>:
 80082fc:	4770      	bx	lr

080082fe <__retarget_lock_acquire_recursive>:
 80082fe:	4770      	bx	lr

08008300 <__retarget_lock_release_recursive>:
 8008300:	4770      	bx	lr

08008302 <memcpy>:
 8008302:	440a      	add	r2, r1
 8008304:	4291      	cmp	r1, r2
 8008306:	f100 33ff 	add.w	r3, r0, #4294967295
 800830a:	d100      	bne.n	800830e <memcpy+0xc>
 800830c:	4770      	bx	lr
 800830e:	b510      	push	{r4, lr}
 8008310:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008314:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008318:	4291      	cmp	r1, r2
 800831a:	d1f9      	bne.n	8008310 <memcpy+0xe>
 800831c:	bd10      	pop	{r4, pc}

0800831e <quorem>:
 800831e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008322:	6903      	ldr	r3, [r0, #16]
 8008324:	690c      	ldr	r4, [r1, #16]
 8008326:	42a3      	cmp	r3, r4
 8008328:	4607      	mov	r7, r0
 800832a:	db7e      	blt.n	800842a <quorem+0x10c>
 800832c:	3c01      	subs	r4, #1
 800832e:	f101 0814 	add.w	r8, r1, #20
 8008332:	00a3      	lsls	r3, r4, #2
 8008334:	f100 0514 	add.w	r5, r0, #20
 8008338:	9300      	str	r3, [sp, #0]
 800833a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800833e:	9301      	str	r3, [sp, #4]
 8008340:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008344:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008348:	3301      	adds	r3, #1
 800834a:	429a      	cmp	r2, r3
 800834c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008350:	fbb2 f6f3 	udiv	r6, r2, r3
 8008354:	d32e      	bcc.n	80083b4 <quorem+0x96>
 8008356:	f04f 0a00 	mov.w	sl, #0
 800835a:	46c4      	mov	ip, r8
 800835c:	46ae      	mov	lr, r5
 800835e:	46d3      	mov	fp, sl
 8008360:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008364:	b298      	uxth	r0, r3
 8008366:	fb06 a000 	mla	r0, r6, r0, sl
 800836a:	0c02      	lsrs	r2, r0, #16
 800836c:	0c1b      	lsrs	r3, r3, #16
 800836e:	fb06 2303 	mla	r3, r6, r3, r2
 8008372:	f8de 2000 	ldr.w	r2, [lr]
 8008376:	b280      	uxth	r0, r0
 8008378:	b292      	uxth	r2, r2
 800837a:	1a12      	subs	r2, r2, r0
 800837c:	445a      	add	r2, fp
 800837e:	f8de 0000 	ldr.w	r0, [lr]
 8008382:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008386:	b29b      	uxth	r3, r3
 8008388:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800838c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008390:	b292      	uxth	r2, r2
 8008392:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008396:	45e1      	cmp	r9, ip
 8008398:	f84e 2b04 	str.w	r2, [lr], #4
 800839c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80083a0:	d2de      	bcs.n	8008360 <quorem+0x42>
 80083a2:	9b00      	ldr	r3, [sp, #0]
 80083a4:	58eb      	ldr	r3, [r5, r3]
 80083a6:	b92b      	cbnz	r3, 80083b4 <quorem+0x96>
 80083a8:	9b01      	ldr	r3, [sp, #4]
 80083aa:	3b04      	subs	r3, #4
 80083ac:	429d      	cmp	r5, r3
 80083ae:	461a      	mov	r2, r3
 80083b0:	d32f      	bcc.n	8008412 <quorem+0xf4>
 80083b2:	613c      	str	r4, [r7, #16]
 80083b4:	4638      	mov	r0, r7
 80083b6:	f001 f979 	bl	80096ac <__mcmp>
 80083ba:	2800      	cmp	r0, #0
 80083bc:	db25      	blt.n	800840a <quorem+0xec>
 80083be:	4629      	mov	r1, r5
 80083c0:	2000      	movs	r0, #0
 80083c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80083c6:	f8d1 c000 	ldr.w	ip, [r1]
 80083ca:	fa1f fe82 	uxth.w	lr, r2
 80083ce:	fa1f f38c 	uxth.w	r3, ip
 80083d2:	eba3 030e 	sub.w	r3, r3, lr
 80083d6:	4403      	add	r3, r0
 80083d8:	0c12      	lsrs	r2, r2, #16
 80083da:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80083de:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083e8:	45c1      	cmp	r9, r8
 80083ea:	f841 3b04 	str.w	r3, [r1], #4
 80083ee:	ea4f 4022 	mov.w	r0, r2, asr #16
 80083f2:	d2e6      	bcs.n	80083c2 <quorem+0xa4>
 80083f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083fc:	b922      	cbnz	r2, 8008408 <quorem+0xea>
 80083fe:	3b04      	subs	r3, #4
 8008400:	429d      	cmp	r5, r3
 8008402:	461a      	mov	r2, r3
 8008404:	d30b      	bcc.n	800841e <quorem+0x100>
 8008406:	613c      	str	r4, [r7, #16]
 8008408:	3601      	adds	r6, #1
 800840a:	4630      	mov	r0, r6
 800840c:	b003      	add	sp, #12
 800840e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008412:	6812      	ldr	r2, [r2, #0]
 8008414:	3b04      	subs	r3, #4
 8008416:	2a00      	cmp	r2, #0
 8008418:	d1cb      	bne.n	80083b2 <quorem+0x94>
 800841a:	3c01      	subs	r4, #1
 800841c:	e7c6      	b.n	80083ac <quorem+0x8e>
 800841e:	6812      	ldr	r2, [r2, #0]
 8008420:	3b04      	subs	r3, #4
 8008422:	2a00      	cmp	r2, #0
 8008424:	d1ef      	bne.n	8008406 <quorem+0xe8>
 8008426:	3c01      	subs	r4, #1
 8008428:	e7ea      	b.n	8008400 <quorem+0xe2>
 800842a:	2000      	movs	r0, #0
 800842c:	e7ee      	b.n	800840c <quorem+0xee>
	...

08008430 <_dtoa_r>:
 8008430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008434:	69c7      	ldr	r7, [r0, #28]
 8008436:	b099      	sub	sp, #100	@ 0x64
 8008438:	ed8d 0b02 	vstr	d0, [sp, #8]
 800843c:	ec55 4b10 	vmov	r4, r5, d0
 8008440:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008442:	9109      	str	r1, [sp, #36]	@ 0x24
 8008444:	4683      	mov	fp, r0
 8008446:	920e      	str	r2, [sp, #56]	@ 0x38
 8008448:	9313      	str	r3, [sp, #76]	@ 0x4c
 800844a:	b97f      	cbnz	r7, 800846c <_dtoa_r+0x3c>
 800844c:	2010      	movs	r0, #16
 800844e:	f000 fdfd 	bl	800904c <malloc>
 8008452:	4602      	mov	r2, r0
 8008454:	f8cb 001c 	str.w	r0, [fp, #28]
 8008458:	b920      	cbnz	r0, 8008464 <_dtoa_r+0x34>
 800845a:	4ba7      	ldr	r3, [pc, #668]	@ (80086f8 <_dtoa_r+0x2c8>)
 800845c:	21ef      	movs	r1, #239	@ 0xef
 800845e:	48a7      	ldr	r0, [pc, #668]	@ (80086fc <_dtoa_r+0x2cc>)
 8008460:	f001 fda8 	bl	8009fb4 <__assert_func>
 8008464:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008468:	6007      	str	r7, [r0, #0]
 800846a:	60c7      	str	r7, [r0, #12]
 800846c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008470:	6819      	ldr	r1, [r3, #0]
 8008472:	b159      	cbz	r1, 800848c <_dtoa_r+0x5c>
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	604a      	str	r2, [r1, #4]
 8008478:	2301      	movs	r3, #1
 800847a:	4093      	lsls	r3, r2
 800847c:	608b      	str	r3, [r1, #8]
 800847e:	4658      	mov	r0, fp
 8008480:	f000 feda 	bl	8009238 <_Bfree>
 8008484:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008488:	2200      	movs	r2, #0
 800848a:	601a      	str	r2, [r3, #0]
 800848c:	1e2b      	subs	r3, r5, #0
 800848e:	bfb9      	ittee	lt
 8008490:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008494:	9303      	strlt	r3, [sp, #12]
 8008496:	2300      	movge	r3, #0
 8008498:	6033      	strge	r3, [r6, #0]
 800849a:	9f03      	ldr	r7, [sp, #12]
 800849c:	4b98      	ldr	r3, [pc, #608]	@ (8008700 <_dtoa_r+0x2d0>)
 800849e:	bfbc      	itt	lt
 80084a0:	2201      	movlt	r2, #1
 80084a2:	6032      	strlt	r2, [r6, #0]
 80084a4:	43bb      	bics	r3, r7
 80084a6:	d112      	bne.n	80084ce <_dtoa_r+0x9e>
 80084a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80084aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80084ae:	6013      	str	r3, [r2, #0]
 80084b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80084b4:	4323      	orrs	r3, r4
 80084b6:	f000 854d 	beq.w	8008f54 <_dtoa_r+0xb24>
 80084ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80084bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008714 <_dtoa_r+0x2e4>
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 854f 	beq.w	8008f64 <_dtoa_r+0xb34>
 80084c6:	f10a 0303 	add.w	r3, sl, #3
 80084ca:	f000 bd49 	b.w	8008f60 <_dtoa_r+0xb30>
 80084ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80084d2:	2200      	movs	r2, #0
 80084d4:	ec51 0b17 	vmov	r0, r1, d7
 80084d8:	2300      	movs	r3, #0
 80084da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80084de:	f7f8 fafb 	bl	8000ad8 <__aeabi_dcmpeq>
 80084e2:	4680      	mov	r8, r0
 80084e4:	b158      	cbz	r0, 80084fe <_dtoa_r+0xce>
 80084e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80084e8:	2301      	movs	r3, #1
 80084ea:	6013      	str	r3, [r2, #0]
 80084ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80084ee:	b113      	cbz	r3, 80084f6 <_dtoa_r+0xc6>
 80084f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80084f2:	4b84      	ldr	r3, [pc, #528]	@ (8008704 <_dtoa_r+0x2d4>)
 80084f4:	6013      	str	r3, [r2, #0]
 80084f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008718 <_dtoa_r+0x2e8>
 80084fa:	f000 bd33 	b.w	8008f64 <_dtoa_r+0xb34>
 80084fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008502:	aa16      	add	r2, sp, #88	@ 0x58
 8008504:	a917      	add	r1, sp, #92	@ 0x5c
 8008506:	4658      	mov	r0, fp
 8008508:	f001 f980 	bl	800980c <__d2b>
 800850c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008510:	4681      	mov	r9, r0
 8008512:	2e00      	cmp	r6, #0
 8008514:	d077      	beq.n	8008606 <_dtoa_r+0x1d6>
 8008516:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008518:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800851c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008520:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008524:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008528:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800852c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008530:	4619      	mov	r1, r3
 8008532:	2200      	movs	r2, #0
 8008534:	4b74      	ldr	r3, [pc, #464]	@ (8008708 <_dtoa_r+0x2d8>)
 8008536:	f7f7 feaf 	bl	8000298 <__aeabi_dsub>
 800853a:	a369      	add	r3, pc, #420	@ (adr r3, 80086e0 <_dtoa_r+0x2b0>)
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	f7f8 f862 	bl	8000608 <__aeabi_dmul>
 8008544:	a368      	add	r3, pc, #416	@ (adr r3, 80086e8 <_dtoa_r+0x2b8>)
 8008546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854a:	f7f7 fea7 	bl	800029c <__adddf3>
 800854e:	4604      	mov	r4, r0
 8008550:	4630      	mov	r0, r6
 8008552:	460d      	mov	r5, r1
 8008554:	f7f7 ffee 	bl	8000534 <__aeabi_i2d>
 8008558:	a365      	add	r3, pc, #404	@ (adr r3, 80086f0 <_dtoa_r+0x2c0>)
 800855a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855e:	f7f8 f853 	bl	8000608 <__aeabi_dmul>
 8008562:	4602      	mov	r2, r0
 8008564:	460b      	mov	r3, r1
 8008566:	4620      	mov	r0, r4
 8008568:	4629      	mov	r1, r5
 800856a:	f7f7 fe97 	bl	800029c <__adddf3>
 800856e:	4604      	mov	r4, r0
 8008570:	460d      	mov	r5, r1
 8008572:	f7f8 faf9 	bl	8000b68 <__aeabi_d2iz>
 8008576:	2200      	movs	r2, #0
 8008578:	4607      	mov	r7, r0
 800857a:	2300      	movs	r3, #0
 800857c:	4620      	mov	r0, r4
 800857e:	4629      	mov	r1, r5
 8008580:	f7f8 fab4 	bl	8000aec <__aeabi_dcmplt>
 8008584:	b140      	cbz	r0, 8008598 <_dtoa_r+0x168>
 8008586:	4638      	mov	r0, r7
 8008588:	f7f7 ffd4 	bl	8000534 <__aeabi_i2d>
 800858c:	4622      	mov	r2, r4
 800858e:	462b      	mov	r3, r5
 8008590:	f7f8 faa2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008594:	b900      	cbnz	r0, 8008598 <_dtoa_r+0x168>
 8008596:	3f01      	subs	r7, #1
 8008598:	2f16      	cmp	r7, #22
 800859a:	d851      	bhi.n	8008640 <_dtoa_r+0x210>
 800859c:	4b5b      	ldr	r3, [pc, #364]	@ (800870c <_dtoa_r+0x2dc>)
 800859e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085aa:	f7f8 fa9f 	bl	8000aec <__aeabi_dcmplt>
 80085ae:	2800      	cmp	r0, #0
 80085b0:	d048      	beq.n	8008644 <_dtoa_r+0x214>
 80085b2:	3f01      	subs	r7, #1
 80085b4:	2300      	movs	r3, #0
 80085b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80085b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80085ba:	1b9b      	subs	r3, r3, r6
 80085bc:	1e5a      	subs	r2, r3, #1
 80085be:	bf44      	itt	mi
 80085c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80085c4:	2300      	movmi	r3, #0
 80085c6:	9208      	str	r2, [sp, #32]
 80085c8:	bf54      	ite	pl
 80085ca:	f04f 0800 	movpl.w	r8, #0
 80085ce:	9308      	strmi	r3, [sp, #32]
 80085d0:	2f00      	cmp	r7, #0
 80085d2:	db39      	blt.n	8008648 <_dtoa_r+0x218>
 80085d4:	9b08      	ldr	r3, [sp, #32]
 80085d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80085d8:	443b      	add	r3, r7
 80085da:	9308      	str	r3, [sp, #32]
 80085dc:	2300      	movs	r3, #0
 80085de:	930a      	str	r3, [sp, #40]	@ 0x28
 80085e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e2:	2b09      	cmp	r3, #9
 80085e4:	d864      	bhi.n	80086b0 <_dtoa_r+0x280>
 80085e6:	2b05      	cmp	r3, #5
 80085e8:	bfc4      	itt	gt
 80085ea:	3b04      	subgt	r3, #4
 80085ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80085ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f0:	f1a3 0302 	sub.w	r3, r3, #2
 80085f4:	bfcc      	ite	gt
 80085f6:	2400      	movgt	r4, #0
 80085f8:	2401      	movle	r4, #1
 80085fa:	2b03      	cmp	r3, #3
 80085fc:	d863      	bhi.n	80086c6 <_dtoa_r+0x296>
 80085fe:	e8df f003 	tbb	[pc, r3]
 8008602:	372a      	.short	0x372a
 8008604:	5535      	.short	0x5535
 8008606:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800860a:	441e      	add	r6, r3
 800860c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008610:	2b20      	cmp	r3, #32
 8008612:	bfc1      	itttt	gt
 8008614:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008618:	409f      	lslgt	r7, r3
 800861a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800861e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008622:	bfd6      	itet	le
 8008624:	f1c3 0320 	rsble	r3, r3, #32
 8008628:	ea47 0003 	orrgt.w	r0, r7, r3
 800862c:	fa04 f003 	lslle.w	r0, r4, r3
 8008630:	f7f7 ff70 	bl	8000514 <__aeabi_ui2d>
 8008634:	2201      	movs	r2, #1
 8008636:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800863a:	3e01      	subs	r6, #1
 800863c:	9214      	str	r2, [sp, #80]	@ 0x50
 800863e:	e777      	b.n	8008530 <_dtoa_r+0x100>
 8008640:	2301      	movs	r3, #1
 8008642:	e7b8      	b.n	80085b6 <_dtoa_r+0x186>
 8008644:	9012      	str	r0, [sp, #72]	@ 0x48
 8008646:	e7b7      	b.n	80085b8 <_dtoa_r+0x188>
 8008648:	427b      	negs	r3, r7
 800864a:	930a      	str	r3, [sp, #40]	@ 0x28
 800864c:	2300      	movs	r3, #0
 800864e:	eba8 0807 	sub.w	r8, r8, r7
 8008652:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008654:	e7c4      	b.n	80085e0 <_dtoa_r+0x1b0>
 8008656:	2300      	movs	r3, #0
 8008658:	930b      	str	r3, [sp, #44]	@ 0x2c
 800865a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800865c:	2b00      	cmp	r3, #0
 800865e:	dc35      	bgt.n	80086cc <_dtoa_r+0x29c>
 8008660:	2301      	movs	r3, #1
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	9307      	str	r3, [sp, #28]
 8008666:	461a      	mov	r2, r3
 8008668:	920e      	str	r2, [sp, #56]	@ 0x38
 800866a:	e00b      	b.n	8008684 <_dtoa_r+0x254>
 800866c:	2301      	movs	r3, #1
 800866e:	e7f3      	b.n	8008658 <_dtoa_r+0x228>
 8008670:	2300      	movs	r3, #0
 8008672:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008674:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008676:	18fb      	adds	r3, r7, r3
 8008678:	9300      	str	r3, [sp, #0]
 800867a:	3301      	adds	r3, #1
 800867c:	2b01      	cmp	r3, #1
 800867e:	9307      	str	r3, [sp, #28]
 8008680:	bfb8      	it	lt
 8008682:	2301      	movlt	r3, #1
 8008684:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008688:	2100      	movs	r1, #0
 800868a:	2204      	movs	r2, #4
 800868c:	f102 0514 	add.w	r5, r2, #20
 8008690:	429d      	cmp	r5, r3
 8008692:	d91f      	bls.n	80086d4 <_dtoa_r+0x2a4>
 8008694:	6041      	str	r1, [r0, #4]
 8008696:	4658      	mov	r0, fp
 8008698:	f000 fd8e 	bl	80091b8 <_Balloc>
 800869c:	4682      	mov	sl, r0
 800869e:	2800      	cmp	r0, #0
 80086a0:	d13c      	bne.n	800871c <_dtoa_r+0x2ec>
 80086a2:	4b1b      	ldr	r3, [pc, #108]	@ (8008710 <_dtoa_r+0x2e0>)
 80086a4:	4602      	mov	r2, r0
 80086a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80086aa:	e6d8      	b.n	800845e <_dtoa_r+0x2e>
 80086ac:	2301      	movs	r3, #1
 80086ae:	e7e0      	b.n	8008672 <_dtoa_r+0x242>
 80086b0:	2401      	movs	r4, #1
 80086b2:	2300      	movs	r3, #0
 80086b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80086b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086b8:	f04f 33ff 	mov.w	r3, #4294967295
 80086bc:	9300      	str	r3, [sp, #0]
 80086be:	9307      	str	r3, [sp, #28]
 80086c0:	2200      	movs	r2, #0
 80086c2:	2312      	movs	r3, #18
 80086c4:	e7d0      	b.n	8008668 <_dtoa_r+0x238>
 80086c6:	2301      	movs	r3, #1
 80086c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086ca:	e7f5      	b.n	80086b8 <_dtoa_r+0x288>
 80086cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	9307      	str	r3, [sp, #28]
 80086d2:	e7d7      	b.n	8008684 <_dtoa_r+0x254>
 80086d4:	3101      	adds	r1, #1
 80086d6:	0052      	lsls	r2, r2, #1
 80086d8:	e7d8      	b.n	800868c <_dtoa_r+0x25c>
 80086da:	bf00      	nop
 80086dc:	f3af 8000 	nop.w
 80086e0:	636f4361 	.word	0x636f4361
 80086e4:	3fd287a7 	.word	0x3fd287a7
 80086e8:	8b60c8b3 	.word	0x8b60c8b3
 80086ec:	3fc68a28 	.word	0x3fc68a28
 80086f0:	509f79fb 	.word	0x509f79fb
 80086f4:	3fd34413 	.word	0x3fd34413
 80086f8:	0800a3f9 	.word	0x0800a3f9
 80086fc:	0800a410 	.word	0x0800a410
 8008700:	7ff00000 	.word	0x7ff00000
 8008704:	0800a3c9 	.word	0x0800a3c9
 8008708:	3ff80000 	.word	0x3ff80000
 800870c:	0800a508 	.word	0x0800a508
 8008710:	0800a468 	.word	0x0800a468
 8008714:	0800a3f5 	.word	0x0800a3f5
 8008718:	0800a3c8 	.word	0x0800a3c8
 800871c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008720:	6018      	str	r0, [r3, #0]
 8008722:	9b07      	ldr	r3, [sp, #28]
 8008724:	2b0e      	cmp	r3, #14
 8008726:	f200 80a4 	bhi.w	8008872 <_dtoa_r+0x442>
 800872a:	2c00      	cmp	r4, #0
 800872c:	f000 80a1 	beq.w	8008872 <_dtoa_r+0x442>
 8008730:	2f00      	cmp	r7, #0
 8008732:	dd33      	ble.n	800879c <_dtoa_r+0x36c>
 8008734:	4bad      	ldr	r3, [pc, #692]	@ (80089ec <_dtoa_r+0x5bc>)
 8008736:	f007 020f 	and.w	r2, r7, #15
 800873a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800873e:	ed93 7b00 	vldr	d7, [r3]
 8008742:	05f8      	lsls	r0, r7, #23
 8008744:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008748:	ea4f 1427 	mov.w	r4, r7, asr #4
 800874c:	d516      	bpl.n	800877c <_dtoa_r+0x34c>
 800874e:	4ba8      	ldr	r3, [pc, #672]	@ (80089f0 <_dtoa_r+0x5c0>)
 8008750:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008754:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008758:	f7f8 f880 	bl	800085c <__aeabi_ddiv>
 800875c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008760:	f004 040f 	and.w	r4, r4, #15
 8008764:	2603      	movs	r6, #3
 8008766:	4da2      	ldr	r5, [pc, #648]	@ (80089f0 <_dtoa_r+0x5c0>)
 8008768:	b954      	cbnz	r4, 8008780 <_dtoa_r+0x350>
 800876a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800876e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008772:	f7f8 f873 	bl	800085c <__aeabi_ddiv>
 8008776:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800877a:	e028      	b.n	80087ce <_dtoa_r+0x39e>
 800877c:	2602      	movs	r6, #2
 800877e:	e7f2      	b.n	8008766 <_dtoa_r+0x336>
 8008780:	07e1      	lsls	r1, r4, #31
 8008782:	d508      	bpl.n	8008796 <_dtoa_r+0x366>
 8008784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008788:	e9d5 2300 	ldrd	r2, r3, [r5]
 800878c:	f7f7 ff3c 	bl	8000608 <__aeabi_dmul>
 8008790:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008794:	3601      	adds	r6, #1
 8008796:	1064      	asrs	r4, r4, #1
 8008798:	3508      	adds	r5, #8
 800879a:	e7e5      	b.n	8008768 <_dtoa_r+0x338>
 800879c:	f000 80d2 	beq.w	8008944 <_dtoa_r+0x514>
 80087a0:	427c      	negs	r4, r7
 80087a2:	4b92      	ldr	r3, [pc, #584]	@ (80089ec <_dtoa_r+0x5bc>)
 80087a4:	4d92      	ldr	r5, [pc, #584]	@ (80089f0 <_dtoa_r+0x5c0>)
 80087a6:	f004 020f 	and.w	r2, r4, #15
 80087aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80087b6:	f7f7 ff27 	bl	8000608 <__aeabi_dmul>
 80087ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087be:	1124      	asrs	r4, r4, #4
 80087c0:	2300      	movs	r3, #0
 80087c2:	2602      	movs	r6, #2
 80087c4:	2c00      	cmp	r4, #0
 80087c6:	f040 80b2 	bne.w	800892e <_dtoa_r+0x4fe>
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d1d3      	bne.n	8008776 <_dtoa_r+0x346>
 80087ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f000 80b7 	beq.w	8008948 <_dtoa_r+0x518>
 80087da:	4b86      	ldr	r3, [pc, #536]	@ (80089f4 <_dtoa_r+0x5c4>)
 80087dc:	2200      	movs	r2, #0
 80087de:	4620      	mov	r0, r4
 80087e0:	4629      	mov	r1, r5
 80087e2:	f7f8 f983 	bl	8000aec <__aeabi_dcmplt>
 80087e6:	2800      	cmp	r0, #0
 80087e8:	f000 80ae 	beq.w	8008948 <_dtoa_r+0x518>
 80087ec:	9b07      	ldr	r3, [sp, #28]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 80aa 	beq.w	8008948 <_dtoa_r+0x518>
 80087f4:	9b00      	ldr	r3, [sp, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	dd37      	ble.n	800886a <_dtoa_r+0x43a>
 80087fa:	1e7b      	subs	r3, r7, #1
 80087fc:	9304      	str	r3, [sp, #16]
 80087fe:	4620      	mov	r0, r4
 8008800:	4b7d      	ldr	r3, [pc, #500]	@ (80089f8 <_dtoa_r+0x5c8>)
 8008802:	2200      	movs	r2, #0
 8008804:	4629      	mov	r1, r5
 8008806:	f7f7 feff 	bl	8000608 <__aeabi_dmul>
 800880a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800880e:	9c00      	ldr	r4, [sp, #0]
 8008810:	3601      	adds	r6, #1
 8008812:	4630      	mov	r0, r6
 8008814:	f7f7 fe8e 	bl	8000534 <__aeabi_i2d>
 8008818:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800881c:	f7f7 fef4 	bl	8000608 <__aeabi_dmul>
 8008820:	4b76      	ldr	r3, [pc, #472]	@ (80089fc <_dtoa_r+0x5cc>)
 8008822:	2200      	movs	r2, #0
 8008824:	f7f7 fd3a 	bl	800029c <__adddf3>
 8008828:	4605      	mov	r5, r0
 800882a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800882e:	2c00      	cmp	r4, #0
 8008830:	f040 808d 	bne.w	800894e <_dtoa_r+0x51e>
 8008834:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008838:	4b71      	ldr	r3, [pc, #452]	@ (8008a00 <_dtoa_r+0x5d0>)
 800883a:	2200      	movs	r2, #0
 800883c:	f7f7 fd2c 	bl	8000298 <__aeabi_dsub>
 8008840:	4602      	mov	r2, r0
 8008842:	460b      	mov	r3, r1
 8008844:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008848:	462a      	mov	r2, r5
 800884a:	4633      	mov	r3, r6
 800884c:	f7f8 f96c 	bl	8000b28 <__aeabi_dcmpgt>
 8008850:	2800      	cmp	r0, #0
 8008852:	f040 828b 	bne.w	8008d6c <_dtoa_r+0x93c>
 8008856:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800885a:	462a      	mov	r2, r5
 800885c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008860:	f7f8 f944 	bl	8000aec <__aeabi_dcmplt>
 8008864:	2800      	cmp	r0, #0
 8008866:	f040 8128 	bne.w	8008aba <_dtoa_r+0x68a>
 800886a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800886e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008872:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008874:	2b00      	cmp	r3, #0
 8008876:	f2c0 815a 	blt.w	8008b2e <_dtoa_r+0x6fe>
 800887a:	2f0e      	cmp	r7, #14
 800887c:	f300 8157 	bgt.w	8008b2e <_dtoa_r+0x6fe>
 8008880:	4b5a      	ldr	r3, [pc, #360]	@ (80089ec <_dtoa_r+0x5bc>)
 8008882:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008886:	ed93 7b00 	vldr	d7, [r3]
 800888a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800888c:	2b00      	cmp	r3, #0
 800888e:	ed8d 7b00 	vstr	d7, [sp]
 8008892:	da03      	bge.n	800889c <_dtoa_r+0x46c>
 8008894:	9b07      	ldr	r3, [sp, #28]
 8008896:	2b00      	cmp	r3, #0
 8008898:	f340 8101 	ble.w	8008a9e <_dtoa_r+0x66e>
 800889c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80088a0:	4656      	mov	r6, sl
 80088a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088a6:	4620      	mov	r0, r4
 80088a8:	4629      	mov	r1, r5
 80088aa:	f7f7 ffd7 	bl	800085c <__aeabi_ddiv>
 80088ae:	f7f8 f95b 	bl	8000b68 <__aeabi_d2iz>
 80088b2:	4680      	mov	r8, r0
 80088b4:	f7f7 fe3e 	bl	8000534 <__aeabi_i2d>
 80088b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088bc:	f7f7 fea4 	bl	8000608 <__aeabi_dmul>
 80088c0:	4602      	mov	r2, r0
 80088c2:	460b      	mov	r3, r1
 80088c4:	4620      	mov	r0, r4
 80088c6:	4629      	mov	r1, r5
 80088c8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80088cc:	f7f7 fce4 	bl	8000298 <__aeabi_dsub>
 80088d0:	f806 4b01 	strb.w	r4, [r6], #1
 80088d4:	9d07      	ldr	r5, [sp, #28]
 80088d6:	eba6 040a 	sub.w	r4, r6, sl
 80088da:	42a5      	cmp	r5, r4
 80088dc:	4602      	mov	r2, r0
 80088de:	460b      	mov	r3, r1
 80088e0:	f040 8117 	bne.w	8008b12 <_dtoa_r+0x6e2>
 80088e4:	f7f7 fcda 	bl	800029c <__adddf3>
 80088e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088ec:	4604      	mov	r4, r0
 80088ee:	460d      	mov	r5, r1
 80088f0:	f7f8 f91a 	bl	8000b28 <__aeabi_dcmpgt>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	f040 80f9 	bne.w	8008aec <_dtoa_r+0x6bc>
 80088fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088fe:	4620      	mov	r0, r4
 8008900:	4629      	mov	r1, r5
 8008902:	f7f8 f8e9 	bl	8000ad8 <__aeabi_dcmpeq>
 8008906:	b118      	cbz	r0, 8008910 <_dtoa_r+0x4e0>
 8008908:	f018 0f01 	tst.w	r8, #1
 800890c:	f040 80ee 	bne.w	8008aec <_dtoa_r+0x6bc>
 8008910:	4649      	mov	r1, r9
 8008912:	4658      	mov	r0, fp
 8008914:	f000 fc90 	bl	8009238 <_Bfree>
 8008918:	2300      	movs	r3, #0
 800891a:	7033      	strb	r3, [r6, #0]
 800891c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800891e:	3701      	adds	r7, #1
 8008920:	601f      	str	r7, [r3, #0]
 8008922:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008924:	2b00      	cmp	r3, #0
 8008926:	f000 831d 	beq.w	8008f64 <_dtoa_r+0xb34>
 800892a:	601e      	str	r6, [r3, #0]
 800892c:	e31a      	b.n	8008f64 <_dtoa_r+0xb34>
 800892e:	07e2      	lsls	r2, r4, #31
 8008930:	d505      	bpl.n	800893e <_dtoa_r+0x50e>
 8008932:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008936:	f7f7 fe67 	bl	8000608 <__aeabi_dmul>
 800893a:	3601      	adds	r6, #1
 800893c:	2301      	movs	r3, #1
 800893e:	1064      	asrs	r4, r4, #1
 8008940:	3508      	adds	r5, #8
 8008942:	e73f      	b.n	80087c4 <_dtoa_r+0x394>
 8008944:	2602      	movs	r6, #2
 8008946:	e742      	b.n	80087ce <_dtoa_r+0x39e>
 8008948:	9c07      	ldr	r4, [sp, #28]
 800894a:	9704      	str	r7, [sp, #16]
 800894c:	e761      	b.n	8008812 <_dtoa_r+0x3e2>
 800894e:	4b27      	ldr	r3, [pc, #156]	@ (80089ec <_dtoa_r+0x5bc>)
 8008950:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008952:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008956:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800895a:	4454      	add	r4, sl
 800895c:	2900      	cmp	r1, #0
 800895e:	d053      	beq.n	8008a08 <_dtoa_r+0x5d8>
 8008960:	4928      	ldr	r1, [pc, #160]	@ (8008a04 <_dtoa_r+0x5d4>)
 8008962:	2000      	movs	r0, #0
 8008964:	f7f7 ff7a 	bl	800085c <__aeabi_ddiv>
 8008968:	4633      	mov	r3, r6
 800896a:	462a      	mov	r2, r5
 800896c:	f7f7 fc94 	bl	8000298 <__aeabi_dsub>
 8008970:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008974:	4656      	mov	r6, sl
 8008976:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800897a:	f7f8 f8f5 	bl	8000b68 <__aeabi_d2iz>
 800897e:	4605      	mov	r5, r0
 8008980:	f7f7 fdd8 	bl	8000534 <__aeabi_i2d>
 8008984:	4602      	mov	r2, r0
 8008986:	460b      	mov	r3, r1
 8008988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800898c:	f7f7 fc84 	bl	8000298 <__aeabi_dsub>
 8008990:	3530      	adds	r5, #48	@ 0x30
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800899a:	f806 5b01 	strb.w	r5, [r6], #1
 800899e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80089a2:	f7f8 f8a3 	bl	8000aec <__aeabi_dcmplt>
 80089a6:	2800      	cmp	r0, #0
 80089a8:	d171      	bne.n	8008a8e <_dtoa_r+0x65e>
 80089aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089ae:	4911      	ldr	r1, [pc, #68]	@ (80089f4 <_dtoa_r+0x5c4>)
 80089b0:	2000      	movs	r0, #0
 80089b2:	f7f7 fc71 	bl	8000298 <__aeabi_dsub>
 80089b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80089ba:	f7f8 f897 	bl	8000aec <__aeabi_dcmplt>
 80089be:	2800      	cmp	r0, #0
 80089c0:	f040 8095 	bne.w	8008aee <_dtoa_r+0x6be>
 80089c4:	42a6      	cmp	r6, r4
 80089c6:	f43f af50 	beq.w	800886a <_dtoa_r+0x43a>
 80089ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80089ce:	4b0a      	ldr	r3, [pc, #40]	@ (80089f8 <_dtoa_r+0x5c8>)
 80089d0:	2200      	movs	r2, #0
 80089d2:	f7f7 fe19 	bl	8000608 <__aeabi_dmul>
 80089d6:	4b08      	ldr	r3, [pc, #32]	@ (80089f8 <_dtoa_r+0x5c8>)
 80089d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80089dc:	2200      	movs	r2, #0
 80089de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089e2:	f7f7 fe11 	bl	8000608 <__aeabi_dmul>
 80089e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089ea:	e7c4      	b.n	8008976 <_dtoa_r+0x546>
 80089ec:	0800a508 	.word	0x0800a508
 80089f0:	0800a4e0 	.word	0x0800a4e0
 80089f4:	3ff00000 	.word	0x3ff00000
 80089f8:	40240000 	.word	0x40240000
 80089fc:	401c0000 	.word	0x401c0000
 8008a00:	40140000 	.word	0x40140000
 8008a04:	3fe00000 	.word	0x3fe00000
 8008a08:	4631      	mov	r1, r6
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	f7f7 fdfc 	bl	8000608 <__aeabi_dmul>
 8008a10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008a14:	9415      	str	r4, [sp, #84]	@ 0x54
 8008a16:	4656      	mov	r6, sl
 8008a18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a1c:	f7f8 f8a4 	bl	8000b68 <__aeabi_d2iz>
 8008a20:	4605      	mov	r5, r0
 8008a22:	f7f7 fd87 	bl	8000534 <__aeabi_i2d>
 8008a26:	4602      	mov	r2, r0
 8008a28:	460b      	mov	r3, r1
 8008a2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a2e:	f7f7 fc33 	bl	8000298 <__aeabi_dsub>
 8008a32:	3530      	adds	r5, #48	@ 0x30
 8008a34:	f806 5b01 	strb.w	r5, [r6], #1
 8008a38:	4602      	mov	r2, r0
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	42a6      	cmp	r6, r4
 8008a3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a42:	f04f 0200 	mov.w	r2, #0
 8008a46:	d124      	bne.n	8008a92 <_dtoa_r+0x662>
 8008a48:	4bac      	ldr	r3, [pc, #688]	@ (8008cfc <_dtoa_r+0x8cc>)
 8008a4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008a4e:	f7f7 fc25 	bl	800029c <__adddf3>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a5a:	f7f8 f865 	bl	8000b28 <__aeabi_dcmpgt>
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	d145      	bne.n	8008aee <_dtoa_r+0x6be>
 8008a62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008a66:	49a5      	ldr	r1, [pc, #660]	@ (8008cfc <_dtoa_r+0x8cc>)
 8008a68:	2000      	movs	r0, #0
 8008a6a:	f7f7 fc15 	bl	8000298 <__aeabi_dsub>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	460b      	mov	r3, r1
 8008a72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a76:	f7f8 f839 	bl	8000aec <__aeabi_dcmplt>
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	f43f aef5 	beq.w	800886a <_dtoa_r+0x43a>
 8008a80:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008a82:	1e73      	subs	r3, r6, #1
 8008a84:	9315      	str	r3, [sp, #84]	@ 0x54
 8008a86:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a8a:	2b30      	cmp	r3, #48	@ 0x30
 8008a8c:	d0f8      	beq.n	8008a80 <_dtoa_r+0x650>
 8008a8e:	9f04      	ldr	r7, [sp, #16]
 8008a90:	e73e      	b.n	8008910 <_dtoa_r+0x4e0>
 8008a92:	4b9b      	ldr	r3, [pc, #620]	@ (8008d00 <_dtoa_r+0x8d0>)
 8008a94:	f7f7 fdb8 	bl	8000608 <__aeabi_dmul>
 8008a98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a9c:	e7bc      	b.n	8008a18 <_dtoa_r+0x5e8>
 8008a9e:	d10c      	bne.n	8008aba <_dtoa_r+0x68a>
 8008aa0:	4b98      	ldr	r3, [pc, #608]	@ (8008d04 <_dtoa_r+0x8d4>)
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008aa8:	f7f7 fdae 	bl	8000608 <__aeabi_dmul>
 8008aac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ab0:	f7f8 f830 	bl	8000b14 <__aeabi_dcmpge>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	f000 8157 	beq.w	8008d68 <_dtoa_r+0x938>
 8008aba:	2400      	movs	r4, #0
 8008abc:	4625      	mov	r5, r4
 8008abe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ac0:	43db      	mvns	r3, r3
 8008ac2:	9304      	str	r3, [sp, #16]
 8008ac4:	4656      	mov	r6, sl
 8008ac6:	2700      	movs	r7, #0
 8008ac8:	4621      	mov	r1, r4
 8008aca:	4658      	mov	r0, fp
 8008acc:	f000 fbb4 	bl	8009238 <_Bfree>
 8008ad0:	2d00      	cmp	r5, #0
 8008ad2:	d0dc      	beq.n	8008a8e <_dtoa_r+0x65e>
 8008ad4:	b12f      	cbz	r7, 8008ae2 <_dtoa_r+0x6b2>
 8008ad6:	42af      	cmp	r7, r5
 8008ad8:	d003      	beq.n	8008ae2 <_dtoa_r+0x6b2>
 8008ada:	4639      	mov	r1, r7
 8008adc:	4658      	mov	r0, fp
 8008ade:	f000 fbab 	bl	8009238 <_Bfree>
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	4658      	mov	r0, fp
 8008ae6:	f000 fba7 	bl	8009238 <_Bfree>
 8008aea:	e7d0      	b.n	8008a8e <_dtoa_r+0x65e>
 8008aec:	9704      	str	r7, [sp, #16]
 8008aee:	4633      	mov	r3, r6
 8008af0:	461e      	mov	r6, r3
 8008af2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008af6:	2a39      	cmp	r2, #57	@ 0x39
 8008af8:	d107      	bne.n	8008b0a <_dtoa_r+0x6da>
 8008afa:	459a      	cmp	sl, r3
 8008afc:	d1f8      	bne.n	8008af0 <_dtoa_r+0x6c0>
 8008afe:	9a04      	ldr	r2, [sp, #16]
 8008b00:	3201      	adds	r2, #1
 8008b02:	9204      	str	r2, [sp, #16]
 8008b04:	2230      	movs	r2, #48	@ 0x30
 8008b06:	f88a 2000 	strb.w	r2, [sl]
 8008b0a:	781a      	ldrb	r2, [r3, #0]
 8008b0c:	3201      	adds	r2, #1
 8008b0e:	701a      	strb	r2, [r3, #0]
 8008b10:	e7bd      	b.n	8008a8e <_dtoa_r+0x65e>
 8008b12:	4b7b      	ldr	r3, [pc, #492]	@ (8008d00 <_dtoa_r+0x8d0>)
 8008b14:	2200      	movs	r2, #0
 8008b16:	f7f7 fd77 	bl	8000608 <__aeabi_dmul>
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	4604      	mov	r4, r0
 8008b20:	460d      	mov	r5, r1
 8008b22:	f7f7 ffd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b26:	2800      	cmp	r0, #0
 8008b28:	f43f aebb 	beq.w	80088a2 <_dtoa_r+0x472>
 8008b2c:	e6f0      	b.n	8008910 <_dtoa_r+0x4e0>
 8008b2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008b30:	2a00      	cmp	r2, #0
 8008b32:	f000 80db 	beq.w	8008cec <_dtoa_r+0x8bc>
 8008b36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b38:	2a01      	cmp	r2, #1
 8008b3a:	f300 80bf 	bgt.w	8008cbc <_dtoa_r+0x88c>
 8008b3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008b40:	2a00      	cmp	r2, #0
 8008b42:	f000 80b7 	beq.w	8008cb4 <_dtoa_r+0x884>
 8008b46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008b4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008b4c:	4646      	mov	r6, r8
 8008b4e:	9a08      	ldr	r2, [sp, #32]
 8008b50:	2101      	movs	r1, #1
 8008b52:	441a      	add	r2, r3
 8008b54:	4658      	mov	r0, fp
 8008b56:	4498      	add	r8, r3
 8008b58:	9208      	str	r2, [sp, #32]
 8008b5a:	f000 fc21 	bl	80093a0 <__i2b>
 8008b5e:	4605      	mov	r5, r0
 8008b60:	b15e      	cbz	r6, 8008b7a <_dtoa_r+0x74a>
 8008b62:	9b08      	ldr	r3, [sp, #32]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	dd08      	ble.n	8008b7a <_dtoa_r+0x74a>
 8008b68:	42b3      	cmp	r3, r6
 8008b6a:	9a08      	ldr	r2, [sp, #32]
 8008b6c:	bfa8      	it	ge
 8008b6e:	4633      	movge	r3, r6
 8008b70:	eba8 0803 	sub.w	r8, r8, r3
 8008b74:	1af6      	subs	r6, r6, r3
 8008b76:	1ad3      	subs	r3, r2, r3
 8008b78:	9308      	str	r3, [sp, #32]
 8008b7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b7c:	b1f3      	cbz	r3, 8008bbc <_dtoa_r+0x78c>
 8008b7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	f000 80b7 	beq.w	8008cf4 <_dtoa_r+0x8c4>
 8008b86:	b18c      	cbz	r4, 8008bac <_dtoa_r+0x77c>
 8008b88:	4629      	mov	r1, r5
 8008b8a:	4622      	mov	r2, r4
 8008b8c:	4658      	mov	r0, fp
 8008b8e:	f000 fcc7 	bl	8009520 <__pow5mult>
 8008b92:	464a      	mov	r2, r9
 8008b94:	4601      	mov	r1, r0
 8008b96:	4605      	mov	r5, r0
 8008b98:	4658      	mov	r0, fp
 8008b9a:	f000 fc17 	bl	80093cc <__multiply>
 8008b9e:	4649      	mov	r1, r9
 8008ba0:	9004      	str	r0, [sp, #16]
 8008ba2:	4658      	mov	r0, fp
 8008ba4:	f000 fb48 	bl	8009238 <_Bfree>
 8008ba8:	9b04      	ldr	r3, [sp, #16]
 8008baa:	4699      	mov	r9, r3
 8008bac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bae:	1b1a      	subs	r2, r3, r4
 8008bb0:	d004      	beq.n	8008bbc <_dtoa_r+0x78c>
 8008bb2:	4649      	mov	r1, r9
 8008bb4:	4658      	mov	r0, fp
 8008bb6:	f000 fcb3 	bl	8009520 <__pow5mult>
 8008bba:	4681      	mov	r9, r0
 8008bbc:	2101      	movs	r1, #1
 8008bbe:	4658      	mov	r0, fp
 8008bc0:	f000 fbee 	bl	80093a0 <__i2b>
 8008bc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	f000 81cf 	beq.w	8008f6c <_dtoa_r+0xb3c>
 8008bce:	461a      	mov	r2, r3
 8008bd0:	4601      	mov	r1, r0
 8008bd2:	4658      	mov	r0, fp
 8008bd4:	f000 fca4 	bl	8009520 <__pow5mult>
 8008bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	4604      	mov	r4, r0
 8008bde:	f300 8095 	bgt.w	8008d0c <_dtoa_r+0x8dc>
 8008be2:	9b02      	ldr	r3, [sp, #8]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f040 8087 	bne.w	8008cf8 <_dtoa_r+0x8c8>
 8008bea:	9b03      	ldr	r3, [sp, #12]
 8008bec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f040 8089 	bne.w	8008d08 <_dtoa_r+0x8d8>
 8008bf6:	9b03      	ldr	r3, [sp, #12]
 8008bf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008bfc:	0d1b      	lsrs	r3, r3, #20
 8008bfe:	051b      	lsls	r3, r3, #20
 8008c00:	b12b      	cbz	r3, 8008c0e <_dtoa_r+0x7de>
 8008c02:	9b08      	ldr	r3, [sp, #32]
 8008c04:	3301      	adds	r3, #1
 8008c06:	9308      	str	r3, [sp, #32]
 8008c08:	f108 0801 	add.w	r8, r8, #1
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	f000 81b0 	beq.w	8008f78 <_dtoa_r+0xb48>
 8008c18:	6923      	ldr	r3, [r4, #16]
 8008c1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c1e:	6918      	ldr	r0, [r3, #16]
 8008c20:	f000 fb72 	bl	8009308 <__hi0bits>
 8008c24:	f1c0 0020 	rsb	r0, r0, #32
 8008c28:	9b08      	ldr	r3, [sp, #32]
 8008c2a:	4418      	add	r0, r3
 8008c2c:	f010 001f 	ands.w	r0, r0, #31
 8008c30:	d077      	beq.n	8008d22 <_dtoa_r+0x8f2>
 8008c32:	f1c0 0320 	rsb	r3, r0, #32
 8008c36:	2b04      	cmp	r3, #4
 8008c38:	dd6b      	ble.n	8008d12 <_dtoa_r+0x8e2>
 8008c3a:	9b08      	ldr	r3, [sp, #32]
 8008c3c:	f1c0 001c 	rsb	r0, r0, #28
 8008c40:	4403      	add	r3, r0
 8008c42:	4480      	add	r8, r0
 8008c44:	4406      	add	r6, r0
 8008c46:	9308      	str	r3, [sp, #32]
 8008c48:	f1b8 0f00 	cmp.w	r8, #0
 8008c4c:	dd05      	ble.n	8008c5a <_dtoa_r+0x82a>
 8008c4e:	4649      	mov	r1, r9
 8008c50:	4642      	mov	r2, r8
 8008c52:	4658      	mov	r0, fp
 8008c54:	f000 fcbe 	bl	80095d4 <__lshift>
 8008c58:	4681      	mov	r9, r0
 8008c5a:	9b08      	ldr	r3, [sp, #32]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	dd05      	ble.n	8008c6c <_dtoa_r+0x83c>
 8008c60:	4621      	mov	r1, r4
 8008c62:	461a      	mov	r2, r3
 8008c64:	4658      	mov	r0, fp
 8008c66:	f000 fcb5 	bl	80095d4 <__lshift>
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d059      	beq.n	8008d26 <_dtoa_r+0x8f6>
 8008c72:	4621      	mov	r1, r4
 8008c74:	4648      	mov	r0, r9
 8008c76:	f000 fd19 	bl	80096ac <__mcmp>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	da53      	bge.n	8008d26 <_dtoa_r+0x8f6>
 8008c7e:	1e7b      	subs	r3, r7, #1
 8008c80:	9304      	str	r3, [sp, #16]
 8008c82:	4649      	mov	r1, r9
 8008c84:	2300      	movs	r3, #0
 8008c86:	220a      	movs	r2, #10
 8008c88:	4658      	mov	r0, fp
 8008c8a:	f000 faf7 	bl	800927c <__multadd>
 8008c8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c90:	4681      	mov	r9, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f000 8172 	beq.w	8008f7c <_dtoa_r+0xb4c>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	4629      	mov	r1, r5
 8008c9c:	220a      	movs	r2, #10
 8008c9e:	4658      	mov	r0, fp
 8008ca0:	f000 faec 	bl	800927c <__multadd>
 8008ca4:	9b00      	ldr	r3, [sp, #0]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	4605      	mov	r5, r0
 8008caa:	dc67      	bgt.n	8008d7c <_dtoa_r+0x94c>
 8008cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	dc41      	bgt.n	8008d36 <_dtoa_r+0x906>
 8008cb2:	e063      	b.n	8008d7c <_dtoa_r+0x94c>
 8008cb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008cb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008cba:	e746      	b.n	8008b4a <_dtoa_r+0x71a>
 8008cbc:	9b07      	ldr	r3, [sp, #28]
 8008cbe:	1e5c      	subs	r4, r3, #1
 8008cc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cc2:	42a3      	cmp	r3, r4
 8008cc4:	bfbf      	itttt	lt
 8008cc6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008cc8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008cca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008ccc:	1ae3      	sublt	r3, r4, r3
 8008cce:	bfb4      	ite	lt
 8008cd0:	18d2      	addlt	r2, r2, r3
 8008cd2:	1b1c      	subge	r4, r3, r4
 8008cd4:	9b07      	ldr	r3, [sp, #28]
 8008cd6:	bfbc      	itt	lt
 8008cd8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008cda:	2400      	movlt	r4, #0
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	bfb5      	itete	lt
 8008ce0:	eba8 0603 	sublt.w	r6, r8, r3
 8008ce4:	9b07      	ldrge	r3, [sp, #28]
 8008ce6:	2300      	movlt	r3, #0
 8008ce8:	4646      	movge	r6, r8
 8008cea:	e730      	b.n	8008b4e <_dtoa_r+0x71e>
 8008cec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008cee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008cf0:	4646      	mov	r6, r8
 8008cf2:	e735      	b.n	8008b60 <_dtoa_r+0x730>
 8008cf4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008cf6:	e75c      	b.n	8008bb2 <_dtoa_r+0x782>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	e788      	b.n	8008c0e <_dtoa_r+0x7de>
 8008cfc:	3fe00000 	.word	0x3fe00000
 8008d00:	40240000 	.word	0x40240000
 8008d04:	40140000 	.word	0x40140000
 8008d08:	9b02      	ldr	r3, [sp, #8]
 8008d0a:	e780      	b.n	8008c0e <_dtoa_r+0x7de>
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d10:	e782      	b.n	8008c18 <_dtoa_r+0x7e8>
 8008d12:	d099      	beq.n	8008c48 <_dtoa_r+0x818>
 8008d14:	9a08      	ldr	r2, [sp, #32]
 8008d16:	331c      	adds	r3, #28
 8008d18:	441a      	add	r2, r3
 8008d1a:	4498      	add	r8, r3
 8008d1c:	441e      	add	r6, r3
 8008d1e:	9208      	str	r2, [sp, #32]
 8008d20:	e792      	b.n	8008c48 <_dtoa_r+0x818>
 8008d22:	4603      	mov	r3, r0
 8008d24:	e7f6      	b.n	8008d14 <_dtoa_r+0x8e4>
 8008d26:	9b07      	ldr	r3, [sp, #28]
 8008d28:	9704      	str	r7, [sp, #16]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	dc20      	bgt.n	8008d70 <_dtoa_r+0x940>
 8008d2e:	9300      	str	r3, [sp, #0]
 8008d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	dd1e      	ble.n	8008d74 <_dtoa_r+0x944>
 8008d36:	9b00      	ldr	r3, [sp, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f47f aec0 	bne.w	8008abe <_dtoa_r+0x68e>
 8008d3e:	4621      	mov	r1, r4
 8008d40:	2205      	movs	r2, #5
 8008d42:	4658      	mov	r0, fp
 8008d44:	f000 fa9a 	bl	800927c <__multadd>
 8008d48:	4601      	mov	r1, r0
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	4648      	mov	r0, r9
 8008d4e:	f000 fcad 	bl	80096ac <__mcmp>
 8008d52:	2800      	cmp	r0, #0
 8008d54:	f77f aeb3 	ble.w	8008abe <_dtoa_r+0x68e>
 8008d58:	4656      	mov	r6, sl
 8008d5a:	2331      	movs	r3, #49	@ 0x31
 8008d5c:	f806 3b01 	strb.w	r3, [r6], #1
 8008d60:	9b04      	ldr	r3, [sp, #16]
 8008d62:	3301      	adds	r3, #1
 8008d64:	9304      	str	r3, [sp, #16]
 8008d66:	e6ae      	b.n	8008ac6 <_dtoa_r+0x696>
 8008d68:	9c07      	ldr	r4, [sp, #28]
 8008d6a:	9704      	str	r7, [sp, #16]
 8008d6c:	4625      	mov	r5, r4
 8008d6e:	e7f3      	b.n	8008d58 <_dtoa_r+0x928>
 8008d70:	9b07      	ldr	r3, [sp, #28]
 8008d72:	9300      	str	r3, [sp, #0]
 8008d74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f000 8104 	beq.w	8008f84 <_dtoa_r+0xb54>
 8008d7c:	2e00      	cmp	r6, #0
 8008d7e:	dd05      	ble.n	8008d8c <_dtoa_r+0x95c>
 8008d80:	4629      	mov	r1, r5
 8008d82:	4632      	mov	r2, r6
 8008d84:	4658      	mov	r0, fp
 8008d86:	f000 fc25 	bl	80095d4 <__lshift>
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d05a      	beq.n	8008e48 <_dtoa_r+0xa18>
 8008d92:	6869      	ldr	r1, [r5, #4]
 8008d94:	4658      	mov	r0, fp
 8008d96:	f000 fa0f 	bl	80091b8 <_Balloc>
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	b928      	cbnz	r0, 8008daa <_dtoa_r+0x97a>
 8008d9e:	4b84      	ldr	r3, [pc, #528]	@ (8008fb0 <_dtoa_r+0xb80>)
 8008da0:	4602      	mov	r2, r0
 8008da2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008da6:	f7ff bb5a 	b.w	800845e <_dtoa_r+0x2e>
 8008daa:	692a      	ldr	r2, [r5, #16]
 8008dac:	3202      	adds	r2, #2
 8008dae:	0092      	lsls	r2, r2, #2
 8008db0:	f105 010c 	add.w	r1, r5, #12
 8008db4:	300c      	adds	r0, #12
 8008db6:	f7ff faa4 	bl	8008302 <memcpy>
 8008dba:	2201      	movs	r2, #1
 8008dbc:	4631      	mov	r1, r6
 8008dbe:	4658      	mov	r0, fp
 8008dc0:	f000 fc08 	bl	80095d4 <__lshift>
 8008dc4:	f10a 0301 	add.w	r3, sl, #1
 8008dc8:	9307      	str	r3, [sp, #28]
 8008dca:	9b00      	ldr	r3, [sp, #0]
 8008dcc:	4453      	add	r3, sl
 8008dce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008dd0:	9b02      	ldr	r3, [sp, #8]
 8008dd2:	f003 0301 	and.w	r3, r3, #1
 8008dd6:	462f      	mov	r7, r5
 8008dd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dda:	4605      	mov	r5, r0
 8008ddc:	9b07      	ldr	r3, [sp, #28]
 8008dde:	4621      	mov	r1, r4
 8008de0:	3b01      	subs	r3, #1
 8008de2:	4648      	mov	r0, r9
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	f7ff fa9a 	bl	800831e <quorem>
 8008dea:	4639      	mov	r1, r7
 8008dec:	9002      	str	r0, [sp, #8]
 8008dee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008df2:	4648      	mov	r0, r9
 8008df4:	f000 fc5a 	bl	80096ac <__mcmp>
 8008df8:	462a      	mov	r2, r5
 8008dfa:	9008      	str	r0, [sp, #32]
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	4658      	mov	r0, fp
 8008e00:	f000 fc70 	bl	80096e4 <__mdiff>
 8008e04:	68c2      	ldr	r2, [r0, #12]
 8008e06:	4606      	mov	r6, r0
 8008e08:	bb02      	cbnz	r2, 8008e4c <_dtoa_r+0xa1c>
 8008e0a:	4601      	mov	r1, r0
 8008e0c:	4648      	mov	r0, r9
 8008e0e:	f000 fc4d 	bl	80096ac <__mcmp>
 8008e12:	4602      	mov	r2, r0
 8008e14:	4631      	mov	r1, r6
 8008e16:	4658      	mov	r0, fp
 8008e18:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e1a:	f000 fa0d 	bl	8009238 <_Bfree>
 8008e1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e22:	9e07      	ldr	r6, [sp, #28]
 8008e24:	ea43 0102 	orr.w	r1, r3, r2
 8008e28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e2a:	4319      	orrs	r1, r3
 8008e2c:	d110      	bne.n	8008e50 <_dtoa_r+0xa20>
 8008e2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008e32:	d029      	beq.n	8008e88 <_dtoa_r+0xa58>
 8008e34:	9b08      	ldr	r3, [sp, #32]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	dd02      	ble.n	8008e40 <_dtoa_r+0xa10>
 8008e3a:	9b02      	ldr	r3, [sp, #8]
 8008e3c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008e40:	9b00      	ldr	r3, [sp, #0]
 8008e42:	f883 8000 	strb.w	r8, [r3]
 8008e46:	e63f      	b.n	8008ac8 <_dtoa_r+0x698>
 8008e48:	4628      	mov	r0, r5
 8008e4a:	e7bb      	b.n	8008dc4 <_dtoa_r+0x994>
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	e7e1      	b.n	8008e14 <_dtoa_r+0x9e4>
 8008e50:	9b08      	ldr	r3, [sp, #32]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	db04      	blt.n	8008e60 <_dtoa_r+0xa30>
 8008e56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e58:	430b      	orrs	r3, r1
 8008e5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008e5c:	430b      	orrs	r3, r1
 8008e5e:	d120      	bne.n	8008ea2 <_dtoa_r+0xa72>
 8008e60:	2a00      	cmp	r2, #0
 8008e62:	dded      	ble.n	8008e40 <_dtoa_r+0xa10>
 8008e64:	4649      	mov	r1, r9
 8008e66:	2201      	movs	r2, #1
 8008e68:	4658      	mov	r0, fp
 8008e6a:	f000 fbb3 	bl	80095d4 <__lshift>
 8008e6e:	4621      	mov	r1, r4
 8008e70:	4681      	mov	r9, r0
 8008e72:	f000 fc1b 	bl	80096ac <__mcmp>
 8008e76:	2800      	cmp	r0, #0
 8008e78:	dc03      	bgt.n	8008e82 <_dtoa_r+0xa52>
 8008e7a:	d1e1      	bne.n	8008e40 <_dtoa_r+0xa10>
 8008e7c:	f018 0f01 	tst.w	r8, #1
 8008e80:	d0de      	beq.n	8008e40 <_dtoa_r+0xa10>
 8008e82:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008e86:	d1d8      	bne.n	8008e3a <_dtoa_r+0xa0a>
 8008e88:	9a00      	ldr	r2, [sp, #0]
 8008e8a:	2339      	movs	r3, #57	@ 0x39
 8008e8c:	7013      	strb	r3, [r2, #0]
 8008e8e:	4633      	mov	r3, r6
 8008e90:	461e      	mov	r6, r3
 8008e92:	3b01      	subs	r3, #1
 8008e94:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e98:	2a39      	cmp	r2, #57	@ 0x39
 8008e9a:	d052      	beq.n	8008f42 <_dtoa_r+0xb12>
 8008e9c:	3201      	adds	r2, #1
 8008e9e:	701a      	strb	r2, [r3, #0]
 8008ea0:	e612      	b.n	8008ac8 <_dtoa_r+0x698>
 8008ea2:	2a00      	cmp	r2, #0
 8008ea4:	dd07      	ble.n	8008eb6 <_dtoa_r+0xa86>
 8008ea6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008eaa:	d0ed      	beq.n	8008e88 <_dtoa_r+0xa58>
 8008eac:	9a00      	ldr	r2, [sp, #0]
 8008eae:	f108 0301 	add.w	r3, r8, #1
 8008eb2:	7013      	strb	r3, [r2, #0]
 8008eb4:	e608      	b.n	8008ac8 <_dtoa_r+0x698>
 8008eb6:	9b07      	ldr	r3, [sp, #28]
 8008eb8:	9a07      	ldr	r2, [sp, #28]
 8008eba:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008ebe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d028      	beq.n	8008f16 <_dtoa_r+0xae6>
 8008ec4:	4649      	mov	r1, r9
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	220a      	movs	r2, #10
 8008eca:	4658      	mov	r0, fp
 8008ecc:	f000 f9d6 	bl	800927c <__multadd>
 8008ed0:	42af      	cmp	r7, r5
 8008ed2:	4681      	mov	r9, r0
 8008ed4:	f04f 0300 	mov.w	r3, #0
 8008ed8:	f04f 020a 	mov.w	r2, #10
 8008edc:	4639      	mov	r1, r7
 8008ede:	4658      	mov	r0, fp
 8008ee0:	d107      	bne.n	8008ef2 <_dtoa_r+0xac2>
 8008ee2:	f000 f9cb 	bl	800927c <__multadd>
 8008ee6:	4607      	mov	r7, r0
 8008ee8:	4605      	mov	r5, r0
 8008eea:	9b07      	ldr	r3, [sp, #28]
 8008eec:	3301      	adds	r3, #1
 8008eee:	9307      	str	r3, [sp, #28]
 8008ef0:	e774      	b.n	8008ddc <_dtoa_r+0x9ac>
 8008ef2:	f000 f9c3 	bl	800927c <__multadd>
 8008ef6:	4629      	mov	r1, r5
 8008ef8:	4607      	mov	r7, r0
 8008efa:	2300      	movs	r3, #0
 8008efc:	220a      	movs	r2, #10
 8008efe:	4658      	mov	r0, fp
 8008f00:	f000 f9bc 	bl	800927c <__multadd>
 8008f04:	4605      	mov	r5, r0
 8008f06:	e7f0      	b.n	8008eea <_dtoa_r+0xaba>
 8008f08:	9b00      	ldr	r3, [sp, #0]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	bfcc      	ite	gt
 8008f0e:	461e      	movgt	r6, r3
 8008f10:	2601      	movle	r6, #1
 8008f12:	4456      	add	r6, sl
 8008f14:	2700      	movs	r7, #0
 8008f16:	4649      	mov	r1, r9
 8008f18:	2201      	movs	r2, #1
 8008f1a:	4658      	mov	r0, fp
 8008f1c:	f000 fb5a 	bl	80095d4 <__lshift>
 8008f20:	4621      	mov	r1, r4
 8008f22:	4681      	mov	r9, r0
 8008f24:	f000 fbc2 	bl	80096ac <__mcmp>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	dcb0      	bgt.n	8008e8e <_dtoa_r+0xa5e>
 8008f2c:	d102      	bne.n	8008f34 <_dtoa_r+0xb04>
 8008f2e:	f018 0f01 	tst.w	r8, #1
 8008f32:	d1ac      	bne.n	8008e8e <_dtoa_r+0xa5e>
 8008f34:	4633      	mov	r3, r6
 8008f36:	461e      	mov	r6, r3
 8008f38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f3c:	2a30      	cmp	r2, #48	@ 0x30
 8008f3e:	d0fa      	beq.n	8008f36 <_dtoa_r+0xb06>
 8008f40:	e5c2      	b.n	8008ac8 <_dtoa_r+0x698>
 8008f42:	459a      	cmp	sl, r3
 8008f44:	d1a4      	bne.n	8008e90 <_dtoa_r+0xa60>
 8008f46:	9b04      	ldr	r3, [sp, #16]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	9304      	str	r3, [sp, #16]
 8008f4c:	2331      	movs	r3, #49	@ 0x31
 8008f4e:	f88a 3000 	strb.w	r3, [sl]
 8008f52:	e5b9      	b.n	8008ac8 <_dtoa_r+0x698>
 8008f54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008f56:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008fb4 <_dtoa_r+0xb84>
 8008f5a:	b11b      	cbz	r3, 8008f64 <_dtoa_r+0xb34>
 8008f5c:	f10a 0308 	add.w	r3, sl, #8
 8008f60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008f62:	6013      	str	r3, [r2, #0]
 8008f64:	4650      	mov	r0, sl
 8008f66:	b019      	add	sp, #100	@ 0x64
 8008f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	f77f ae37 	ble.w	8008be2 <_dtoa_r+0x7b2>
 8008f74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f76:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f78:	2001      	movs	r0, #1
 8008f7a:	e655      	b.n	8008c28 <_dtoa_r+0x7f8>
 8008f7c:	9b00      	ldr	r3, [sp, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f77f aed6 	ble.w	8008d30 <_dtoa_r+0x900>
 8008f84:	4656      	mov	r6, sl
 8008f86:	4621      	mov	r1, r4
 8008f88:	4648      	mov	r0, r9
 8008f8a:	f7ff f9c8 	bl	800831e <quorem>
 8008f8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008f92:	f806 8b01 	strb.w	r8, [r6], #1
 8008f96:	9b00      	ldr	r3, [sp, #0]
 8008f98:	eba6 020a 	sub.w	r2, r6, sl
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	ddb3      	ble.n	8008f08 <_dtoa_r+0xad8>
 8008fa0:	4649      	mov	r1, r9
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	220a      	movs	r2, #10
 8008fa6:	4658      	mov	r0, fp
 8008fa8:	f000 f968 	bl	800927c <__multadd>
 8008fac:	4681      	mov	r9, r0
 8008fae:	e7ea      	b.n	8008f86 <_dtoa_r+0xb56>
 8008fb0:	0800a468 	.word	0x0800a468
 8008fb4:	0800a3ec 	.word	0x0800a3ec

08008fb8 <_free_r>:
 8008fb8:	b538      	push	{r3, r4, r5, lr}
 8008fba:	4605      	mov	r5, r0
 8008fbc:	2900      	cmp	r1, #0
 8008fbe:	d041      	beq.n	8009044 <_free_r+0x8c>
 8008fc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fc4:	1f0c      	subs	r4, r1, #4
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	bfb8      	it	lt
 8008fca:	18e4      	addlt	r4, r4, r3
 8008fcc:	f000 f8e8 	bl	80091a0 <__malloc_lock>
 8008fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8009048 <_free_r+0x90>)
 8008fd2:	6813      	ldr	r3, [r2, #0]
 8008fd4:	b933      	cbnz	r3, 8008fe4 <_free_r+0x2c>
 8008fd6:	6063      	str	r3, [r4, #4]
 8008fd8:	6014      	str	r4, [r2, #0]
 8008fda:	4628      	mov	r0, r5
 8008fdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fe0:	f000 b8e4 	b.w	80091ac <__malloc_unlock>
 8008fe4:	42a3      	cmp	r3, r4
 8008fe6:	d908      	bls.n	8008ffa <_free_r+0x42>
 8008fe8:	6820      	ldr	r0, [r4, #0]
 8008fea:	1821      	adds	r1, r4, r0
 8008fec:	428b      	cmp	r3, r1
 8008fee:	bf01      	itttt	eq
 8008ff0:	6819      	ldreq	r1, [r3, #0]
 8008ff2:	685b      	ldreq	r3, [r3, #4]
 8008ff4:	1809      	addeq	r1, r1, r0
 8008ff6:	6021      	streq	r1, [r4, #0]
 8008ff8:	e7ed      	b.n	8008fd6 <_free_r+0x1e>
 8008ffa:	461a      	mov	r2, r3
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	b10b      	cbz	r3, 8009004 <_free_r+0x4c>
 8009000:	42a3      	cmp	r3, r4
 8009002:	d9fa      	bls.n	8008ffa <_free_r+0x42>
 8009004:	6811      	ldr	r1, [r2, #0]
 8009006:	1850      	adds	r0, r2, r1
 8009008:	42a0      	cmp	r0, r4
 800900a:	d10b      	bne.n	8009024 <_free_r+0x6c>
 800900c:	6820      	ldr	r0, [r4, #0]
 800900e:	4401      	add	r1, r0
 8009010:	1850      	adds	r0, r2, r1
 8009012:	4283      	cmp	r3, r0
 8009014:	6011      	str	r1, [r2, #0]
 8009016:	d1e0      	bne.n	8008fda <_free_r+0x22>
 8009018:	6818      	ldr	r0, [r3, #0]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	6053      	str	r3, [r2, #4]
 800901e:	4408      	add	r0, r1
 8009020:	6010      	str	r0, [r2, #0]
 8009022:	e7da      	b.n	8008fda <_free_r+0x22>
 8009024:	d902      	bls.n	800902c <_free_r+0x74>
 8009026:	230c      	movs	r3, #12
 8009028:	602b      	str	r3, [r5, #0]
 800902a:	e7d6      	b.n	8008fda <_free_r+0x22>
 800902c:	6820      	ldr	r0, [r4, #0]
 800902e:	1821      	adds	r1, r4, r0
 8009030:	428b      	cmp	r3, r1
 8009032:	bf04      	itt	eq
 8009034:	6819      	ldreq	r1, [r3, #0]
 8009036:	685b      	ldreq	r3, [r3, #4]
 8009038:	6063      	str	r3, [r4, #4]
 800903a:	bf04      	itt	eq
 800903c:	1809      	addeq	r1, r1, r0
 800903e:	6021      	streq	r1, [r4, #0]
 8009040:	6054      	str	r4, [r2, #4]
 8009042:	e7ca      	b.n	8008fda <_free_r+0x22>
 8009044:	bd38      	pop	{r3, r4, r5, pc}
 8009046:	bf00      	nop
 8009048:	20000860 	.word	0x20000860

0800904c <malloc>:
 800904c:	4b02      	ldr	r3, [pc, #8]	@ (8009058 <malloc+0xc>)
 800904e:	4601      	mov	r1, r0
 8009050:	6818      	ldr	r0, [r3, #0]
 8009052:	f000 b825 	b.w	80090a0 <_malloc_r>
 8009056:	bf00      	nop
 8009058:	20000038 	.word	0x20000038

0800905c <sbrk_aligned>:
 800905c:	b570      	push	{r4, r5, r6, lr}
 800905e:	4e0f      	ldr	r6, [pc, #60]	@ (800909c <sbrk_aligned+0x40>)
 8009060:	460c      	mov	r4, r1
 8009062:	6831      	ldr	r1, [r6, #0]
 8009064:	4605      	mov	r5, r0
 8009066:	b911      	cbnz	r1, 800906e <sbrk_aligned+0x12>
 8009068:	f000 ff94 	bl	8009f94 <_sbrk_r>
 800906c:	6030      	str	r0, [r6, #0]
 800906e:	4621      	mov	r1, r4
 8009070:	4628      	mov	r0, r5
 8009072:	f000 ff8f 	bl	8009f94 <_sbrk_r>
 8009076:	1c43      	adds	r3, r0, #1
 8009078:	d103      	bne.n	8009082 <sbrk_aligned+0x26>
 800907a:	f04f 34ff 	mov.w	r4, #4294967295
 800907e:	4620      	mov	r0, r4
 8009080:	bd70      	pop	{r4, r5, r6, pc}
 8009082:	1cc4      	adds	r4, r0, #3
 8009084:	f024 0403 	bic.w	r4, r4, #3
 8009088:	42a0      	cmp	r0, r4
 800908a:	d0f8      	beq.n	800907e <sbrk_aligned+0x22>
 800908c:	1a21      	subs	r1, r4, r0
 800908e:	4628      	mov	r0, r5
 8009090:	f000 ff80 	bl	8009f94 <_sbrk_r>
 8009094:	3001      	adds	r0, #1
 8009096:	d1f2      	bne.n	800907e <sbrk_aligned+0x22>
 8009098:	e7ef      	b.n	800907a <sbrk_aligned+0x1e>
 800909a:	bf00      	nop
 800909c:	2000085c 	.word	0x2000085c

080090a0 <_malloc_r>:
 80090a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090a4:	1ccd      	adds	r5, r1, #3
 80090a6:	f025 0503 	bic.w	r5, r5, #3
 80090aa:	3508      	adds	r5, #8
 80090ac:	2d0c      	cmp	r5, #12
 80090ae:	bf38      	it	cc
 80090b0:	250c      	movcc	r5, #12
 80090b2:	2d00      	cmp	r5, #0
 80090b4:	4606      	mov	r6, r0
 80090b6:	db01      	blt.n	80090bc <_malloc_r+0x1c>
 80090b8:	42a9      	cmp	r1, r5
 80090ba:	d904      	bls.n	80090c6 <_malloc_r+0x26>
 80090bc:	230c      	movs	r3, #12
 80090be:	6033      	str	r3, [r6, #0]
 80090c0:	2000      	movs	r0, #0
 80090c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800919c <_malloc_r+0xfc>
 80090ca:	f000 f869 	bl	80091a0 <__malloc_lock>
 80090ce:	f8d8 3000 	ldr.w	r3, [r8]
 80090d2:	461c      	mov	r4, r3
 80090d4:	bb44      	cbnz	r4, 8009128 <_malloc_r+0x88>
 80090d6:	4629      	mov	r1, r5
 80090d8:	4630      	mov	r0, r6
 80090da:	f7ff ffbf 	bl	800905c <sbrk_aligned>
 80090de:	1c43      	adds	r3, r0, #1
 80090e0:	4604      	mov	r4, r0
 80090e2:	d158      	bne.n	8009196 <_malloc_r+0xf6>
 80090e4:	f8d8 4000 	ldr.w	r4, [r8]
 80090e8:	4627      	mov	r7, r4
 80090ea:	2f00      	cmp	r7, #0
 80090ec:	d143      	bne.n	8009176 <_malloc_r+0xd6>
 80090ee:	2c00      	cmp	r4, #0
 80090f0:	d04b      	beq.n	800918a <_malloc_r+0xea>
 80090f2:	6823      	ldr	r3, [r4, #0]
 80090f4:	4639      	mov	r1, r7
 80090f6:	4630      	mov	r0, r6
 80090f8:	eb04 0903 	add.w	r9, r4, r3
 80090fc:	f000 ff4a 	bl	8009f94 <_sbrk_r>
 8009100:	4581      	cmp	r9, r0
 8009102:	d142      	bne.n	800918a <_malloc_r+0xea>
 8009104:	6821      	ldr	r1, [r4, #0]
 8009106:	1a6d      	subs	r5, r5, r1
 8009108:	4629      	mov	r1, r5
 800910a:	4630      	mov	r0, r6
 800910c:	f7ff ffa6 	bl	800905c <sbrk_aligned>
 8009110:	3001      	adds	r0, #1
 8009112:	d03a      	beq.n	800918a <_malloc_r+0xea>
 8009114:	6823      	ldr	r3, [r4, #0]
 8009116:	442b      	add	r3, r5
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	f8d8 3000 	ldr.w	r3, [r8]
 800911e:	685a      	ldr	r2, [r3, #4]
 8009120:	bb62      	cbnz	r2, 800917c <_malloc_r+0xdc>
 8009122:	f8c8 7000 	str.w	r7, [r8]
 8009126:	e00f      	b.n	8009148 <_malloc_r+0xa8>
 8009128:	6822      	ldr	r2, [r4, #0]
 800912a:	1b52      	subs	r2, r2, r5
 800912c:	d420      	bmi.n	8009170 <_malloc_r+0xd0>
 800912e:	2a0b      	cmp	r2, #11
 8009130:	d917      	bls.n	8009162 <_malloc_r+0xc2>
 8009132:	1961      	adds	r1, r4, r5
 8009134:	42a3      	cmp	r3, r4
 8009136:	6025      	str	r5, [r4, #0]
 8009138:	bf18      	it	ne
 800913a:	6059      	strne	r1, [r3, #4]
 800913c:	6863      	ldr	r3, [r4, #4]
 800913e:	bf08      	it	eq
 8009140:	f8c8 1000 	streq.w	r1, [r8]
 8009144:	5162      	str	r2, [r4, r5]
 8009146:	604b      	str	r3, [r1, #4]
 8009148:	4630      	mov	r0, r6
 800914a:	f000 f82f 	bl	80091ac <__malloc_unlock>
 800914e:	f104 000b 	add.w	r0, r4, #11
 8009152:	1d23      	adds	r3, r4, #4
 8009154:	f020 0007 	bic.w	r0, r0, #7
 8009158:	1ac2      	subs	r2, r0, r3
 800915a:	bf1c      	itt	ne
 800915c:	1a1b      	subne	r3, r3, r0
 800915e:	50a3      	strne	r3, [r4, r2]
 8009160:	e7af      	b.n	80090c2 <_malloc_r+0x22>
 8009162:	6862      	ldr	r2, [r4, #4]
 8009164:	42a3      	cmp	r3, r4
 8009166:	bf0c      	ite	eq
 8009168:	f8c8 2000 	streq.w	r2, [r8]
 800916c:	605a      	strne	r2, [r3, #4]
 800916e:	e7eb      	b.n	8009148 <_malloc_r+0xa8>
 8009170:	4623      	mov	r3, r4
 8009172:	6864      	ldr	r4, [r4, #4]
 8009174:	e7ae      	b.n	80090d4 <_malloc_r+0x34>
 8009176:	463c      	mov	r4, r7
 8009178:	687f      	ldr	r7, [r7, #4]
 800917a:	e7b6      	b.n	80090ea <_malloc_r+0x4a>
 800917c:	461a      	mov	r2, r3
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	42a3      	cmp	r3, r4
 8009182:	d1fb      	bne.n	800917c <_malloc_r+0xdc>
 8009184:	2300      	movs	r3, #0
 8009186:	6053      	str	r3, [r2, #4]
 8009188:	e7de      	b.n	8009148 <_malloc_r+0xa8>
 800918a:	230c      	movs	r3, #12
 800918c:	6033      	str	r3, [r6, #0]
 800918e:	4630      	mov	r0, r6
 8009190:	f000 f80c 	bl	80091ac <__malloc_unlock>
 8009194:	e794      	b.n	80090c0 <_malloc_r+0x20>
 8009196:	6005      	str	r5, [r0, #0]
 8009198:	e7d6      	b.n	8009148 <_malloc_r+0xa8>
 800919a:	bf00      	nop
 800919c:	20000860 	.word	0x20000860

080091a0 <__malloc_lock>:
 80091a0:	4801      	ldr	r0, [pc, #4]	@ (80091a8 <__malloc_lock+0x8>)
 80091a2:	f7ff b8ac 	b.w	80082fe <__retarget_lock_acquire_recursive>
 80091a6:	bf00      	nop
 80091a8:	20000858 	.word	0x20000858

080091ac <__malloc_unlock>:
 80091ac:	4801      	ldr	r0, [pc, #4]	@ (80091b4 <__malloc_unlock+0x8>)
 80091ae:	f7ff b8a7 	b.w	8008300 <__retarget_lock_release_recursive>
 80091b2:	bf00      	nop
 80091b4:	20000858 	.word	0x20000858

080091b8 <_Balloc>:
 80091b8:	b570      	push	{r4, r5, r6, lr}
 80091ba:	69c6      	ldr	r6, [r0, #28]
 80091bc:	4604      	mov	r4, r0
 80091be:	460d      	mov	r5, r1
 80091c0:	b976      	cbnz	r6, 80091e0 <_Balloc+0x28>
 80091c2:	2010      	movs	r0, #16
 80091c4:	f7ff ff42 	bl	800904c <malloc>
 80091c8:	4602      	mov	r2, r0
 80091ca:	61e0      	str	r0, [r4, #28]
 80091cc:	b920      	cbnz	r0, 80091d8 <_Balloc+0x20>
 80091ce:	4b18      	ldr	r3, [pc, #96]	@ (8009230 <_Balloc+0x78>)
 80091d0:	4818      	ldr	r0, [pc, #96]	@ (8009234 <_Balloc+0x7c>)
 80091d2:	216b      	movs	r1, #107	@ 0x6b
 80091d4:	f000 feee 	bl	8009fb4 <__assert_func>
 80091d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091dc:	6006      	str	r6, [r0, #0]
 80091de:	60c6      	str	r6, [r0, #12]
 80091e0:	69e6      	ldr	r6, [r4, #28]
 80091e2:	68f3      	ldr	r3, [r6, #12]
 80091e4:	b183      	cbz	r3, 8009208 <_Balloc+0x50>
 80091e6:	69e3      	ldr	r3, [r4, #28]
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80091ee:	b9b8      	cbnz	r0, 8009220 <_Balloc+0x68>
 80091f0:	2101      	movs	r1, #1
 80091f2:	fa01 f605 	lsl.w	r6, r1, r5
 80091f6:	1d72      	adds	r2, r6, #5
 80091f8:	0092      	lsls	r2, r2, #2
 80091fa:	4620      	mov	r0, r4
 80091fc:	f000 fef8 	bl	8009ff0 <_calloc_r>
 8009200:	b160      	cbz	r0, 800921c <_Balloc+0x64>
 8009202:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009206:	e00e      	b.n	8009226 <_Balloc+0x6e>
 8009208:	2221      	movs	r2, #33	@ 0x21
 800920a:	2104      	movs	r1, #4
 800920c:	4620      	mov	r0, r4
 800920e:	f000 feef 	bl	8009ff0 <_calloc_r>
 8009212:	69e3      	ldr	r3, [r4, #28]
 8009214:	60f0      	str	r0, [r6, #12]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1e4      	bne.n	80091e6 <_Balloc+0x2e>
 800921c:	2000      	movs	r0, #0
 800921e:	bd70      	pop	{r4, r5, r6, pc}
 8009220:	6802      	ldr	r2, [r0, #0]
 8009222:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009226:	2300      	movs	r3, #0
 8009228:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800922c:	e7f7      	b.n	800921e <_Balloc+0x66>
 800922e:	bf00      	nop
 8009230:	0800a3f9 	.word	0x0800a3f9
 8009234:	0800a479 	.word	0x0800a479

08009238 <_Bfree>:
 8009238:	b570      	push	{r4, r5, r6, lr}
 800923a:	69c6      	ldr	r6, [r0, #28]
 800923c:	4605      	mov	r5, r0
 800923e:	460c      	mov	r4, r1
 8009240:	b976      	cbnz	r6, 8009260 <_Bfree+0x28>
 8009242:	2010      	movs	r0, #16
 8009244:	f7ff ff02 	bl	800904c <malloc>
 8009248:	4602      	mov	r2, r0
 800924a:	61e8      	str	r0, [r5, #28]
 800924c:	b920      	cbnz	r0, 8009258 <_Bfree+0x20>
 800924e:	4b09      	ldr	r3, [pc, #36]	@ (8009274 <_Bfree+0x3c>)
 8009250:	4809      	ldr	r0, [pc, #36]	@ (8009278 <_Bfree+0x40>)
 8009252:	218f      	movs	r1, #143	@ 0x8f
 8009254:	f000 feae 	bl	8009fb4 <__assert_func>
 8009258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800925c:	6006      	str	r6, [r0, #0]
 800925e:	60c6      	str	r6, [r0, #12]
 8009260:	b13c      	cbz	r4, 8009272 <_Bfree+0x3a>
 8009262:	69eb      	ldr	r3, [r5, #28]
 8009264:	6862      	ldr	r2, [r4, #4]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800926c:	6021      	str	r1, [r4, #0]
 800926e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009272:	bd70      	pop	{r4, r5, r6, pc}
 8009274:	0800a3f9 	.word	0x0800a3f9
 8009278:	0800a479 	.word	0x0800a479

0800927c <__multadd>:
 800927c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009280:	690d      	ldr	r5, [r1, #16]
 8009282:	4607      	mov	r7, r0
 8009284:	460c      	mov	r4, r1
 8009286:	461e      	mov	r6, r3
 8009288:	f101 0c14 	add.w	ip, r1, #20
 800928c:	2000      	movs	r0, #0
 800928e:	f8dc 3000 	ldr.w	r3, [ip]
 8009292:	b299      	uxth	r1, r3
 8009294:	fb02 6101 	mla	r1, r2, r1, r6
 8009298:	0c1e      	lsrs	r6, r3, #16
 800929a:	0c0b      	lsrs	r3, r1, #16
 800929c:	fb02 3306 	mla	r3, r2, r6, r3
 80092a0:	b289      	uxth	r1, r1
 80092a2:	3001      	adds	r0, #1
 80092a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092a8:	4285      	cmp	r5, r0
 80092aa:	f84c 1b04 	str.w	r1, [ip], #4
 80092ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092b2:	dcec      	bgt.n	800928e <__multadd+0x12>
 80092b4:	b30e      	cbz	r6, 80092fa <__multadd+0x7e>
 80092b6:	68a3      	ldr	r3, [r4, #8]
 80092b8:	42ab      	cmp	r3, r5
 80092ba:	dc19      	bgt.n	80092f0 <__multadd+0x74>
 80092bc:	6861      	ldr	r1, [r4, #4]
 80092be:	4638      	mov	r0, r7
 80092c0:	3101      	adds	r1, #1
 80092c2:	f7ff ff79 	bl	80091b8 <_Balloc>
 80092c6:	4680      	mov	r8, r0
 80092c8:	b928      	cbnz	r0, 80092d6 <__multadd+0x5a>
 80092ca:	4602      	mov	r2, r0
 80092cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009300 <__multadd+0x84>)
 80092ce:	480d      	ldr	r0, [pc, #52]	@ (8009304 <__multadd+0x88>)
 80092d0:	21ba      	movs	r1, #186	@ 0xba
 80092d2:	f000 fe6f 	bl	8009fb4 <__assert_func>
 80092d6:	6922      	ldr	r2, [r4, #16]
 80092d8:	3202      	adds	r2, #2
 80092da:	f104 010c 	add.w	r1, r4, #12
 80092de:	0092      	lsls	r2, r2, #2
 80092e0:	300c      	adds	r0, #12
 80092e2:	f7ff f80e 	bl	8008302 <memcpy>
 80092e6:	4621      	mov	r1, r4
 80092e8:	4638      	mov	r0, r7
 80092ea:	f7ff ffa5 	bl	8009238 <_Bfree>
 80092ee:	4644      	mov	r4, r8
 80092f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092f4:	3501      	adds	r5, #1
 80092f6:	615e      	str	r6, [r3, #20]
 80092f8:	6125      	str	r5, [r4, #16]
 80092fa:	4620      	mov	r0, r4
 80092fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009300:	0800a468 	.word	0x0800a468
 8009304:	0800a479 	.word	0x0800a479

08009308 <__hi0bits>:
 8009308:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800930c:	4603      	mov	r3, r0
 800930e:	bf36      	itet	cc
 8009310:	0403      	lslcc	r3, r0, #16
 8009312:	2000      	movcs	r0, #0
 8009314:	2010      	movcc	r0, #16
 8009316:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800931a:	bf3c      	itt	cc
 800931c:	021b      	lslcc	r3, r3, #8
 800931e:	3008      	addcc	r0, #8
 8009320:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009324:	bf3c      	itt	cc
 8009326:	011b      	lslcc	r3, r3, #4
 8009328:	3004      	addcc	r0, #4
 800932a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800932e:	bf3c      	itt	cc
 8009330:	009b      	lslcc	r3, r3, #2
 8009332:	3002      	addcc	r0, #2
 8009334:	2b00      	cmp	r3, #0
 8009336:	db05      	blt.n	8009344 <__hi0bits+0x3c>
 8009338:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800933c:	f100 0001 	add.w	r0, r0, #1
 8009340:	bf08      	it	eq
 8009342:	2020      	moveq	r0, #32
 8009344:	4770      	bx	lr

08009346 <__lo0bits>:
 8009346:	6803      	ldr	r3, [r0, #0]
 8009348:	4602      	mov	r2, r0
 800934a:	f013 0007 	ands.w	r0, r3, #7
 800934e:	d00b      	beq.n	8009368 <__lo0bits+0x22>
 8009350:	07d9      	lsls	r1, r3, #31
 8009352:	d421      	bmi.n	8009398 <__lo0bits+0x52>
 8009354:	0798      	lsls	r0, r3, #30
 8009356:	bf49      	itett	mi
 8009358:	085b      	lsrmi	r3, r3, #1
 800935a:	089b      	lsrpl	r3, r3, #2
 800935c:	2001      	movmi	r0, #1
 800935e:	6013      	strmi	r3, [r2, #0]
 8009360:	bf5c      	itt	pl
 8009362:	6013      	strpl	r3, [r2, #0]
 8009364:	2002      	movpl	r0, #2
 8009366:	4770      	bx	lr
 8009368:	b299      	uxth	r1, r3
 800936a:	b909      	cbnz	r1, 8009370 <__lo0bits+0x2a>
 800936c:	0c1b      	lsrs	r3, r3, #16
 800936e:	2010      	movs	r0, #16
 8009370:	b2d9      	uxtb	r1, r3
 8009372:	b909      	cbnz	r1, 8009378 <__lo0bits+0x32>
 8009374:	3008      	adds	r0, #8
 8009376:	0a1b      	lsrs	r3, r3, #8
 8009378:	0719      	lsls	r1, r3, #28
 800937a:	bf04      	itt	eq
 800937c:	091b      	lsreq	r3, r3, #4
 800937e:	3004      	addeq	r0, #4
 8009380:	0799      	lsls	r1, r3, #30
 8009382:	bf04      	itt	eq
 8009384:	089b      	lsreq	r3, r3, #2
 8009386:	3002      	addeq	r0, #2
 8009388:	07d9      	lsls	r1, r3, #31
 800938a:	d403      	bmi.n	8009394 <__lo0bits+0x4e>
 800938c:	085b      	lsrs	r3, r3, #1
 800938e:	f100 0001 	add.w	r0, r0, #1
 8009392:	d003      	beq.n	800939c <__lo0bits+0x56>
 8009394:	6013      	str	r3, [r2, #0]
 8009396:	4770      	bx	lr
 8009398:	2000      	movs	r0, #0
 800939a:	4770      	bx	lr
 800939c:	2020      	movs	r0, #32
 800939e:	4770      	bx	lr

080093a0 <__i2b>:
 80093a0:	b510      	push	{r4, lr}
 80093a2:	460c      	mov	r4, r1
 80093a4:	2101      	movs	r1, #1
 80093a6:	f7ff ff07 	bl	80091b8 <_Balloc>
 80093aa:	4602      	mov	r2, r0
 80093ac:	b928      	cbnz	r0, 80093ba <__i2b+0x1a>
 80093ae:	4b05      	ldr	r3, [pc, #20]	@ (80093c4 <__i2b+0x24>)
 80093b0:	4805      	ldr	r0, [pc, #20]	@ (80093c8 <__i2b+0x28>)
 80093b2:	f240 1145 	movw	r1, #325	@ 0x145
 80093b6:	f000 fdfd 	bl	8009fb4 <__assert_func>
 80093ba:	2301      	movs	r3, #1
 80093bc:	6144      	str	r4, [r0, #20]
 80093be:	6103      	str	r3, [r0, #16]
 80093c0:	bd10      	pop	{r4, pc}
 80093c2:	bf00      	nop
 80093c4:	0800a468 	.word	0x0800a468
 80093c8:	0800a479 	.word	0x0800a479

080093cc <__multiply>:
 80093cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d0:	4614      	mov	r4, r2
 80093d2:	690a      	ldr	r2, [r1, #16]
 80093d4:	6923      	ldr	r3, [r4, #16]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	bfa8      	it	ge
 80093da:	4623      	movge	r3, r4
 80093dc:	460f      	mov	r7, r1
 80093de:	bfa4      	itt	ge
 80093e0:	460c      	movge	r4, r1
 80093e2:	461f      	movge	r7, r3
 80093e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80093e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80093ec:	68a3      	ldr	r3, [r4, #8]
 80093ee:	6861      	ldr	r1, [r4, #4]
 80093f0:	eb0a 0609 	add.w	r6, sl, r9
 80093f4:	42b3      	cmp	r3, r6
 80093f6:	b085      	sub	sp, #20
 80093f8:	bfb8      	it	lt
 80093fa:	3101      	addlt	r1, #1
 80093fc:	f7ff fedc 	bl	80091b8 <_Balloc>
 8009400:	b930      	cbnz	r0, 8009410 <__multiply+0x44>
 8009402:	4602      	mov	r2, r0
 8009404:	4b44      	ldr	r3, [pc, #272]	@ (8009518 <__multiply+0x14c>)
 8009406:	4845      	ldr	r0, [pc, #276]	@ (800951c <__multiply+0x150>)
 8009408:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800940c:	f000 fdd2 	bl	8009fb4 <__assert_func>
 8009410:	f100 0514 	add.w	r5, r0, #20
 8009414:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009418:	462b      	mov	r3, r5
 800941a:	2200      	movs	r2, #0
 800941c:	4543      	cmp	r3, r8
 800941e:	d321      	bcc.n	8009464 <__multiply+0x98>
 8009420:	f107 0114 	add.w	r1, r7, #20
 8009424:	f104 0214 	add.w	r2, r4, #20
 8009428:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800942c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009430:	9302      	str	r3, [sp, #8]
 8009432:	1b13      	subs	r3, r2, r4
 8009434:	3b15      	subs	r3, #21
 8009436:	f023 0303 	bic.w	r3, r3, #3
 800943a:	3304      	adds	r3, #4
 800943c:	f104 0715 	add.w	r7, r4, #21
 8009440:	42ba      	cmp	r2, r7
 8009442:	bf38      	it	cc
 8009444:	2304      	movcc	r3, #4
 8009446:	9301      	str	r3, [sp, #4]
 8009448:	9b02      	ldr	r3, [sp, #8]
 800944a:	9103      	str	r1, [sp, #12]
 800944c:	428b      	cmp	r3, r1
 800944e:	d80c      	bhi.n	800946a <__multiply+0x9e>
 8009450:	2e00      	cmp	r6, #0
 8009452:	dd03      	ble.n	800945c <__multiply+0x90>
 8009454:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009458:	2b00      	cmp	r3, #0
 800945a:	d05b      	beq.n	8009514 <__multiply+0x148>
 800945c:	6106      	str	r6, [r0, #16]
 800945e:	b005      	add	sp, #20
 8009460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009464:	f843 2b04 	str.w	r2, [r3], #4
 8009468:	e7d8      	b.n	800941c <__multiply+0x50>
 800946a:	f8b1 a000 	ldrh.w	sl, [r1]
 800946e:	f1ba 0f00 	cmp.w	sl, #0
 8009472:	d024      	beq.n	80094be <__multiply+0xf2>
 8009474:	f104 0e14 	add.w	lr, r4, #20
 8009478:	46a9      	mov	r9, r5
 800947a:	f04f 0c00 	mov.w	ip, #0
 800947e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009482:	f8d9 3000 	ldr.w	r3, [r9]
 8009486:	fa1f fb87 	uxth.w	fp, r7
 800948a:	b29b      	uxth	r3, r3
 800948c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009490:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009494:	f8d9 7000 	ldr.w	r7, [r9]
 8009498:	4463      	add	r3, ip
 800949a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800949e:	fb0a c70b 	mla	r7, sl, fp, ip
 80094a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80094ac:	4572      	cmp	r2, lr
 80094ae:	f849 3b04 	str.w	r3, [r9], #4
 80094b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80094b6:	d8e2      	bhi.n	800947e <__multiply+0xb2>
 80094b8:	9b01      	ldr	r3, [sp, #4]
 80094ba:	f845 c003 	str.w	ip, [r5, r3]
 80094be:	9b03      	ldr	r3, [sp, #12]
 80094c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80094c4:	3104      	adds	r1, #4
 80094c6:	f1b9 0f00 	cmp.w	r9, #0
 80094ca:	d021      	beq.n	8009510 <__multiply+0x144>
 80094cc:	682b      	ldr	r3, [r5, #0]
 80094ce:	f104 0c14 	add.w	ip, r4, #20
 80094d2:	46ae      	mov	lr, r5
 80094d4:	f04f 0a00 	mov.w	sl, #0
 80094d8:	f8bc b000 	ldrh.w	fp, [ip]
 80094dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80094e0:	fb09 770b 	mla	r7, r9, fp, r7
 80094e4:	4457      	add	r7, sl
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80094ec:	f84e 3b04 	str.w	r3, [lr], #4
 80094f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80094f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094f8:	f8be 3000 	ldrh.w	r3, [lr]
 80094fc:	fb09 330a 	mla	r3, r9, sl, r3
 8009500:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009504:	4562      	cmp	r2, ip
 8009506:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800950a:	d8e5      	bhi.n	80094d8 <__multiply+0x10c>
 800950c:	9f01      	ldr	r7, [sp, #4]
 800950e:	51eb      	str	r3, [r5, r7]
 8009510:	3504      	adds	r5, #4
 8009512:	e799      	b.n	8009448 <__multiply+0x7c>
 8009514:	3e01      	subs	r6, #1
 8009516:	e79b      	b.n	8009450 <__multiply+0x84>
 8009518:	0800a468 	.word	0x0800a468
 800951c:	0800a479 	.word	0x0800a479

08009520 <__pow5mult>:
 8009520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009524:	4615      	mov	r5, r2
 8009526:	f012 0203 	ands.w	r2, r2, #3
 800952a:	4607      	mov	r7, r0
 800952c:	460e      	mov	r6, r1
 800952e:	d007      	beq.n	8009540 <__pow5mult+0x20>
 8009530:	4c25      	ldr	r4, [pc, #148]	@ (80095c8 <__pow5mult+0xa8>)
 8009532:	3a01      	subs	r2, #1
 8009534:	2300      	movs	r3, #0
 8009536:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800953a:	f7ff fe9f 	bl	800927c <__multadd>
 800953e:	4606      	mov	r6, r0
 8009540:	10ad      	asrs	r5, r5, #2
 8009542:	d03d      	beq.n	80095c0 <__pow5mult+0xa0>
 8009544:	69fc      	ldr	r4, [r7, #28]
 8009546:	b97c      	cbnz	r4, 8009568 <__pow5mult+0x48>
 8009548:	2010      	movs	r0, #16
 800954a:	f7ff fd7f 	bl	800904c <malloc>
 800954e:	4602      	mov	r2, r0
 8009550:	61f8      	str	r0, [r7, #28]
 8009552:	b928      	cbnz	r0, 8009560 <__pow5mult+0x40>
 8009554:	4b1d      	ldr	r3, [pc, #116]	@ (80095cc <__pow5mult+0xac>)
 8009556:	481e      	ldr	r0, [pc, #120]	@ (80095d0 <__pow5mult+0xb0>)
 8009558:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800955c:	f000 fd2a 	bl	8009fb4 <__assert_func>
 8009560:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009564:	6004      	str	r4, [r0, #0]
 8009566:	60c4      	str	r4, [r0, #12]
 8009568:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800956c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009570:	b94c      	cbnz	r4, 8009586 <__pow5mult+0x66>
 8009572:	f240 2171 	movw	r1, #625	@ 0x271
 8009576:	4638      	mov	r0, r7
 8009578:	f7ff ff12 	bl	80093a0 <__i2b>
 800957c:	2300      	movs	r3, #0
 800957e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009582:	4604      	mov	r4, r0
 8009584:	6003      	str	r3, [r0, #0]
 8009586:	f04f 0900 	mov.w	r9, #0
 800958a:	07eb      	lsls	r3, r5, #31
 800958c:	d50a      	bpl.n	80095a4 <__pow5mult+0x84>
 800958e:	4631      	mov	r1, r6
 8009590:	4622      	mov	r2, r4
 8009592:	4638      	mov	r0, r7
 8009594:	f7ff ff1a 	bl	80093cc <__multiply>
 8009598:	4631      	mov	r1, r6
 800959a:	4680      	mov	r8, r0
 800959c:	4638      	mov	r0, r7
 800959e:	f7ff fe4b 	bl	8009238 <_Bfree>
 80095a2:	4646      	mov	r6, r8
 80095a4:	106d      	asrs	r5, r5, #1
 80095a6:	d00b      	beq.n	80095c0 <__pow5mult+0xa0>
 80095a8:	6820      	ldr	r0, [r4, #0]
 80095aa:	b938      	cbnz	r0, 80095bc <__pow5mult+0x9c>
 80095ac:	4622      	mov	r2, r4
 80095ae:	4621      	mov	r1, r4
 80095b0:	4638      	mov	r0, r7
 80095b2:	f7ff ff0b 	bl	80093cc <__multiply>
 80095b6:	6020      	str	r0, [r4, #0]
 80095b8:	f8c0 9000 	str.w	r9, [r0]
 80095bc:	4604      	mov	r4, r0
 80095be:	e7e4      	b.n	800958a <__pow5mult+0x6a>
 80095c0:	4630      	mov	r0, r6
 80095c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095c6:	bf00      	nop
 80095c8:	0800a4d4 	.word	0x0800a4d4
 80095cc:	0800a3f9 	.word	0x0800a3f9
 80095d0:	0800a479 	.word	0x0800a479

080095d4 <__lshift>:
 80095d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095d8:	460c      	mov	r4, r1
 80095da:	6849      	ldr	r1, [r1, #4]
 80095dc:	6923      	ldr	r3, [r4, #16]
 80095de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095e2:	68a3      	ldr	r3, [r4, #8]
 80095e4:	4607      	mov	r7, r0
 80095e6:	4691      	mov	r9, r2
 80095e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095ec:	f108 0601 	add.w	r6, r8, #1
 80095f0:	42b3      	cmp	r3, r6
 80095f2:	db0b      	blt.n	800960c <__lshift+0x38>
 80095f4:	4638      	mov	r0, r7
 80095f6:	f7ff fddf 	bl	80091b8 <_Balloc>
 80095fa:	4605      	mov	r5, r0
 80095fc:	b948      	cbnz	r0, 8009612 <__lshift+0x3e>
 80095fe:	4602      	mov	r2, r0
 8009600:	4b28      	ldr	r3, [pc, #160]	@ (80096a4 <__lshift+0xd0>)
 8009602:	4829      	ldr	r0, [pc, #164]	@ (80096a8 <__lshift+0xd4>)
 8009604:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009608:	f000 fcd4 	bl	8009fb4 <__assert_func>
 800960c:	3101      	adds	r1, #1
 800960e:	005b      	lsls	r3, r3, #1
 8009610:	e7ee      	b.n	80095f0 <__lshift+0x1c>
 8009612:	2300      	movs	r3, #0
 8009614:	f100 0114 	add.w	r1, r0, #20
 8009618:	f100 0210 	add.w	r2, r0, #16
 800961c:	4618      	mov	r0, r3
 800961e:	4553      	cmp	r3, sl
 8009620:	db33      	blt.n	800968a <__lshift+0xb6>
 8009622:	6920      	ldr	r0, [r4, #16]
 8009624:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009628:	f104 0314 	add.w	r3, r4, #20
 800962c:	f019 091f 	ands.w	r9, r9, #31
 8009630:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009634:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009638:	d02b      	beq.n	8009692 <__lshift+0xbe>
 800963a:	f1c9 0e20 	rsb	lr, r9, #32
 800963e:	468a      	mov	sl, r1
 8009640:	2200      	movs	r2, #0
 8009642:	6818      	ldr	r0, [r3, #0]
 8009644:	fa00 f009 	lsl.w	r0, r0, r9
 8009648:	4310      	orrs	r0, r2
 800964a:	f84a 0b04 	str.w	r0, [sl], #4
 800964e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009652:	459c      	cmp	ip, r3
 8009654:	fa22 f20e 	lsr.w	r2, r2, lr
 8009658:	d8f3      	bhi.n	8009642 <__lshift+0x6e>
 800965a:	ebac 0304 	sub.w	r3, ip, r4
 800965e:	3b15      	subs	r3, #21
 8009660:	f023 0303 	bic.w	r3, r3, #3
 8009664:	3304      	adds	r3, #4
 8009666:	f104 0015 	add.w	r0, r4, #21
 800966a:	4584      	cmp	ip, r0
 800966c:	bf38      	it	cc
 800966e:	2304      	movcc	r3, #4
 8009670:	50ca      	str	r2, [r1, r3]
 8009672:	b10a      	cbz	r2, 8009678 <__lshift+0xa4>
 8009674:	f108 0602 	add.w	r6, r8, #2
 8009678:	3e01      	subs	r6, #1
 800967a:	4638      	mov	r0, r7
 800967c:	612e      	str	r6, [r5, #16]
 800967e:	4621      	mov	r1, r4
 8009680:	f7ff fdda 	bl	8009238 <_Bfree>
 8009684:	4628      	mov	r0, r5
 8009686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800968a:	f842 0f04 	str.w	r0, [r2, #4]!
 800968e:	3301      	adds	r3, #1
 8009690:	e7c5      	b.n	800961e <__lshift+0x4a>
 8009692:	3904      	subs	r1, #4
 8009694:	f853 2b04 	ldr.w	r2, [r3], #4
 8009698:	f841 2f04 	str.w	r2, [r1, #4]!
 800969c:	459c      	cmp	ip, r3
 800969e:	d8f9      	bhi.n	8009694 <__lshift+0xc0>
 80096a0:	e7ea      	b.n	8009678 <__lshift+0xa4>
 80096a2:	bf00      	nop
 80096a4:	0800a468 	.word	0x0800a468
 80096a8:	0800a479 	.word	0x0800a479

080096ac <__mcmp>:
 80096ac:	690a      	ldr	r2, [r1, #16]
 80096ae:	4603      	mov	r3, r0
 80096b0:	6900      	ldr	r0, [r0, #16]
 80096b2:	1a80      	subs	r0, r0, r2
 80096b4:	b530      	push	{r4, r5, lr}
 80096b6:	d10e      	bne.n	80096d6 <__mcmp+0x2a>
 80096b8:	3314      	adds	r3, #20
 80096ba:	3114      	adds	r1, #20
 80096bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80096c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80096c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096cc:	4295      	cmp	r5, r2
 80096ce:	d003      	beq.n	80096d8 <__mcmp+0x2c>
 80096d0:	d205      	bcs.n	80096de <__mcmp+0x32>
 80096d2:	f04f 30ff 	mov.w	r0, #4294967295
 80096d6:	bd30      	pop	{r4, r5, pc}
 80096d8:	42a3      	cmp	r3, r4
 80096da:	d3f3      	bcc.n	80096c4 <__mcmp+0x18>
 80096dc:	e7fb      	b.n	80096d6 <__mcmp+0x2a>
 80096de:	2001      	movs	r0, #1
 80096e0:	e7f9      	b.n	80096d6 <__mcmp+0x2a>
	...

080096e4 <__mdiff>:
 80096e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e8:	4689      	mov	r9, r1
 80096ea:	4606      	mov	r6, r0
 80096ec:	4611      	mov	r1, r2
 80096ee:	4648      	mov	r0, r9
 80096f0:	4614      	mov	r4, r2
 80096f2:	f7ff ffdb 	bl	80096ac <__mcmp>
 80096f6:	1e05      	subs	r5, r0, #0
 80096f8:	d112      	bne.n	8009720 <__mdiff+0x3c>
 80096fa:	4629      	mov	r1, r5
 80096fc:	4630      	mov	r0, r6
 80096fe:	f7ff fd5b 	bl	80091b8 <_Balloc>
 8009702:	4602      	mov	r2, r0
 8009704:	b928      	cbnz	r0, 8009712 <__mdiff+0x2e>
 8009706:	4b3f      	ldr	r3, [pc, #252]	@ (8009804 <__mdiff+0x120>)
 8009708:	f240 2137 	movw	r1, #567	@ 0x237
 800970c:	483e      	ldr	r0, [pc, #248]	@ (8009808 <__mdiff+0x124>)
 800970e:	f000 fc51 	bl	8009fb4 <__assert_func>
 8009712:	2301      	movs	r3, #1
 8009714:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009718:	4610      	mov	r0, r2
 800971a:	b003      	add	sp, #12
 800971c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009720:	bfbc      	itt	lt
 8009722:	464b      	movlt	r3, r9
 8009724:	46a1      	movlt	r9, r4
 8009726:	4630      	mov	r0, r6
 8009728:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800972c:	bfba      	itte	lt
 800972e:	461c      	movlt	r4, r3
 8009730:	2501      	movlt	r5, #1
 8009732:	2500      	movge	r5, #0
 8009734:	f7ff fd40 	bl	80091b8 <_Balloc>
 8009738:	4602      	mov	r2, r0
 800973a:	b918      	cbnz	r0, 8009744 <__mdiff+0x60>
 800973c:	4b31      	ldr	r3, [pc, #196]	@ (8009804 <__mdiff+0x120>)
 800973e:	f240 2145 	movw	r1, #581	@ 0x245
 8009742:	e7e3      	b.n	800970c <__mdiff+0x28>
 8009744:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009748:	6926      	ldr	r6, [r4, #16]
 800974a:	60c5      	str	r5, [r0, #12]
 800974c:	f109 0310 	add.w	r3, r9, #16
 8009750:	f109 0514 	add.w	r5, r9, #20
 8009754:	f104 0e14 	add.w	lr, r4, #20
 8009758:	f100 0b14 	add.w	fp, r0, #20
 800975c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009760:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009764:	9301      	str	r3, [sp, #4]
 8009766:	46d9      	mov	r9, fp
 8009768:	f04f 0c00 	mov.w	ip, #0
 800976c:	9b01      	ldr	r3, [sp, #4]
 800976e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009772:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009776:	9301      	str	r3, [sp, #4]
 8009778:	fa1f f38a 	uxth.w	r3, sl
 800977c:	4619      	mov	r1, r3
 800977e:	b283      	uxth	r3, r0
 8009780:	1acb      	subs	r3, r1, r3
 8009782:	0c00      	lsrs	r0, r0, #16
 8009784:	4463      	add	r3, ip
 8009786:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800978a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800978e:	b29b      	uxth	r3, r3
 8009790:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009794:	4576      	cmp	r6, lr
 8009796:	f849 3b04 	str.w	r3, [r9], #4
 800979a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800979e:	d8e5      	bhi.n	800976c <__mdiff+0x88>
 80097a0:	1b33      	subs	r3, r6, r4
 80097a2:	3b15      	subs	r3, #21
 80097a4:	f023 0303 	bic.w	r3, r3, #3
 80097a8:	3415      	adds	r4, #21
 80097aa:	3304      	adds	r3, #4
 80097ac:	42a6      	cmp	r6, r4
 80097ae:	bf38      	it	cc
 80097b0:	2304      	movcc	r3, #4
 80097b2:	441d      	add	r5, r3
 80097b4:	445b      	add	r3, fp
 80097b6:	461e      	mov	r6, r3
 80097b8:	462c      	mov	r4, r5
 80097ba:	4544      	cmp	r4, r8
 80097bc:	d30e      	bcc.n	80097dc <__mdiff+0xf8>
 80097be:	f108 0103 	add.w	r1, r8, #3
 80097c2:	1b49      	subs	r1, r1, r5
 80097c4:	f021 0103 	bic.w	r1, r1, #3
 80097c8:	3d03      	subs	r5, #3
 80097ca:	45a8      	cmp	r8, r5
 80097cc:	bf38      	it	cc
 80097ce:	2100      	movcc	r1, #0
 80097d0:	440b      	add	r3, r1
 80097d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097d6:	b191      	cbz	r1, 80097fe <__mdiff+0x11a>
 80097d8:	6117      	str	r7, [r2, #16]
 80097da:	e79d      	b.n	8009718 <__mdiff+0x34>
 80097dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80097e0:	46e6      	mov	lr, ip
 80097e2:	0c08      	lsrs	r0, r1, #16
 80097e4:	fa1c fc81 	uxtah	ip, ip, r1
 80097e8:	4471      	add	r1, lr
 80097ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80097ee:	b289      	uxth	r1, r1
 80097f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80097f4:	f846 1b04 	str.w	r1, [r6], #4
 80097f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80097fc:	e7dd      	b.n	80097ba <__mdiff+0xd6>
 80097fe:	3f01      	subs	r7, #1
 8009800:	e7e7      	b.n	80097d2 <__mdiff+0xee>
 8009802:	bf00      	nop
 8009804:	0800a468 	.word	0x0800a468
 8009808:	0800a479 	.word	0x0800a479

0800980c <__d2b>:
 800980c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009810:	460f      	mov	r7, r1
 8009812:	2101      	movs	r1, #1
 8009814:	ec59 8b10 	vmov	r8, r9, d0
 8009818:	4616      	mov	r6, r2
 800981a:	f7ff fccd 	bl	80091b8 <_Balloc>
 800981e:	4604      	mov	r4, r0
 8009820:	b930      	cbnz	r0, 8009830 <__d2b+0x24>
 8009822:	4602      	mov	r2, r0
 8009824:	4b23      	ldr	r3, [pc, #140]	@ (80098b4 <__d2b+0xa8>)
 8009826:	4824      	ldr	r0, [pc, #144]	@ (80098b8 <__d2b+0xac>)
 8009828:	f240 310f 	movw	r1, #783	@ 0x30f
 800982c:	f000 fbc2 	bl	8009fb4 <__assert_func>
 8009830:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009834:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009838:	b10d      	cbz	r5, 800983e <__d2b+0x32>
 800983a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800983e:	9301      	str	r3, [sp, #4]
 8009840:	f1b8 0300 	subs.w	r3, r8, #0
 8009844:	d023      	beq.n	800988e <__d2b+0x82>
 8009846:	4668      	mov	r0, sp
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	f7ff fd7c 	bl	8009346 <__lo0bits>
 800984e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009852:	b1d0      	cbz	r0, 800988a <__d2b+0x7e>
 8009854:	f1c0 0320 	rsb	r3, r0, #32
 8009858:	fa02 f303 	lsl.w	r3, r2, r3
 800985c:	430b      	orrs	r3, r1
 800985e:	40c2      	lsrs	r2, r0
 8009860:	6163      	str	r3, [r4, #20]
 8009862:	9201      	str	r2, [sp, #4]
 8009864:	9b01      	ldr	r3, [sp, #4]
 8009866:	61a3      	str	r3, [r4, #24]
 8009868:	2b00      	cmp	r3, #0
 800986a:	bf0c      	ite	eq
 800986c:	2201      	moveq	r2, #1
 800986e:	2202      	movne	r2, #2
 8009870:	6122      	str	r2, [r4, #16]
 8009872:	b1a5      	cbz	r5, 800989e <__d2b+0x92>
 8009874:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009878:	4405      	add	r5, r0
 800987a:	603d      	str	r5, [r7, #0]
 800987c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009880:	6030      	str	r0, [r6, #0]
 8009882:	4620      	mov	r0, r4
 8009884:	b003      	add	sp, #12
 8009886:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800988a:	6161      	str	r1, [r4, #20]
 800988c:	e7ea      	b.n	8009864 <__d2b+0x58>
 800988e:	a801      	add	r0, sp, #4
 8009890:	f7ff fd59 	bl	8009346 <__lo0bits>
 8009894:	9b01      	ldr	r3, [sp, #4]
 8009896:	6163      	str	r3, [r4, #20]
 8009898:	3020      	adds	r0, #32
 800989a:	2201      	movs	r2, #1
 800989c:	e7e8      	b.n	8009870 <__d2b+0x64>
 800989e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80098a6:	6038      	str	r0, [r7, #0]
 80098a8:	6918      	ldr	r0, [r3, #16]
 80098aa:	f7ff fd2d 	bl	8009308 <__hi0bits>
 80098ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098b2:	e7e5      	b.n	8009880 <__d2b+0x74>
 80098b4:	0800a468 	.word	0x0800a468
 80098b8:	0800a479 	.word	0x0800a479

080098bc <__ssputs_r>:
 80098bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c0:	688e      	ldr	r6, [r1, #8]
 80098c2:	461f      	mov	r7, r3
 80098c4:	42be      	cmp	r6, r7
 80098c6:	680b      	ldr	r3, [r1, #0]
 80098c8:	4682      	mov	sl, r0
 80098ca:	460c      	mov	r4, r1
 80098cc:	4690      	mov	r8, r2
 80098ce:	d82d      	bhi.n	800992c <__ssputs_r+0x70>
 80098d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80098d8:	d026      	beq.n	8009928 <__ssputs_r+0x6c>
 80098da:	6965      	ldr	r5, [r4, #20]
 80098dc:	6909      	ldr	r1, [r1, #16]
 80098de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098e2:	eba3 0901 	sub.w	r9, r3, r1
 80098e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80098ea:	1c7b      	adds	r3, r7, #1
 80098ec:	444b      	add	r3, r9
 80098ee:	106d      	asrs	r5, r5, #1
 80098f0:	429d      	cmp	r5, r3
 80098f2:	bf38      	it	cc
 80098f4:	461d      	movcc	r5, r3
 80098f6:	0553      	lsls	r3, r2, #21
 80098f8:	d527      	bpl.n	800994a <__ssputs_r+0x8e>
 80098fa:	4629      	mov	r1, r5
 80098fc:	f7ff fbd0 	bl	80090a0 <_malloc_r>
 8009900:	4606      	mov	r6, r0
 8009902:	b360      	cbz	r0, 800995e <__ssputs_r+0xa2>
 8009904:	6921      	ldr	r1, [r4, #16]
 8009906:	464a      	mov	r2, r9
 8009908:	f7fe fcfb 	bl	8008302 <memcpy>
 800990c:	89a3      	ldrh	r3, [r4, #12]
 800990e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009916:	81a3      	strh	r3, [r4, #12]
 8009918:	6126      	str	r6, [r4, #16]
 800991a:	6165      	str	r5, [r4, #20]
 800991c:	444e      	add	r6, r9
 800991e:	eba5 0509 	sub.w	r5, r5, r9
 8009922:	6026      	str	r6, [r4, #0]
 8009924:	60a5      	str	r5, [r4, #8]
 8009926:	463e      	mov	r6, r7
 8009928:	42be      	cmp	r6, r7
 800992a:	d900      	bls.n	800992e <__ssputs_r+0x72>
 800992c:	463e      	mov	r6, r7
 800992e:	6820      	ldr	r0, [r4, #0]
 8009930:	4632      	mov	r2, r6
 8009932:	4641      	mov	r1, r8
 8009934:	f000 faf2 	bl	8009f1c <memmove>
 8009938:	68a3      	ldr	r3, [r4, #8]
 800993a:	1b9b      	subs	r3, r3, r6
 800993c:	60a3      	str	r3, [r4, #8]
 800993e:	6823      	ldr	r3, [r4, #0]
 8009940:	4433      	add	r3, r6
 8009942:	6023      	str	r3, [r4, #0]
 8009944:	2000      	movs	r0, #0
 8009946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800994a:	462a      	mov	r2, r5
 800994c:	f000 fb76 	bl	800a03c <_realloc_r>
 8009950:	4606      	mov	r6, r0
 8009952:	2800      	cmp	r0, #0
 8009954:	d1e0      	bne.n	8009918 <__ssputs_r+0x5c>
 8009956:	6921      	ldr	r1, [r4, #16]
 8009958:	4650      	mov	r0, sl
 800995a:	f7ff fb2d 	bl	8008fb8 <_free_r>
 800995e:	230c      	movs	r3, #12
 8009960:	f8ca 3000 	str.w	r3, [sl]
 8009964:	89a3      	ldrh	r3, [r4, #12]
 8009966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800996a:	81a3      	strh	r3, [r4, #12]
 800996c:	f04f 30ff 	mov.w	r0, #4294967295
 8009970:	e7e9      	b.n	8009946 <__ssputs_r+0x8a>
	...

08009974 <_svfiprintf_r>:
 8009974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009978:	4698      	mov	r8, r3
 800997a:	898b      	ldrh	r3, [r1, #12]
 800997c:	061b      	lsls	r3, r3, #24
 800997e:	b09d      	sub	sp, #116	@ 0x74
 8009980:	4607      	mov	r7, r0
 8009982:	460d      	mov	r5, r1
 8009984:	4614      	mov	r4, r2
 8009986:	d510      	bpl.n	80099aa <_svfiprintf_r+0x36>
 8009988:	690b      	ldr	r3, [r1, #16]
 800998a:	b973      	cbnz	r3, 80099aa <_svfiprintf_r+0x36>
 800998c:	2140      	movs	r1, #64	@ 0x40
 800998e:	f7ff fb87 	bl	80090a0 <_malloc_r>
 8009992:	6028      	str	r0, [r5, #0]
 8009994:	6128      	str	r0, [r5, #16]
 8009996:	b930      	cbnz	r0, 80099a6 <_svfiprintf_r+0x32>
 8009998:	230c      	movs	r3, #12
 800999a:	603b      	str	r3, [r7, #0]
 800999c:	f04f 30ff 	mov.w	r0, #4294967295
 80099a0:	b01d      	add	sp, #116	@ 0x74
 80099a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a6:	2340      	movs	r3, #64	@ 0x40
 80099a8:	616b      	str	r3, [r5, #20]
 80099aa:	2300      	movs	r3, #0
 80099ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ae:	2320      	movs	r3, #32
 80099b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80099b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80099b8:	2330      	movs	r3, #48	@ 0x30
 80099ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009b58 <_svfiprintf_r+0x1e4>
 80099be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099c2:	f04f 0901 	mov.w	r9, #1
 80099c6:	4623      	mov	r3, r4
 80099c8:	469a      	mov	sl, r3
 80099ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ce:	b10a      	cbz	r2, 80099d4 <_svfiprintf_r+0x60>
 80099d0:	2a25      	cmp	r2, #37	@ 0x25
 80099d2:	d1f9      	bne.n	80099c8 <_svfiprintf_r+0x54>
 80099d4:	ebba 0b04 	subs.w	fp, sl, r4
 80099d8:	d00b      	beq.n	80099f2 <_svfiprintf_r+0x7e>
 80099da:	465b      	mov	r3, fp
 80099dc:	4622      	mov	r2, r4
 80099de:	4629      	mov	r1, r5
 80099e0:	4638      	mov	r0, r7
 80099e2:	f7ff ff6b 	bl	80098bc <__ssputs_r>
 80099e6:	3001      	adds	r0, #1
 80099e8:	f000 80a7 	beq.w	8009b3a <_svfiprintf_r+0x1c6>
 80099ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099ee:	445a      	add	r2, fp
 80099f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80099f2:	f89a 3000 	ldrb.w	r3, [sl]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	f000 809f 	beq.w	8009b3a <_svfiprintf_r+0x1c6>
 80099fc:	2300      	movs	r3, #0
 80099fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009a02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a06:	f10a 0a01 	add.w	sl, sl, #1
 8009a0a:	9304      	str	r3, [sp, #16]
 8009a0c:	9307      	str	r3, [sp, #28]
 8009a0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a12:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a14:	4654      	mov	r4, sl
 8009a16:	2205      	movs	r2, #5
 8009a18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a1c:	484e      	ldr	r0, [pc, #312]	@ (8009b58 <_svfiprintf_r+0x1e4>)
 8009a1e:	f7f6 fbdf 	bl	80001e0 <memchr>
 8009a22:	9a04      	ldr	r2, [sp, #16]
 8009a24:	b9d8      	cbnz	r0, 8009a5e <_svfiprintf_r+0xea>
 8009a26:	06d0      	lsls	r0, r2, #27
 8009a28:	bf44      	itt	mi
 8009a2a:	2320      	movmi	r3, #32
 8009a2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a30:	0711      	lsls	r1, r2, #28
 8009a32:	bf44      	itt	mi
 8009a34:	232b      	movmi	r3, #43	@ 0x2b
 8009a36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a3a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a40:	d015      	beq.n	8009a6e <_svfiprintf_r+0xfa>
 8009a42:	9a07      	ldr	r2, [sp, #28]
 8009a44:	4654      	mov	r4, sl
 8009a46:	2000      	movs	r0, #0
 8009a48:	f04f 0c0a 	mov.w	ip, #10
 8009a4c:	4621      	mov	r1, r4
 8009a4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a52:	3b30      	subs	r3, #48	@ 0x30
 8009a54:	2b09      	cmp	r3, #9
 8009a56:	d94b      	bls.n	8009af0 <_svfiprintf_r+0x17c>
 8009a58:	b1b0      	cbz	r0, 8009a88 <_svfiprintf_r+0x114>
 8009a5a:	9207      	str	r2, [sp, #28]
 8009a5c:	e014      	b.n	8009a88 <_svfiprintf_r+0x114>
 8009a5e:	eba0 0308 	sub.w	r3, r0, r8
 8009a62:	fa09 f303 	lsl.w	r3, r9, r3
 8009a66:	4313      	orrs	r3, r2
 8009a68:	9304      	str	r3, [sp, #16]
 8009a6a:	46a2      	mov	sl, r4
 8009a6c:	e7d2      	b.n	8009a14 <_svfiprintf_r+0xa0>
 8009a6e:	9b03      	ldr	r3, [sp, #12]
 8009a70:	1d19      	adds	r1, r3, #4
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	9103      	str	r1, [sp, #12]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	bfbb      	ittet	lt
 8009a7a:	425b      	neglt	r3, r3
 8009a7c:	f042 0202 	orrlt.w	r2, r2, #2
 8009a80:	9307      	strge	r3, [sp, #28]
 8009a82:	9307      	strlt	r3, [sp, #28]
 8009a84:	bfb8      	it	lt
 8009a86:	9204      	strlt	r2, [sp, #16]
 8009a88:	7823      	ldrb	r3, [r4, #0]
 8009a8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a8c:	d10a      	bne.n	8009aa4 <_svfiprintf_r+0x130>
 8009a8e:	7863      	ldrb	r3, [r4, #1]
 8009a90:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a92:	d132      	bne.n	8009afa <_svfiprintf_r+0x186>
 8009a94:	9b03      	ldr	r3, [sp, #12]
 8009a96:	1d1a      	adds	r2, r3, #4
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	9203      	str	r2, [sp, #12]
 8009a9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009aa0:	3402      	adds	r4, #2
 8009aa2:	9305      	str	r3, [sp, #20]
 8009aa4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009b68 <_svfiprintf_r+0x1f4>
 8009aa8:	7821      	ldrb	r1, [r4, #0]
 8009aaa:	2203      	movs	r2, #3
 8009aac:	4650      	mov	r0, sl
 8009aae:	f7f6 fb97 	bl	80001e0 <memchr>
 8009ab2:	b138      	cbz	r0, 8009ac4 <_svfiprintf_r+0x150>
 8009ab4:	9b04      	ldr	r3, [sp, #16]
 8009ab6:	eba0 000a 	sub.w	r0, r0, sl
 8009aba:	2240      	movs	r2, #64	@ 0x40
 8009abc:	4082      	lsls	r2, r0
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	3401      	adds	r4, #1
 8009ac2:	9304      	str	r3, [sp, #16]
 8009ac4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ac8:	4824      	ldr	r0, [pc, #144]	@ (8009b5c <_svfiprintf_r+0x1e8>)
 8009aca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ace:	2206      	movs	r2, #6
 8009ad0:	f7f6 fb86 	bl	80001e0 <memchr>
 8009ad4:	2800      	cmp	r0, #0
 8009ad6:	d036      	beq.n	8009b46 <_svfiprintf_r+0x1d2>
 8009ad8:	4b21      	ldr	r3, [pc, #132]	@ (8009b60 <_svfiprintf_r+0x1ec>)
 8009ada:	bb1b      	cbnz	r3, 8009b24 <_svfiprintf_r+0x1b0>
 8009adc:	9b03      	ldr	r3, [sp, #12]
 8009ade:	3307      	adds	r3, #7
 8009ae0:	f023 0307 	bic.w	r3, r3, #7
 8009ae4:	3308      	adds	r3, #8
 8009ae6:	9303      	str	r3, [sp, #12]
 8009ae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aea:	4433      	add	r3, r6
 8009aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aee:	e76a      	b.n	80099c6 <_svfiprintf_r+0x52>
 8009af0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009af4:	460c      	mov	r4, r1
 8009af6:	2001      	movs	r0, #1
 8009af8:	e7a8      	b.n	8009a4c <_svfiprintf_r+0xd8>
 8009afa:	2300      	movs	r3, #0
 8009afc:	3401      	adds	r4, #1
 8009afe:	9305      	str	r3, [sp, #20]
 8009b00:	4619      	mov	r1, r3
 8009b02:	f04f 0c0a 	mov.w	ip, #10
 8009b06:	4620      	mov	r0, r4
 8009b08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b0c:	3a30      	subs	r2, #48	@ 0x30
 8009b0e:	2a09      	cmp	r2, #9
 8009b10:	d903      	bls.n	8009b1a <_svfiprintf_r+0x1a6>
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d0c6      	beq.n	8009aa4 <_svfiprintf_r+0x130>
 8009b16:	9105      	str	r1, [sp, #20]
 8009b18:	e7c4      	b.n	8009aa4 <_svfiprintf_r+0x130>
 8009b1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b1e:	4604      	mov	r4, r0
 8009b20:	2301      	movs	r3, #1
 8009b22:	e7f0      	b.n	8009b06 <_svfiprintf_r+0x192>
 8009b24:	ab03      	add	r3, sp, #12
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	462a      	mov	r2, r5
 8009b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8009b64 <_svfiprintf_r+0x1f0>)
 8009b2c:	a904      	add	r1, sp, #16
 8009b2e:	4638      	mov	r0, r7
 8009b30:	f7fd fcbe 	bl	80074b0 <_printf_float>
 8009b34:	1c42      	adds	r2, r0, #1
 8009b36:	4606      	mov	r6, r0
 8009b38:	d1d6      	bne.n	8009ae8 <_svfiprintf_r+0x174>
 8009b3a:	89ab      	ldrh	r3, [r5, #12]
 8009b3c:	065b      	lsls	r3, r3, #25
 8009b3e:	f53f af2d 	bmi.w	800999c <_svfiprintf_r+0x28>
 8009b42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b44:	e72c      	b.n	80099a0 <_svfiprintf_r+0x2c>
 8009b46:	ab03      	add	r3, sp, #12
 8009b48:	9300      	str	r3, [sp, #0]
 8009b4a:	462a      	mov	r2, r5
 8009b4c:	4b05      	ldr	r3, [pc, #20]	@ (8009b64 <_svfiprintf_r+0x1f0>)
 8009b4e:	a904      	add	r1, sp, #16
 8009b50:	4638      	mov	r0, r7
 8009b52:	f7fd ff45 	bl	80079e0 <_printf_i>
 8009b56:	e7ed      	b.n	8009b34 <_svfiprintf_r+0x1c0>
 8009b58:	0800a5d0 	.word	0x0800a5d0
 8009b5c:	0800a5da 	.word	0x0800a5da
 8009b60:	080074b1 	.word	0x080074b1
 8009b64:	080098bd 	.word	0x080098bd
 8009b68:	0800a5d6 	.word	0x0800a5d6

08009b6c <__sfputc_r>:
 8009b6c:	6893      	ldr	r3, [r2, #8]
 8009b6e:	3b01      	subs	r3, #1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	b410      	push	{r4}
 8009b74:	6093      	str	r3, [r2, #8]
 8009b76:	da08      	bge.n	8009b8a <__sfputc_r+0x1e>
 8009b78:	6994      	ldr	r4, [r2, #24]
 8009b7a:	42a3      	cmp	r3, r4
 8009b7c:	db01      	blt.n	8009b82 <__sfputc_r+0x16>
 8009b7e:	290a      	cmp	r1, #10
 8009b80:	d103      	bne.n	8009b8a <__sfputc_r+0x1e>
 8009b82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b86:	f7fe baa8 	b.w	80080da <__swbuf_r>
 8009b8a:	6813      	ldr	r3, [r2, #0]
 8009b8c:	1c58      	adds	r0, r3, #1
 8009b8e:	6010      	str	r0, [r2, #0]
 8009b90:	7019      	strb	r1, [r3, #0]
 8009b92:	4608      	mov	r0, r1
 8009b94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b98:	4770      	bx	lr

08009b9a <__sfputs_r>:
 8009b9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9c:	4606      	mov	r6, r0
 8009b9e:	460f      	mov	r7, r1
 8009ba0:	4614      	mov	r4, r2
 8009ba2:	18d5      	adds	r5, r2, r3
 8009ba4:	42ac      	cmp	r4, r5
 8009ba6:	d101      	bne.n	8009bac <__sfputs_r+0x12>
 8009ba8:	2000      	movs	r0, #0
 8009baa:	e007      	b.n	8009bbc <__sfputs_r+0x22>
 8009bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bb0:	463a      	mov	r2, r7
 8009bb2:	4630      	mov	r0, r6
 8009bb4:	f7ff ffda 	bl	8009b6c <__sfputc_r>
 8009bb8:	1c43      	adds	r3, r0, #1
 8009bba:	d1f3      	bne.n	8009ba4 <__sfputs_r+0xa>
 8009bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009bc0 <_vfiprintf_r>:
 8009bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc4:	460d      	mov	r5, r1
 8009bc6:	b09d      	sub	sp, #116	@ 0x74
 8009bc8:	4614      	mov	r4, r2
 8009bca:	4698      	mov	r8, r3
 8009bcc:	4606      	mov	r6, r0
 8009bce:	b118      	cbz	r0, 8009bd8 <_vfiprintf_r+0x18>
 8009bd0:	6a03      	ldr	r3, [r0, #32]
 8009bd2:	b90b      	cbnz	r3, 8009bd8 <_vfiprintf_r+0x18>
 8009bd4:	f7fe f970 	bl	8007eb8 <__sinit>
 8009bd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bda:	07d9      	lsls	r1, r3, #31
 8009bdc:	d405      	bmi.n	8009bea <_vfiprintf_r+0x2a>
 8009bde:	89ab      	ldrh	r3, [r5, #12]
 8009be0:	059a      	lsls	r2, r3, #22
 8009be2:	d402      	bmi.n	8009bea <_vfiprintf_r+0x2a>
 8009be4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009be6:	f7fe fb8a 	bl	80082fe <__retarget_lock_acquire_recursive>
 8009bea:	89ab      	ldrh	r3, [r5, #12]
 8009bec:	071b      	lsls	r3, r3, #28
 8009bee:	d501      	bpl.n	8009bf4 <_vfiprintf_r+0x34>
 8009bf0:	692b      	ldr	r3, [r5, #16]
 8009bf2:	b99b      	cbnz	r3, 8009c1c <_vfiprintf_r+0x5c>
 8009bf4:	4629      	mov	r1, r5
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	f7fe faae 	bl	8008158 <__swsetup_r>
 8009bfc:	b170      	cbz	r0, 8009c1c <_vfiprintf_r+0x5c>
 8009bfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c00:	07dc      	lsls	r4, r3, #31
 8009c02:	d504      	bpl.n	8009c0e <_vfiprintf_r+0x4e>
 8009c04:	f04f 30ff 	mov.w	r0, #4294967295
 8009c08:	b01d      	add	sp, #116	@ 0x74
 8009c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c0e:	89ab      	ldrh	r3, [r5, #12]
 8009c10:	0598      	lsls	r0, r3, #22
 8009c12:	d4f7      	bmi.n	8009c04 <_vfiprintf_r+0x44>
 8009c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c16:	f7fe fb73 	bl	8008300 <__retarget_lock_release_recursive>
 8009c1a:	e7f3      	b.n	8009c04 <_vfiprintf_r+0x44>
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c20:	2320      	movs	r3, #32
 8009c22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c26:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c2a:	2330      	movs	r3, #48	@ 0x30
 8009c2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ddc <_vfiprintf_r+0x21c>
 8009c30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c34:	f04f 0901 	mov.w	r9, #1
 8009c38:	4623      	mov	r3, r4
 8009c3a:	469a      	mov	sl, r3
 8009c3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c40:	b10a      	cbz	r2, 8009c46 <_vfiprintf_r+0x86>
 8009c42:	2a25      	cmp	r2, #37	@ 0x25
 8009c44:	d1f9      	bne.n	8009c3a <_vfiprintf_r+0x7a>
 8009c46:	ebba 0b04 	subs.w	fp, sl, r4
 8009c4a:	d00b      	beq.n	8009c64 <_vfiprintf_r+0xa4>
 8009c4c:	465b      	mov	r3, fp
 8009c4e:	4622      	mov	r2, r4
 8009c50:	4629      	mov	r1, r5
 8009c52:	4630      	mov	r0, r6
 8009c54:	f7ff ffa1 	bl	8009b9a <__sfputs_r>
 8009c58:	3001      	adds	r0, #1
 8009c5a:	f000 80a7 	beq.w	8009dac <_vfiprintf_r+0x1ec>
 8009c5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c60:	445a      	add	r2, fp
 8009c62:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c64:	f89a 3000 	ldrb.w	r3, [sl]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	f000 809f 	beq.w	8009dac <_vfiprintf_r+0x1ec>
 8009c6e:	2300      	movs	r3, #0
 8009c70:	f04f 32ff 	mov.w	r2, #4294967295
 8009c74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c78:	f10a 0a01 	add.w	sl, sl, #1
 8009c7c:	9304      	str	r3, [sp, #16]
 8009c7e:	9307      	str	r3, [sp, #28]
 8009c80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c84:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c86:	4654      	mov	r4, sl
 8009c88:	2205      	movs	r2, #5
 8009c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c8e:	4853      	ldr	r0, [pc, #332]	@ (8009ddc <_vfiprintf_r+0x21c>)
 8009c90:	f7f6 faa6 	bl	80001e0 <memchr>
 8009c94:	9a04      	ldr	r2, [sp, #16]
 8009c96:	b9d8      	cbnz	r0, 8009cd0 <_vfiprintf_r+0x110>
 8009c98:	06d1      	lsls	r1, r2, #27
 8009c9a:	bf44      	itt	mi
 8009c9c:	2320      	movmi	r3, #32
 8009c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ca2:	0713      	lsls	r3, r2, #28
 8009ca4:	bf44      	itt	mi
 8009ca6:	232b      	movmi	r3, #43	@ 0x2b
 8009ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cac:	f89a 3000 	ldrb.w	r3, [sl]
 8009cb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cb2:	d015      	beq.n	8009ce0 <_vfiprintf_r+0x120>
 8009cb4:	9a07      	ldr	r2, [sp, #28]
 8009cb6:	4654      	mov	r4, sl
 8009cb8:	2000      	movs	r0, #0
 8009cba:	f04f 0c0a 	mov.w	ip, #10
 8009cbe:	4621      	mov	r1, r4
 8009cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cc4:	3b30      	subs	r3, #48	@ 0x30
 8009cc6:	2b09      	cmp	r3, #9
 8009cc8:	d94b      	bls.n	8009d62 <_vfiprintf_r+0x1a2>
 8009cca:	b1b0      	cbz	r0, 8009cfa <_vfiprintf_r+0x13a>
 8009ccc:	9207      	str	r2, [sp, #28]
 8009cce:	e014      	b.n	8009cfa <_vfiprintf_r+0x13a>
 8009cd0:	eba0 0308 	sub.w	r3, r0, r8
 8009cd4:	fa09 f303 	lsl.w	r3, r9, r3
 8009cd8:	4313      	orrs	r3, r2
 8009cda:	9304      	str	r3, [sp, #16]
 8009cdc:	46a2      	mov	sl, r4
 8009cde:	e7d2      	b.n	8009c86 <_vfiprintf_r+0xc6>
 8009ce0:	9b03      	ldr	r3, [sp, #12]
 8009ce2:	1d19      	adds	r1, r3, #4
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	9103      	str	r1, [sp, #12]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	bfbb      	ittet	lt
 8009cec:	425b      	neglt	r3, r3
 8009cee:	f042 0202 	orrlt.w	r2, r2, #2
 8009cf2:	9307      	strge	r3, [sp, #28]
 8009cf4:	9307      	strlt	r3, [sp, #28]
 8009cf6:	bfb8      	it	lt
 8009cf8:	9204      	strlt	r2, [sp, #16]
 8009cfa:	7823      	ldrb	r3, [r4, #0]
 8009cfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cfe:	d10a      	bne.n	8009d16 <_vfiprintf_r+0x156>
 8009d00:	7863      	ldrb	r3, [r4, #1]
 8009d02:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d04:	d132      	bne.n	8009d6c <_vfiprintf_r+0x1ac>
 8009d06:	9b03      	ldr	r3, [sp, #12]
 8009d08:	1d1a      	adds	r2, r3, #4
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	9203      	str	r2, [sp, #12]
 8009d0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d12:	3402      	adds	r4, #2
 8009d14:	9305      	str	r3, [sp, #20]
 8009d16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009dec <_vfiprintf_r+0x22c>
 8009d1a:	7821      	ldrb	r1, [r4, #0]
 8009d1c:	2203      	movs	r2, #3
 8009d1e:	4650      	mov	r0, sl
 8009d20:	f7f6 fa5e 	bl	80001e0 <memchr>
 8009d24:	b138      	cbz	r0, 8009d36 <_vfiprintf_r+0x176>
 8009d26:	9b04      	ldr	r3, [sp, #16]
 8009d28:	eba0 000a 	sub.w	r0, r0, sl
 8009d2c:	2240      	movs	r2, #64	@ 0x40
 8009d2e:	4082      	lsls	r2, r0
 8009d30:	4313      	orrs	r3, r2
 8009d32:	3401      	adds	r4, #1
 8009d34:	9304      	str	r3, [sp, #16]
 8009d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d3a:	4829      	ldr	r0, [pc, #164]	@ (8009de0 <_vfiprintf_r+0x220>)
 8009d3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d40:	2206      	movs	r2, #6
 8009d42:	f7f6 fa4d 	bl	80001e0 <memchr>
 8009d46:	2800      	cmp	r0, #0
 8009d48:	d03f      	beq.n	8009dca <_vfiprintf_r+0x20a>
 8009d4a:	4b26      	ldr	r3, [pc, #152]	@ (8009de4 <_vfiprintf_r+0x224>)
 8009d4c:	bb1b      	cbnz	r3, 8009d96 <_vfiprintf_r+0x1d6>
 8009d4e:	9b03      	ldr	r3, [sp, #12]
 8009d50:	3307      	adds	r3, #7
 8009d52:	f023 0307 	bic.w	r3, r3, #7
 8009d56:	3308      	adds	r3, #8
 8009d58:	9303      	str	r3, [sp, #12]
 8009d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d5c:	443b      	add	r3, r7
 8009d5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d60:	e76a      	b.n	8009c38 <_vfiprintf_r+0x78>
 8009d62:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d66:	460c      	mov	r4, r1
 8009d68:	2001      	movs	r0, #1
 8009d6a:	e7a8      	b.n	8009cbe <_vfiprintf_r+0xfe>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	3401      	adds	r4, #1
 8009d70:	9305      	str	r3, [sp, #20]
 8009d72:	4619      	mov	r1, r3
 8009d74:	f04f 0c0a 	mov.w	ip, #10
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d7e:	3a30      	subs	r2, #48	@ 0x30
 8009d80:	2a09      	cmp	r2, #9
 8009d82:	d903      	bls.n	8009d8c <_vfiprintf_r+0x1cc>
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d0c6      	beq.n	8009d16 <_vfiprintf_r+0x156>
 8009d88:	9105      	str	r1, [sp, #20]
 8009d8a:	e7c4      	b.n	8009d16 <_vfiprintf_r+0x156>
 8009d8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d90:	4604      	mov	r4, r0
 8009d92:	2301      	movs	r3, #1
 8009d94:	e7f0      	b.n	8009d78 <_vfiprintf_r+0x1b8>
 8009d96:	ab03      	add	r3, sp, #12
 8009d98:	9300      	str	r3, [sp, #0]
 8009d9a:	462a      	mov	r2, r5
 8009d9c:	4b12      	ldr	r3, [pc, #72]	@ (8009de8 <_vfiprintf_r+0x228>)
 8009d9e:	a904      	add	r1, sp, #16
 8009da0:	4630      	mov	r0, r6
 8009da2:	f7fd fb85 	bl	80074b0 <_printf_float>
 8009da6:	4607      	mov	r7, r0
 8009da8:	1c78      	adds	r0, r7, #1
 8009daa:	d1d6      	bne.n	8009d5a <_vfiprintf_r+0x19a>
 8009dac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dae:	07d9      	lsls	r1, r3, #31
 8009db0:	d405      	bmi.n	8009dbe <_vfiprintf_r+0x1fe>
 8009db2:	89ab      	ldrh	r3, [r5, #12]
 8009db4:	059a      	lsls	r2, r3, #22
 8009db6:	d402      	bmi.n	8009dbe <_vfiprintf_r+0x1fe>
 8009db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dba:	f7fe faa1 	bl	8008300 <__retarget_lock_release_recursive>
 8009dbe:	89ab      	ldrh	r3, [r5, #12]
 8009dc0:	065b      	lsls	r3, r3, #25
 8009dc2:	f53f af1f 	bmi.w	8009c04 <_vfiprintf_r+0x44>
 8009dc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dc8:	e71e      	b.n	8009c08 <_vfiprintf_r+0x48>
 8009dca:	ab03      	add	r3, sp, #12
 8009dcc:	9300      	str	r3, [sp, #0]
 8009dce:	462a      	mov	r2, r5
 8009dd0:	4b05      	ldr	r3, [pc, #20]	@ (8009de8 <_vfiprintf_r+0x228>)
 8009dd2:	a904      	add	r1, sp, #16
 8009dd4:	4630      	mov	r0, r6
 8009dd6:	f7fd fe03 	bl	80079e0 <_printf_i>
 8009dda:	e7e4      	b.n	8009da6 <_vfiprintf_r+0x1e6>
 8009ddc:	0800a5d0 	.word	0x0800a5d0
 8009de0:	0800a5da 	.word	0x0800a5da
 8009de4:	080074b1 	.word	0x080074b1
 8009de8:	08009b9b 	.word	0x08009b9b
 8009dec:	0800a5d6 	.word	0x0800a5d6

08009df0 <__swhatbuf_r>:
 8009df0:	b570      	push	{r4, r5, r6, lr}
 8009df2:	460c      	mov	r4, r1
 8009df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df8:	2900      	cmp	r1, #0
 8009dfa:	b096      	sub	sp, #88	@ 0x58
 8009dfc:	4615      	mov	r5, r2
 8009dfe:	461e      	mov	r6, r3
 8009e00:	da0d      	bge.n	8009e1e <__swhatbuf_r+0x2e>
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e08:	f04f 0100 	mov.w	r1, #0
 8009e0c:	bf14      	ite	ne
 8009e0e:	2340      	movne	r3, #64	@ 0x40
 8009e10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e14:	2000      	movs	r0, #0
 8009e16:	6031      	str	r1, [r6, #0]
 8009e18:	602b      	str	r3, [r5, #0]
 8009e1a:	b016      	add	sp, #88	@ 0x58
 8009e1c:	bd70      	pop	{r4, r5, r6, pc}
 8009e1e:	466a      	mov	r2, sp
 8009e20:	f000 f896 	bl	8009f50 <_fstat_r>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	dbec      	blt.n	8009e02 <__swhatbuf_r+0x12>
 8009e28:	9901      	ldr	r1, [sp, #4]
 8009e2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e32:	4259      	negs	r1, r3
 8009e34:	4159      	adcs	r1, r3
 8009e36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e3a:	e7eb      	b.n	8009e14 <__swhatbuf_r+0x24>

08009e3c <__smakebuf_r>:
 8009e3c:	898b      	ldrh	r3, [r1, #12]
 8009e3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e40:	079d      	lsls	r5, r3, #30
 8009e42:	4606      	mov	r6, r0
 8009e44:	460c      	mov	r4, r1
 8009e46:	d507      	bpl.n	8009e58 <__smakebuf_r+0x1c>
 8009e48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e4c:	6023      	str	r3, [r4, #0]
 8009e4e:	6123      	str	r3, [r4, #16]
 8009e50:	2301      	movs	r3, #1
 8009e52:	6163      	str	r3, [r4, #20]
 8009e54:	b003      	add	sp, #12
 8009e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e58:	ab01      	add	r3, sp, #4
 8009e5a:	466a      	mov	r2, sp
 8009e5c:	f7ff ffc8 	bl	8009df0 <__swhatbuf_r>
 8009e60:	9f00      	ldr	r7, [sp, #0]
 8009e62:	4605      	mov	r5, r0
 8009e64:	4639      	mov	r1, r7
 8009e66:	4630      	mov	r0, r6
 8009e68:	f7ff f91a 	bl	80090a0 <_malloc_r>
 8009e6c:	b948      	cbnz	r0, 8009e82 <__smakebuf_r+0x46>
 8009e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e72:	059a      	lsls	r2, r3, #22
 8009e74:	d4ee      	bmi.n	8009e54 <__smakebuf_r+0x18>
 8009e76:	f023 0303 	bic.w	r3, r3, #3
 8009e7a:	f043 0302 	orr.w	r3, r3, #2
 8009e7e:	81a3      	strh	r3, [r4, #12]
 8009e80:	e7e2      	b.n	8009e48 <__smakebuf_r+0xc>
 8009e82:	89a3      	ldrh	r3, [r4, #12]
 8009e84:	6020      	str	r0, [r4, #0]
 8009e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	9b01      	ldr	r3, [sp, #4]
 8009e8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e92:	b15b      	cbz	r3, 8009eac <__smakebuf_r+0x70>
 8009e94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e98:	4630      	mov	r0, r6
 8009e9a:	f000 f86b 	bl	8009f74 <_isatty_r>
 8009e9e:	b128      	cbz	r0, 8009eac <__smakebuf_r+0x70>
 8009ea0:	89a3      	ldrh	r3, [r4, #12]
 8009ea2:	f023 0303 	bic.w	r3, r3, #3
 8009ea6:	f043 0301 	orr.w	r3, r3, #1
 8009eaa:	81a3      	strh	r3, [r4, #12]
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	431d      	orrs	r5, r3
 8009eb0:	81a5      	strh	r5, [r4, #12]
 8009eb2:	e7cf      	b.n	8009e54 <__smakebuf_r+0x18>

08009eb4 <_putc_r>:
 8009eb4:	b570      	push	{r4, r5, r6, lr}
 8009eb6:	460d      	mov	r5, r1
 8009eb8:	4614      	mov	r4, r2
 8009eba:	4606      	mov	r6, r0
 8009ebc:	b118      	cbz	r0, 8009ec6 <_putc_r+0x12>
 8009ebe:	6a03      	ldr	r3, [r0, #32]
 8009ec0:	b90b      	cbnz	r3, 8009ec6 <_putc_r+0x12>
 8009ec2:	f7fd fff9 	bl	8007eb8 <__sinit>
 8009ec6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ec8:	07d8      	lsls	r0, r3, #31
 8009eca:	d405      	bmi.n	8009ed8 <_putc_r+0x24>
 8009ecc:	89a3      	ldrh	r3, [r4, #12]
 8009ece:	0599      	lsls	r1, r3, #22
 8009ed0:	d402      	bmi.n	8009ed8 <_putc_r+0x24>
 8009ed2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ed4:	f7fe fa13 	bl	80082fe <__retarget_lock_acquire_recursive>
 8009ed8:	68a3      	ldr	r3, [r4, #8]
 8009eda:	3b01      	subs	r3, #1
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	60a3      	str	r3, [r4, #8]
 8009ee0:	da05      	bge.n	8009eee <_putc_r+0x3a>
 8009ee2:	69a2      	ldr	r2, [r4, #24]
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	db12      	blt.n	8009f0e <_putc_r+0x5a>
 8009ee8:	b2eb      	uxtb	r3, r5
 8009eea:	2b0a      	cmp	r3, #10
 8009eec:	d00f      	beq.n	8009f0e <_putc_r+0x5a>
 8009eee:	6823      	ldr	r3, [r4, #0]
 8009ef0:	1c5a      	adds	r2, r3, #1
 8009ef2:	6022      	str	r2, [r4, #0]
 8009ef4:	701d      	strb	r5, [r3, #0]
 8009ef6:	b2ed      	uxtb	r5, r5
 8009ef8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009efa:	07da      	lsls	r2, r3, #31
 8009efc:	d405      	bmi.n	8009f0a <_putc_r+0x56>
 8009efe:	89a3      	ldrh	r3, [r4, #12]
 8009f00:	059b      	lsls	r3, r3, #22
 8009f02:	d402      	bmi.n	8009f0a <_putc_r+0x56>
 8009f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f06:	f7fe f9fb 	bl	8008300 <__retarget_lock_release_recursive>
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	bd70      	pop	{r4, r5, r6, pc}
 8009f0e:	4629      	mov	r1, r5
 8009f10:	4622      	mov	r2, r4
 8009f12:	4630      	mov	r0, r6
 8009f14:	f7fe f8e1 	bl	80080da <__swbuf_r>
 8009f18:	4605      	mov	r5, r0
 8009f1a:	e7ed      	b.n	8009ef8 <_putc_r+0x44>

08009f1c <memmove>:
 8009f1c:	4288      	cmp	r0, r1
 8009f1e:	b510      	push	{r4, lr}
 8009f20:	eb01 0402 	add.w	r4, r1, r2
 8009f24:	d902      	bls.n	8009f2c <memmove+0x10>
 8009f26:	4284      	cmp	r4, r0
 8009f28:	4623      	mov	r3, r4
 8009f2a:	d807      	bhi.n	8009f3c <memmove+0x20>
 8009f2c:	1e43      	subs	r3, r0, #1
 8009f2e:	42a1      	cmp	r1, r4
 8009f30:	d008      	beq.n	8009f44 <memmove+0x28>
 8009f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f3a:	e7f8      	b.n	8009f2e <memmove+0x12>
 8009f3c:	4402      	add	r2, r0
 8009f3e:	4601      	mov	r1, r0
 8009f40:	428a      	cmp	r2, r1
 8009f42:	d100      	bne.n	8009f46 <memmove+0x2a>
 8009f44:	bd10      	pop	{r4, pc}
 8009f46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f4e:	e7f7      	b.n	8009f40 <memmove+0x24>

08009f50 <_fstat_r>:
 8009f50:	b538      	push	{r3, r4, r5, lr}
 8009f52:	4d07      	ldr	r5, [pc, #28]	@ (8009f70 <_fstat_r+0x20>)
 8009f54:	2300      	movs	r3, #0
 8009f56:	4604      	mov	r4, r0
 8009f58:	4608      	mov	r0, r1
 8009f5a:	4611      	mov	r1, r2
 8009f5c:	602b      	str	r3, [r5, #0]
 8009f5e:	f7f9 fdb3 	bl	8003ac8 <_fstat>
 8009f62:	1c43      	adds	r3, r0, #1
 8009f64:	d102      	bne.n	8009f6c <_fstat_r+0x1c>
 8009f66:	682b      	ldr	r3, [r5, #0]
 8009f68:	b103      	cbz	r3, 8009f6c <_fstat_r+0x1c>
 8009f6a:	6023      	str	r3, [r4, #0]
 8009f6c:	bd38      	pop	{r3, r4, r5, pc}
 8009f6e:	bf00      	nop
 8009f70:	20000854 	.word	0x20000854

08009f74 <_isatty_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	4d06      	ldr	r5, [pc, #24]	@ (8009f90 <_isatty_r+0x1c>)
 8009f78:	2300      	movs	r3, #0
 8009f7a:	4604      	mov	r4, r0
 8009f7c:	4608      	mov	r0, r1
 8009f7e:	602b      	str	r3, [r5, #0]
 8009f80:	f7f9 fdb2 	bl	8003ae8 <_isatty>
 8009f84:	1c43      	adds	r3, r0, #1
 8009f86:	d102      	bne.n	8009f8e <_isatty_r+0x1a>
 8009f88:	682b      	ldr	r3, [r5, #0]
 8009f8a:	b103      	cbz	r3, 8009f8e <_isatty_r+0x1a>
 8009f8c:	6023      	str	r3, [r4, #0]
 8009f8e:	bd38      	pop	{r3, r4, r5, pc}
 8009f90:	20000854 	.word	0x20000854

08009f94 <_sbrk_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d06      	ldr	r5, [pc, #24]	@ (8009fb0 <_sbrk_r+0x1c>)
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	602b      	str	r3, [r5, #0]
 8009fa0:	f7f9 fdba 	bl	8003b18 <_sbrk>
 8009fa4:	1c43      	adds	r3, r0, #1
 8009fa6:	d102      	bne.n	8009fae <_sbrk_r+0x1a>
 8009fa8:	682b      	ldr	r3, [r5, #0]
 8009faa:	b103      	cbz	r3, 8009fae <_sbrk_r+0x1a>
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	bd38      	pop	{r3, r4, r5, pc}
 8009fb0:	20000854 	.word	0x20000854

08009fb4 <__assert_func>:
 8009fb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009fb6:	4614      	mov	r4, r2
 8009fb8:	461a      	mov	r2, r3
 8009fba:	4b09      	ldr	r3, [pc, #36]	@ (8009fe0 <__assert_func+0x2c>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	68d8      	ldr	r0, [r3, #12]
 8009fc2:	b954      	cbnz	r4, 8009fda <__assert_func+0x26>
 8009fc4:	4b07      	ldr	r3, [pc, #28]	@ (8009fe4 <__assert_func+0x30>)
 8009fc6:	461c      	mov	r4, r3
 8009fc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009fcc:	9100      	str	r1, [sp, #0]
 8009fce:	462b      	mov	r3, r5
 8009fd0:	4905      	ldr	r1, [pc, #20]	@ (8009fe8 <__assert_func+0x34>)
 8009fd2:	f000 f86f 	bl	800a0b4 <fiprintf>
 8009fd6:	f000 f87f 	bl	800a0d8 <abort>
 8009fda:	4b04      	ldr	r3, [pc, #16]	@ (8009fec <__assert_func+0x38>)
 8009fdc:	e7f4      	b.n	8009fc8 <__assert_func+0x14>
 8009fde:	bf00      	nop
 8009fe0:	20000038 	.word	0x20000038
 8009fe4:	0800a626 	.word	0x0800a626
 8009fe8:	0800a5f8 	.word	0x0800a5f8
 8009fec:	0800a5eb 	.word	0x0800a5eb

08009ff0 <_calloc_r>:
 8009ff0:	b570      	push	{r4, r5, r6, lr}
 8009ff2:	fba1 5402 	umull	r5, r4, r1, r2
 8009ff6:	b93c      	cbnz	r4, 800a008 <_calloc_r+0x18>
 8009ff8:	4629      	mov	r1, r5
 8009ffa:	f7ff f851 	bl	80090a0 <_malloc_r>
 8009ffe:	4606      	mov	r6, r0
 800a000:	b928      	cbnz	r0, 800a00e <_calloc_r+0x1e>
 800a002:	2600      	movs	r6, #0
 800a004:	4630      	mov	r0, r6
 800a006:	bd70      	pop	{r4, r5, r6, pc}
 800a008:	220c      	movs	r2, #12
 800a00a:	6002      	str	r2, [r0, #0]
 800a00c:	e7f9      	b.n	800a002 <_calloc_r+0x12>
 800a00e:	462a      	mov	r2, r5
 800a010:	4621      	mov	r1, r4
 800a012:	f7fe f8f7 	bl	8008204 <memset>
 800a016:	e7f5      	b.n	800a004 <_calloc_r+0x14>

0800a018 <__ascii_mbtowc>:
 800a018:	b082      	sub	sp, #8
 800a01a:	b901      	cbnz	r1, 800a01e <__ascii_mbtowc+0x6>
 800a01c:	a901      	add	r1, sp, #4
 800a01e:	b142      	cbz	r2, 800a032 <__ascii_mbtowc+0x1a>
 800a020:	b14b      	cbz	r3, 800a036 <__ascii_mbtowc+0x1e>
 800a022:	7813      	ldrb	r3, [r2, #0]
 800a024:	600b      	str	r3, [r1, #0]
 800a026:	7812      	ldrb	r2, [r2, #0]
 800a028:	1e10      	subs	r0, r2, #0
 800a02a:	bf18      	it	ne
 800a02c:	2001      	movne	r0, #1
 800a02e:	b002      	add	sp, #8
 800a030:	4770      	bx	lr
 800a032:	4610      	mov	r0, r2
 800a034:	e7fb      	b.n	800a02e <__ascii_mbtowc+0x16>
 800a036:	f06f 0001 	mvn.w	r0, #1
 800a03a:	e7f8      	b.n	800a02e <__ascii_mbtowc+0x16>

0800a03c <_realloc_r>:
 800a03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a040:	4680      	mov	r8, r0
 800a042:	4615      	mov	r5, r2
 800a044:	460c      	mov	r4, r1
 800a046:	b921      	cbnz	r1, 800a052 <_realloc_r+0x16>
 800a048:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a04c:	4611      	mov	r1, r2
 800a04e:	f7ff b827 	b.w	80090a0 <_malloc_r>
 800a052:	b92a      	cbnz	r2, 800a060 <_realloc_r+0x24>
 800a054:	f7fe ffb0 	bl	8008fb8 <_free_r>
 800a058:	2400      	movs	r4, #0
 800a05a:	4620      	mov	r0, r4
 800a05c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a060:	f000 f841 	bl	800a0e6 <_malloc_usable_size_r>
 800a064:	4285      	cmp	r5, r0
 800a066:	4606      	mov	r6, r0
 800a068:	d802      	bhi.n	800a070 <_realloc_r+0x34>
 800a06a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a06e:	d8f4      	bhi.n	800a05a <_realloc_r+0x1e>
 800a070:	4629      	mov	r1, r5
 800a072:	4640      	mov	r0, r8
 800a074:	f7ff f814 	bl	80090a0 <_malloc_r>
 800a078:	4607      	mov	r7, r0
 800a07a:	2800      	cmp	r0, #0
 800a07c:	d0ec      	beq.n	800a058 <_realloc_r+0x1c>
 800a07e:	42b5      	cmp	r5, r6
 800a080:	462a      	mov	r2, r5
 800a082:	4621      	mov	r1, r4
 800a084:	bf28      	it	cs
 800a086:	4632      	movcs	r2, r6
 800a088:	f7fe f93b 	bl	8008302 <memcpy>
 800a08c:	4621      	mov	r1, r4
 800a08e:	4640      	mov	r0, r8
 800a090:	f7fe ff92 	bl	8008fb8 <_free_r>
 800a094:	463c      	mov	r4, r7
 800a096:	e7e0      	b.n	800a05a <_realloc_r+0x1e>

0800a098 <__ascii_wctomb>:
 800a098:	4603      	mov	r3, r0
 800a09a:	4608      	mov	r0, r1
 800a09c:	b141      	cbz	r1, 800a0b0 <__ascii_wctomb+0x18>
 800a09e:	2aff      	cmp	r2, #255	@ 0xff
 800a0a0:	d904      	bls.n	800a0ac <__ascii_wctomb+0x14>
 800a0a2:	228a      	movs	r2, #138	@ 0x8a
 800a0a4:	601a      	str	r2, [r3, #0]
 800a0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0aa:	4770      	bx	lr
 800a0ac:	700a      	strb	r2, [r1, #0]
 800a0ae:	2001      	movs	r0, #1
 800a0b0:	4770      	bx	lr
	...

0800a0b4 <fiprintf>:
 800a0b4:	b40e      	push	{r1, r2, r3}
 800a0b6:	b503      	push	{r0, r1, lr}
 800a0b8:	4601      	mov	r1, r0
 800a0ba:	ab03      	add	r3, sp, #12
 800a0bc:	4805      	ldr	r0, [pc, #20]	@ (800a0d4 <fiprintf+0x20>)
 800a0be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0c2:	6800      	ldr	r0, [r0, #0]
 800a0c4:	9301      	str	r3, [sp, #4]
 800a0c6:	f7ff fd7b 	bl	8009bc0 <_vfiprintf_r>
 800a0ca:	b002      	add	sp, #8
 800a0cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0d0:	b003      	add	sp, #12
 800a0d2:	4770      	bx	lr
 800a0d4:	20000038 	.word	0x20000038

0800a0d8 <abort>:
 800a0d8:	b508      	push	{r3, lr}
 800a0da:	2006      	movs	r0, #6
 800a0dc:	f000 f834 	bl	800a148 <raise>
 800a0e0:	2001      	movs	r0, #1
 800a0e2:	f7f9 fca1 	bl	8003a28 <_exit>

0800a0e6 <_malloc_usable_size_r>:
 800a0e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0ea:	1f18      	subs	r0, r3, #4
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	bfbc      	itt	lt
 800a0f0:	580b      	ldrlt	r3, [r1, r0]
 800a0f2:	18c0      	addlt	r0, r0, r3
 800a0f4:	4770      	bx	lr

0800a0f6 <_raise_r>:
 800a0f6:	291f      	cmp	r1, #31
 800a0f8:	b538      	push	{r3, r4, r5, lr}
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	460c      	mov	r4, r1
 800a0fe:	d904      	bls.n	800a10a <_raise_r+0x14>
 800a100:	2316      	movs	r3, #22
 800a102:	6003      	str	r3, [r0, #0]
 800a104:	f04f 30ff 	mov.w	r0, #4294967295
 800a108:	bd38      	pop	{r3, r4, r5, pc}
 800a10a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a10c:	b112      	cbz	r2, 800a114 <_raise_r+0x1e>
 800a10e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a112:	b94b      	cbnz	r3, 800a128 <_raise_r+0x32>
 800a114:	4628      	mov	r0, r5
 800a116:	f000 f831 	bl	800a17c <_getpid_r>
 800a11a:	4622      	mov	r2, r4
 800a11c:	4601      	mov	r1, r0
 800a11e:	4628      	mov	r0, r5
 800a120:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a124:	f000 b818 	b.w	800a158 <_kill_r>
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d00a      	beq.n	800a142 <_raise_r+0x4c>
 800a12c:	1c59      	adds	r1, r3, #1
 800a12e:	d103      	bne.n	800a138 <_raise_r+0x42>
 800a130:	2316      	movs	r3, #22
 800a132:	6003      	str	r3, [r0, #0]
 800a134:	2001      	movs	r0, #1
 800a136:	e7e7      	b.n	800a108 <_raise_r+0x12>
 800a138:	2100      	movs	r1, #0
 800a13a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a13e:	4620      	mov	r0, r4
 800a140:	4798      	blx	r3
 800a142:	2000      	movs	r0, #0
 800a144:	e7e0      	b.n	800a108 <_raise_r+0x12>
	...

0800a148 <raise>:
 800a148:	4b02      	ldr	r3, [pc, #8]	@ (800a154 <raise+0xc>)
 800a14a:	4601      	mov	r1, r0
 800a14c:	6818      	ldr	r0, [r3, #0]
 800a14e:	f7ff bfd2 	b.w	800a0f6 <_raise_r>
 800a152:	bf00      	nop
 800a154:	20000038 	.word	0x20000038

0800a158 <_kill_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4d07      	ldr	r5, [pc, #28]	@ (800a178 <_kill_r+0x20>)
 800a15c:	2300      	movs	r3, #0
 800a15e:	4604      	mov	r4, r0
 800a160:	4608      	mov	r0, r1
 800a162:	4611      	mov	r1, r2
 800a164:	602b      	str	r3, [r5, #0]
 800a166:	f7f9 fc4f 	bl	8003a08 <_kill>
 800a16a:	1c43      	adds	r3, r0, #1
 800a16c:	d102      	bne.n	800a174 <_kill_r+0x1c>
 800a16e:	682b      	ldr	r3, [r5, #0]
 800a170:	b103      	cbz	r3, 800a174 <_kill_r+0x1c>
 800a172:	6023      	str	r3, [r4, #0]
 800a174:	bd38      	pop	{r3, r4, r5, pc}
 800a176:	bf00      	nop
 800a178:	20000854 	.word	0x20000854

0800a17c <_getpid_r>:
 800a17c:	f7f9 bc3c 	b.w	80039f8 <_getpid>

0800a180 <_init>:
 800a180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a182:	bf00      	nop
 800a184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a186:	bc08      	pop	{r3}
 800a188:	469e      	mov	lr, r3
 800a18a:	4770      	bx	lr

0800a18c <_fini>:
 800a18c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a18e:	bf00      	nop
 800a190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a192:	bc08      	pop	{r3}
 800a194:	469e      	mov	lr, r3
 800a196:	4770      	bx	lr
