#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002661a548a70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002661a548c00 .scope module, "DE_tb" "DE_tb" 3 3;
 .timescale -9 -12;
v000002661a5d0730_0 .net "AluASrc", 0 0, v000002661a5680a0_0;  1 drivers
v000002661a5d1090_0 .net "AluBSrc", 0 0, v000002661a568140_0;  1 drivers
v000002661a5d0910_0 .net "AluOp", 3 0, v000002661a4f7310_0;  1 drivers
v000002661a5d0a50_0 .net "BrOp", 4 0, v000002661a5681e0_0;  1 drivers
v000002661a5d0870_0 .net "DMCtrl", 2 0, v000002661a568280_0;  1 drivers
v000002661a5d09b0_0 .net "DMWr", 0 0, v000002661a4f6780_0;  1 drivers
v000002661a5d2350_0 .net "ImmExt", 31 0, v000002661a5c7560_0;  1 drivers
v000002661a5d0e10_0 .net "RUDataWrSrc", 1 0, v000002661a5c79c0_0;  1 drivers
v000002661a5d1db0_0 .net "RuWr", 0 0, v000002661a5c7100_0;  1 drivers
v000002661a5d16d0_0 .var "clk", 0 0;
v000002661a5d25d0_0 .var "inst_de", 31 0;
v000002661a5d1a90_0 .var "muxData", 31 0;
v000002661a5d1810_0 .net "ru1", 31 0, v000002661a5c71a0_0;  1 drivers
v000002661a5d1130_0 .net "ru2", 31 0, v000002661a5c7ce0_0;  1 drivers
S_000002661a54f900 .scope module, "uut" "DE" 3 20, 4 6 0, S_000002661a548c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "inst_de";
    .port_info 2 /INPUT 32 "muxData";
    .port_info 3 /OUTPUT 32 "ru1";
    .port_info 4 /OUTPUT 32 "ru2";
    .port_info 5 /OUTPUT 32 "ImmExt";
    .port_info 6 /OUTPUT 1 "AluASrc";
    .port_info 7 /OUTPUT 1 "AluBSrc";
    .port_info 8 /OUTPUT 1 "RuWr";
    .port_info 9 /OUTPUT 1 "DMWr";
    .port_info 10 /OUTPUT 2 "RUDataWrSrc";
    .port_info 11 /OUTPUT 4 "AluOp";
    .port_info 12 /OUTPUT 5 "BrOp";
    .port_info 13 /OUTPUT 3 "DMCtrl";
v000002661a5c7420_0 .net "AluASrc", 0 0, v000002661a5680a0_0;  alias, 1 drivers
v000002661a5c7600_0 .net "AluBSrc", 0 0, v000002661a568140_0;  alias, 1 drivers
v000002661a5c76a0_0 .net "AluOp", 3 0, v000002661a4f7310_0;  alias, 1 drivers
v000002661a5c7ec0_0 .net "BrOp", 4 0, v000002661a5681e0_0;  alias, 1 drivers
v000002661a5c7f60_0 .net "DMCtrl", 2 0, v000002661a568280_0;  alias, 1 drivers
v000002661a5c7060_0 .net "DMWr", 0 0, v000002661a4f6780_0;  alias, 1 drivers
v000002661a5d1d10_0 .net "ImmExt", 31 0, v000002661a5c7560_0;  alias, 1 drivers
v000002661a5d1f90_0 .net "ImmSrc", 2 0, v000002661a5c7380_0;  1 drivers
v000002661a5d2530_0 .net "RUDataWrSrc", 1 0, v000002661a5c79c0_0;  alias, 1 drivers
v000002661a5d1590_0 .net "RuWr", 0 0, v000002661a5c7100_0;  alias, 1 drivers
v000002661a5d19f0_0 .net "clk", 0 0, v000002661a5d16d0_0;  1 drivers
v000002661a5d22b0_0 .net "inst_de", 31 0, v000002661a5d25d0_0;  1 drivers
v000002661a5d1770_0 .net "muxData", 31 0, v000002661a5d1a90_0;  1 drivers
v000002661a5d07d0_0 .net "ru1", 31 0, v000002661a5c71a0_0;  alias, 1 drivers
v000002661a5d2030_0 .net "ru2", 31 0, v000002661a5c7ce0_0;  alias, 1 drivers
L_000002661a5d11d0 .part v000002661a5d25d0_0, 7, 5;
L_000002661a5d23f0 .part v000002661a5d25d0_0, 15, 5;
L_000002661a5d0af0 .part v000002661a5d25d0_0, 20, 5;
L_000002661a5d1bd0 .part v000002661a5d25d0_0, 7, 25;
L_000002661a5d0b90 .part v000002661a5d25d0_0, 0, 7;
L_000002661a5d0c30 .part v000002661a5d25d0_0, 12, 3;
L_000002661a5d1270 .part v000002661a5d25d0_0, 25, 7;
S_000002661a54fa90 .scope module, "cu" "ControlUnit" 4 43, 5 1 0, S_000002661a54f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "ALUOp";
    .port_info 4 /OUTPUT 3 "ImmSrc";
    .port_info 5 /OUTPUT 5 "BrOp";
    .port_info 6 /OUTPUT 3 "DMCtrl";
    .port_info 7 /OUTPUT 2 "RUDataWrSrc";
    .port_info 8 /OUTPUT 1 "RuWr";
    .port_info 9 /OUTPUT 1 "DMWr";
    .port_info 10 /OUTPUT 1 "AluASrc";
    .port_info 11 /OUTPUT 1 "AluBSrc";
P_000002661a567ea0 .param/l "AUIPC" 0 5 22, C4<0010111>;
P_000002661a567ed8 .param/l "B" 0 5 20, C4<1100011>;
P_000002661a567f10 .param/l "I" 0 5 17, C4<0010011>;
P_000002661a567f48 .param/l "J" 0 5 23, C4<1101111>;
P_000002661a567f80 .param/l "JR" 0 5 24, C4<1100111>;
P_000002661a567fb8 .param/l "L" 0 5 18, C4<0000011>;
P_000002661a567ff0 .param/l "LUI" 0 5 21, C4<0110111>;
P_000002661a568028 .param/l "R" 0 5 16, C4<0110011>;
P_000002661a568060 .param/l "S" 0 5 19, C4<0100011>;
v000002661a4f7310_0 .var "ALUOp", 3 0;
v000002661a5680a0_0 .var "AluASrc", 0 0;
v000002661a568140_0 .var "AluBSrc", 0 0;
v000002661a5681e0_0 .var "BrOp", 4 0;
v000002661a568280_0 .var "DMCtrl", 2 0;
v000002661a4f6780_0 .var "DMWr", 0 0;
v000002661a5c7380_0 .var "ImmSrc", 2 0;
v000002661a5c79c0_0 .var "RUDataWrSrc", 1 0;
v000002661a5c7100_0 .var "RuWr", 0 0;
v000002661a5c7a60_0 .net "funct3", 2 0, L_000002661a5d0c30;  1 drivers
v000002661a5c7880_0 .net "funct7", 6 0, L_000002661a5d1270;  1 drivers
v000002661a5c77e0_0 .net "opcode", 6 0, L_000002661a5d0b90;  1 drivers
E_000002661a540ef0 .event anyedge, v000002661a5c77e0_0, v000002661a5c7880_0, v000002661a5c7a60_0;
S_000002661a4f6820 .scope module, "imm" "ImmGen" 4 37, 6 1 0, S_000002661a54f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "Inst";
    .port_info 1 /INPUT 3 "ImmScr";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000002661a5c7560_0 .var "ImmExt", 31 0;
v000002661a5c7740_0 .net "ImmScr", 2 0, v000002661a5c7380_0;  alias, 1 drivers
v000002661a5c74c0_0 .net "Inst", 24 0, L_000002661a5d1bd0;  1 drivers
E_000002661a541370 .event anyedge, v000002661a5c7380_0, v000002661a5c74c0_0;
S_000002661a4f69b0 .scope module, "ru" "registerUnit" 4 26, 7 1 0, S_000002661a54f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "RuDataWrite";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Ruwr";
    .port_info 6 /OUTPUT 32 "Ru1";
    .port_info 7 /OUTPUT 32 "Ru2";
v000002661a5c71a0_0 .var "Ru1", 31 0;
v000002661a5c7ce0_0 .var "Ru2", 31 0;
v000002661a5c7b00_0 .net "RuDataWrite", 31 0, v000002661a5d1a90_0;  alias, 1 drivers
v000002661a5c7ba0_0 .net "Ruwr", 0 0, v000002661a5c7100_0;  alias, 1 drivers
v000002661a5c7c40_0 .net "clk", 0 0, v000002661a5d16d0_0;  alias, 1 drivers
v000002661a5c7d80_0 .net "rd", 4 0, L_000002661a5d11d0;  1 drivers
v000002661a5c7240 .array "reg_file", 0 31, 31 0;
v000002661a5c7e20_0 .net "rs1", 4 0, L_000002661a5d23f0;  1 drivers
v000002661a5c72e0_0 .net "rs2", 4 0, L_000002661a5d0af0;  1 drivers
v000002661a5c7240_0 .array/port v000002661a5c7240, 0;
v000002661a5c7240_1 .array/port v000002661a5c7240, 1;
v000002661a5c7240_2 .array/port v000002661a5c7240, 2;
E_000002661a541630/0 .event anyedge, v000002661a5c7e20_0, v000002661a5c7240_0, v000002661a5c7240_1, v000002661a5c7240_2;
v000002661a5c7240_3 .array/port v000002661a5c7240, 3;
v000002661a5c7240_4 .array/port v000002661a5c7240, 4;
v000002661a5c7240_5 .array/port v000002661a5c7240, 5;
v000002661a5c7240_6 .array/port v000002661a5c7240, 6;
E_000002661a541630/1 .event anyedge, v000002661a5c7240_3, v000002661a5c7240_4, v000002661a5c7240_5, v000002661a5c7240_6;
v000002661a5c7240_7 .array/port v000002661a5c7240, 7;
v000002661a5c7240_8 .array/port v000002661a5c7240, 8;
v000002661a5c7240_9 .array/port v000002661a5c7240, 9;
v000002661a5c7240_10 .array/port v000002661a5c7240, 10;
E_000002661a541630/2 .event anyedge, v000002661a5c7240_7, v000002661a5c7240_8, v000002661a5c7240_9, v000002661a5c7240_10;
v000002661a5c7240_11 .array/port v000002661a5c7240, 11;
v000002661a5c7240_12 .array/port v000002661a5c7240, 12;
v000002661a5c7240_13 .array/port v000002661a5c7240, 13;
v000002661a5c7240_14 .array/port v000002661a5c7240, 14;
E_000002661a541630/3 .event anyedge, v000002661a5c7240_11, v000002661a5c7240_12, v000002661a5c7240_13, v000002661a5c7240_14;
v000002661a5c7240_15 .array/port v000002661a5c7240, 15;
v000002661a5c7240_16 .array/port v000002661a5c7240, 16;
v000002661a5c7240_17 .array/port v000002661a5c7240, 17;
v000002661a5c7240_18 .array/port v000002661a5c7240, 18;
E_000002661a541630/4 .event anyedge, v000002661a5c7240_15, v000002661a5c7240_16, v000002661a5c7240_17, v000002661a5c7240_18;
v000002661a5c7240_19 .array/port v000002661a5c7240, 19;
v000002661a5c7240_20 .array/port v000002661a5c7240, 20;
v000002661a5c7240_21 .array/port v000002661a5c7240, 21;
v000002661a5c7240_22 .array/port v000002661a5c7240, 22;
E_000002661a541630/5 .event anyedge, v000002661a5c7240_19, v000002661a5c7240_20, v000002661a5c7240_21, v000002661a5c7240_22;
v000002661a5c7240_23 .array/port v000002661a5c7240, 23;
v000002661a5c7240_24 .array/port v000002661a5c7240, 24;
v000002661a5c7240_25 .array/port v000002661a5c7240, 25;
v000002661a5c7240_26 .array/port v000002661a5c7240, 26;
E_000002661a541630/6 .event anyedge, v000002661a5c7240_23, v000002661a5c7240_24, v000002661a5c7240_25, v000002661a5c7240_26;
v000002661a5c7240_27 .array/port v000002661a5c7240, 27;
v000002661a5c7240_28 .array/port v000002661a5c7240, 28;
v000002661a5c7240_29 .array/port v000002661a5c7240, 29;
v000002661a5c7240_30 .array/port v000002661a5c7240, 30;
E_000002661a541630/7 .event anyedge, v000002661a5c7240_27, v000002661a5c7240_28, v000002661a5c7240_29, v000002661a5c7240_30;
v000002661a5c7240_31 .array/port v000002661a5c7240, 31;
E_000002661a541630/8 .event anyedge, v000002661a5c7240_31, v000002661a5c72e0_0;
E_000002661a541630 .event/or E_000002661a541630/0, E_000002661a541630/1, E_000002661a541630/2, E_000002661a541630/3, E_000002661a541630/4, E_000002661a541630/5, E_000002661a541630/6, E_000002661a541630/7, E_000002661a541630/8;
E_000002661a5416f0 .event posedge, v000002661a5c7c40_0;
S_000002661a5d0030 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 14, 7 14 0, S_000002661a4f69b0;
 .timescale -9 -12;
v000002661a5c7920_0 .var/2s "i", 31 0;
    .scope S_000002661a4f69b0;
T_0 ;
    %fork t_1, S_000002661a5d0030;
    %jmp t_0;
    .scope S_000002661a5d0030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002661a5c7920_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002661a5c7920_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002661a5c7920_0;
    %store/vec4a v000002661a5c7240, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002661a5c7920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002661a5c7920_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000002661a4f69b0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_000002661a4f69b0;
T_1 ;
    %wait E_000002661a5416f0;
    %load/vec4 v000002661a5c7ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000002661a5c7d80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002661a5c7b00_0;
    %load/vec4 v000002661a5c7d80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002661a5c7240, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002661a4f69b0;
T_2 ;
    %wait E_000002661a541630;
    %load/vec4 v000002661a5c7e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002661a5c7240, 4;
    %store/vec4 v000002661a5c71a0_0, 0, 32;
    %load/vec4 v000002661a5c72e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002661a5c7240, 4;
    %store/vec4 v000002661a5c7ce0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002661a4f6820;
T_3 ;
    %wait E_000002661a541370;
    %load/vec4 v000002661a5c7740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002661a5c7560_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002661a5c7560_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 1, 24, 6;
    %replicate 9;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002661a5c7560_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 1, 24, 6;
    %replicate 9;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000002661a5c7560_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002661a5c7560_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 1, 24, 6;
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002661a5c74c0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000002661a5c7560_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002661a54fa90;
T_4 ;
    %wait E_000002661a540ef0;
    %load/vec4 v000002661a5c77e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %load/vec4 v000002661a5c7880_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000002661a5c7a60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %load/vec4 v000002661a5c7a60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v000002661a5c7880_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000002661a5c7a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002661a4f7310_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002661a5c7a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002661a4f7310_0, 0;
T_4.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %load/vec4 v000002661a5c7a60_0;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %load/vec4 v000002661a5c7a60_0;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000002661a5c7a60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5c7100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a5c7380_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002661a5681e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002661a4f7310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002661a568280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a4f6780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002661a5c79c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a5680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002661a568140_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002661a548c00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002661a5d16d0_0, 0, 1;
T_5.0 ;
    %delay 15000, 0;
    %load/vec4 v000002661a5d16d0_0;
    %inv;
    %store/vec4 v000002661a5d16d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002661a548c00;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002661a5d25d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002661a5d1a90_0, 0, 32;
    %vpi_call/w 3 50 "$dumpfile", "DE_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002661a548c00 {0 0 0};
    %delay 30000, 0;
    %pushi/vec4 5506067, 0, 32;
    %store/vec4 v000002661a5d25d0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002661a5d1a90_0, 0, 32;
    %delay 30000, 0;
    %pushi/vec4 8979635, 0, 32;
    %store/vec4 v000002661a5d25d0_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v000002661a5d1a90_0, 0, 32;
    %delay 30000, 0;
    %pushi/vec4 20515251, 0, 32;
    %store/vec4 v000002661a5d25d0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v000002661a5d1a90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "testbenchs/DE_tb.sv";
    "DE.sv";
    "./modulos/ControlUnit.sv";
    "./modulos/ImmGen.sv";
    "./modulos/registerUnit.sv";
