xmverilog(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xmverilog	20.09-s007: Started on Oct 21, 2022 at 18:53:14 CST
ncverilog
	Master1.v
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
file: Master1.v
	module worklib.Master1:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Master1:v <0x26dc0602>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             1       1
		Registers:          21      21
		Vectored wires:      1       -
		Always blocks:       4       4
		Cont. assignments:   0       1
	Writing initial simulation snapshot: worklib.Master1:v
Loading snapshot worklib.Master1:v .................... Done
*Verdi* Loading libsscore_ius152.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xmverilog	20.09-s007: Exiting on Oct 21, 2022 at 18:53:15 CST  (total: 00:00:01)
