// Seed: 1727016504
module module_0 (
    input tri1 id_0
);
  always_latch $clog2(26);
  ;
  localparam id_2 = 1 == 1;
  logic id_3 = 1'h0 * id_2 ? 1 : id_2, id_4;
  parameter id_5 = (id_2);
  assign id_3 = 1'h0;
  logic id_6;
  ;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd23,
    parameter id_10 = 32'd3,
    parameter id_14 = 32'd0
) (
    input tri0 _id_0,
    input tri0 id_1
);
  module_0 modCall_1 (id_1);
  logic [7:0][id_0 : 1] id_3;
  ;
  reg id_4, id_5, id_6;
  logic id_7, id_8 = id_7;
  assign id_4 = 1;
  wire [1 : 1] id_9, _id_10;
  assign id_5 = -1;
  wire id_11;
  assign id_8 = -1;
  assign id_7 = -1'h0;
  always_latch id_4 = id_0;
  assign id_9 = id_8;
  assign id_4 = 1'h0;
  parameter \id_12 = 1 !== 1;
  logic id_13;
  ;
  wire _id_14, id_15;
  wire [1 'b0 : -1] id_16;
  wire id_17[id_10 : id_14];
endmodule
