$date
	Sat Apr 17 18:47:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # clear_bar $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & preset_bar $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 ' CLKn $end
$var wire 1 # Clear_Bar $end
$var wire 1 % D $end
$var wire 1 ( Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 " Q $end
$var wire 1 ! Qn $end
$var wire 1 ) s1 $end
$var wire 1 * s2 $end
$var wire 1 + s3 $end
$var wire 1 , s4 $end
$var wire 1 - s5 $end
$var wire 1 . s6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
0-
0,
1+
1*
1)
0(
1'
0&
1%
0$
1#
1"
0!
$end
#5
1-
0'
0)
1$
#10
0-
1'
1)
0$
#13
0"
1!
1-
0.
0+
1,
0#
1&
#15
1.
1+
0'
0)
1$
#20
0.
0+
1'
1)
0$
#25
1.
1+
0'
0)
1$
#26
0,
1#
#27
0+
1,
0*
1(
1)
0%
#30
0.
1'
1*
0$
#35
1.
0'
0*
1$
#40
0.
1'
1*
0(
0$
1%
#45
0,
1.
1+
0'
0)
1$
#50
0!
1"
0-
1'
1)
0$
#53
1(
0%
#55
0+
1-
1,
0'
0*
1$
#60
0"
1!
0.
1'
1*
0$
#65
1.
0'
0*
1$
#66
