WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2725361 heartbeat IPC: 3.66924 cumulative IPC: 3.66924 (Simulation time: 0 hr 3 min 20 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2725362 cumulative IPC: 3.66924 (Simulation time: 0 hr 3 min 20 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2725362 (Simulation time: 0 hr 3 min 20 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46700782 heartbeat IPC: 0.2274 cumulative IPC: 0.2274 (Simulation time: 0 hr 24 min 14 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 89493785 heartbeat IPC: 0.233684 cumulative IPC: 0.230499 (Simulation time: 0 hr 30 min 46 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 130579785 heartbeat IPC: 0.243392 cumulative IPC: 0.234642 (Simulation time: 0 hr 35 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 169762804 heartbeat IPC: 0.255213 cumulative IPC: 0.239468 (Simulation time: 0 hr 39 min 27 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 207535401 heartbeat IPC: 0.264743 cumulative IPC: 0.244129 (Simulation time: 0 hr 42 min 55 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 204810040 cumulative IPC: 0.244129 (Simulation time: 0 hr 42 min 55 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 204810040 (Simulation time: 0 hr 42 min 55 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.244129 instructions: 50000004 cycles: 204810040
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3672972  HIT:    1641118  MISS:    2031854
LLC LOAD         ACCESS:     507925  HIT:          4  MISS:     507921
LLC RFO          ACCESS:    1582327  HIT:      58630  MISS:    1523697
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1582484  HIT:    1582484  MISS:          0
LLC TRANSLATION  ACCESS:        236  HIT:          0  MISS:        236
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1334.18 cycles
cpu0_DTLB TOTAL       ACCESS:   12520727  HIT:   12285666  MISS:     235061
cpu0_DTLB LOAD         ACCESS:   12520727  HIT:   12285666  MISS:     235061
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 154.937 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  130018864  HIT:    8100227  MISS:  121918637
cpu0_L1D LOAD         ACCESS:   19794858  HIT:    2351127  MISS:   17443731
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:  109355560  HIT:    5749087  MISS:  103606473
cpu0_L1D TRANSLATION  ACCESS:     868446  HIT:         13  MISS:     868433
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.9099 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268292  HIT:    4177801  MISS:    2090491
cpu0_L2C LOAD         ACCESS:     507940  HIT:         12  MISS:     507928
cpu0_L2C RFO          ACCESS:    2864282  HIT:    1281955  MISS:    1582327
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864298  HIT:    2864298  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      31772  HIT:      31536  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1317.73 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1131.2 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      91526
  ROW_BUFFER_MISS:    1940320
 AVG DBUS CONGESTED CYCLE:    3.99806
 WQ ROW_BUFFER_HIT:      72662
  ROW_BUFFER_MISS:    1457840  FULL:          0

