Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jul 18 11:54:07 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMult_Test_timing_summary_routed.rpt -pb top_FPMult_Test_timing_summary_routed.pb -rpx top_FPMult_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMult_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      7           
TIMING-16  Warning   Large setup violation          3           
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.118      -10.809                     13                   13        0.399        0.000                      0                   13        2.833        0.000                       0                    18  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.118      -10.809                     13                   13        0.399        0.000                      0                   13        2.833        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -1.118ns,  Total Violation      -10.809ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 5.546ns (71.106%)  route 2.254ns (28.894%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 11.597 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.652 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.778    uut/SignificandMultiplication/R_final_reg[11]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.032 r  uut/SignificandMultiplication/R_final_reg[12]_i_1/CO[0]
                         net (fo=1, routed)           0.000    13.032    expSigPostRound[12]
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    11.597    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/C
                         clock pessimism              0.259    11.856    
                         clock uncertainty           -0.035    11.820    
    SLICE_X12Y75         FDCE (Setup_fdce_C_D)        0.094    11.914    R_final_reg[12]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 5.498ns (71.009%)  route 2.245ns (28.991%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 11.597 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.652 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.975 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.975    expSigPostRound[9]
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    11.597    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/C
                         clock pessimism              0.259    11.856    
                         clock uncertainty           -0.035    11.820    
    SLICE_X12Y74         FDCE (Setup_fdce_C_D)        0.109    11.929    R_final_reg[9]
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 5.490ns (70.979%)  route 2.245ns (29.021%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 11.597 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.652 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.967 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.967    expSigPostRound[11]
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    11.597    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/C
                         clock pessimism              0.259    11.856    
                         clock uncertainty           -0.035    11.820    
    SLICE_X12Y74         FDCE (Setup_fdce_C_D)        0.109    11.929    R_final_reg[11]
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 5.414ns (70.691%)  route 2.245ns (29.309%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 11.597 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.652 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.891 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.891    expSigPostRound[10]
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    11.597    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/C
                         clock pessimism              0.259    11.856    
                         clock uncertainty           -0.035    11.820    
    SLICE_X12Y74         FDCE (Setup_fdce_C_D)        0.109    11.929    R_final_reg[10]
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                 -0.962    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 5.394ns (70.615%)  route 2.245ns (29.385%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 11.597 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.652 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.652    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.871 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.871    expSigPostRound[8]
    SLICE_X12Y74         FDCE                                         r  R_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    11.597    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[8]/C
                         clock pessimism              0.259    11.856    
                         clock uncertainty           -0.035    11.820    
    SLICE_X12Y74         FDCE (Setup_fdce_C_D)        0.109    11.929    R_final_reg[8]
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 5.381ns (70.564%)  route 2.245ns (29.435%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.599 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.858 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.858    expSigPostRound[5]
    SLICE_X12Y73         FDCE                                         r  R_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.509    11.599    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[5]/C
                         clock pessimism              0.259    11.858    
                         clock uncertainty           -0.035    11.822    
    SLICE_X12Y73         FDCE (Setup_fdce_C_D)        0.109    11.931    R_final_reg[5]
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                 -0.927    

Slack (VIOLATED) :        -0.919ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.618ns  (logic 5.373ns (70.534%)  route 2.245ns (29.466%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.599 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.850 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.850    expSigPostRound[7]
    SLICE_X12Y73         FDCE                                         r  R_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.509    11.599    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[7]/C
                         clock pessimism              0.259    11.858    
                         clock uncertainty           -0.035    11.822    
    SLICE_X12Y73         FDCE (Setup_fdce_C_D)        0.109    11.931    R_final_reg[7]
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                 -0.919    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 5.297ns (70.237%)  route 2.245ns (29.763%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.599 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.774 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.774    expSigPostRound[6]
    SLICE_X12Y73         FDCE                                         r  R_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.509    11.599    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[6]/C
                         clock pessimism              0.259    11.858    
                         clock uncertainty           -0.035    11.822    
    SLICE_X12Y73         FDCE (Setup_fdce_C_D)        0.109    11.931    R_final_reg[6]
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 5.277ns (70.158%)  route 2.245ns (29.842%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.599 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.535 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.535    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.754 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.754    expSigPostRound[4]
    SLICE_X12Y73         FDCE                                         r  R_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.509    11.599    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[4]/C
                         clock pessimism              0.259    11.858    
                         clock uncertainty           -0.035    11.822    
    SLICE_X12Y73         FDCE (Setup_fdce_C_D)        0.109    11.931    R_final_reg[4]
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 -0.823    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 5.153ns (69.657%)  route 2.245ns (30.343%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 11.600 - 6.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.630     5.233    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.586     6.275    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    10.116 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          0.826    10.942    uut/SignificandMultiplication/RR__0[21]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    11.066 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           0.832    11.898    uut/SignificandMultiplication/p_0_in
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.022    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.630 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.630    expSigPostRound[3]
    SLICE_X12Y72         FDCE                                         r  R_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.510    11.600    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[3]/C
                         clock pessimism              0.259    11.859    
                         clock uncertainty           -0.035    11.823    
    SLICE_X12Y72         FDCE (Setup_fdce_C_D)        0.109    11.932    R_final_reg[3]
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                 -0.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.250ns (44.326%)  route 0.314ns (55.674%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]/Q
                         net (fo=2, routed)           0.314     1.939    uut/SignificandMultiplication/R_OBUF[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.984 r  uut/SignificandMultiplication/R_final[11]_i_2/O
                         net (fo=1, routed)           0.000     1.984    uut/SignificandMultiplication/X__0[11]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.048 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    expSigPostRound[11]
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X12Y74         FDCE (Hold_fdce_C_D)         0.134     1.649    R_final_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.251ns (42.114%)  route 0.345ns (57.887%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]/Q
                         net (fo=2, routed)           0.345     1.970    uut/SignificandMultiplication/R_OBUF[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.015 r  uut/SignificandMultiplication/R_final[11]_i_3/O
                         net (fo=1, routed)           0.000     2.015    uut/SignificandMultiplication/X__0[10]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.080 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.080    expSigPostRound[10]
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X12Y74         FDCE (Hold_fdce_C_D)         0.134     1.649    R_final_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.368ns (53.255%)  route 0.323ns (46.745%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]/Q
                         net (fo=2, routed)           0.314     1.939    uut/SignificandMultiplication/R_OBUF[0]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.984 r  uut/SignificandMultiplication/R_final[11]_i_2/O
                         net (fo=1, routed)           0.000     1.984    uut/SignificandMultiplication/X__0[11]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.093 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.102    uut/SignificandMultiplication/R_final_reg[11]_i_1_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     2.175 r  uut/SignificandMultiplication/R_final_reg[12]_i_1/CO[0]
                         net (fo=1, routed)           0.000     2.175    expSigPostRound[12]
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X12Y75         FDCE (Hold_fdce_C_D)         0.129     1.644    R_final_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.859ns (66.695%)  route 0.429ns (33.305%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.236     1.861    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      0.609     2.470 r  uut/SignificandMultiplication/RR/P[17]
                         net (fo=2, routed)           0.193     2.663    uut/SignificandMultiplication/RR__0[17]
    SLICE_X12Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.708 r  uut/SignificandMultiplication/R_final[7]_i_2/O
                         net (fo=1, routed)           0.000     2.708    uut/SignificandMultiplication/X__0[7]
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.772 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.772    expSigPostRound[7]
    SLICE_X12Y73         FDCE                                         r  R_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.996    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[7]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X12Y73         FDCE (Hold_fdce_C_D)         0.134     1.650    R_final_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.860ns (66.618%)  route 0.431ns (33.382%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.236     1.861    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      0.609     2.470 r  uut/SignificandMultiplication/RR/P[17]
                         net (fo=2, routed)           0.195     2.665    uut/SignificandMultiplication/RR__0[17]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.045     2.710 r  uut/SignificandMultiplication/R_final[7]_i_3/O
                         net (fo=1, routed)           0.000     2.710    uut/SignificandMultiplication/X__0[6]
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.775 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.775    expSigPostRound[6]
    SLICE_X12Y73         FDCE                                         r  R_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.996    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[6]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X12Y73         FDCE (Hold_fdce_C_D)         0.134     1.650    R_final_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.861ns (66.444%)  route 0.435ns (33.556%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.236     1.861    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      0.609     2.470 r  uut/SignificandMultiplication/RR/P[15]
                         net (fo=2, routed)           0.199     2.669    uut/SignificandMultiplication/RR__0[15]
    SLICE_X12Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  uut/SignificandMultiplication/R_final[7]_i_4/O
                         net (fo=1, routed)           0.000     2.714    uut/SignificandMultiplication/X__0[5]
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.780 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.780    expSigPostRound[5]
    SLICE_X12Y73         FDCE                                         r  R_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.996    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[5]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X12Y73         FDCE (Hold_fdce_C_D)         0.134     1.650    R_final_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.861ns (66.444%)  route 0.435ns (33.556%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.236     1.861    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[5]_P[19])
                                                      0.609     2.470 r  uut/SignificandMultiplication/RR/P[19]
                         net (fo=2, routed)           0.199     2.669    uut/SignificandMultiplication/RR__0[19]
    SLICE_X12Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  uut/SignificandMultiplication/R_final[11]_i_4/O
                         net (fo=1, routed)           0.000     2.714    uut/SignificandMultiplication/X__0[9]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.780 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.780    expSigPostRound[9]
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X12Y74         FDCE (Hold_fdce_C_D)         0.134     1.649    R_final_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.861ns (65.871%)  route 0.446ns (34.129%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.236     1.861    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      0.609     2.470 r  uut/SignificandMultiplication/RR/P[11]
                         net (fo=3, routed)           0.211     2.680    uut/SignificandMultiplication/RR__0[11]
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.725 r  uut/SignificandMultiplication/R_final[3]_i_5/O
                         net (fo=1, routed)           0.000     2.725    uut/SignificandMultiplication/X__0[1]
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.791 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.791    expSigPostRound[1]
    SLICE_X12Y72         FDCE                                         r  R_final_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[1]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X12Y72         FDCE (Hold_fdce_C_D)         0.134     1.652    R_final_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.859ns (65.215%)  route 0.458ns (34.785%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.236     1.861    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[5]_P[13])
                                                      0.609     2.470 r  uut/SignificandMultiplication/RR/P[13]
                         net (fo=2, routed)           0.223     2.693    uut/SignificandMultiplication/RR__0[13]
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.738 r  uut/SignificandMultiplication/R_final[3]_i_3/O
                         net (fo=1, routed)           0.000     2.738    uut/SignificandMultiplication/X__0[3]
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.802 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.802    expSigPostRound[3]
    SLICE_X12Y72         FDCE                                         r  R_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X12Y72         FDCE (Hold_fdce_C_D)         0.134     1.652    R_final_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 R_final_reg[14]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R_final_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.860ns (64.799%)  route 0.467ns (35.201%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[14]_replica/Q
                         net (fo=7, routed)           0.236     1.861    uut/SignificandMultiplication/R_OBUF[14]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[5]_P[13])
                                                      0.609     2.470 r  uut/SignificandMultiplication/RR/P[13]
                         net (fo=2, routed)           0.232     2.702    uut/SignificandMultiplication/RR__0[13]
    SLICE_X12Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.747 r  uut/SignificandMultiplication/R_final[3]_i_4/O
                         net (fo=1, routed)           0.000     2.747    uut/SignificandMultiplication/X__0[2]
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.812 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.812    expSigPostRound[2]
    SLICE_X12Y72         FDCE                                         r  R_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[2]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X12Y72         FDCE (Hold_fdce_C_D)         0.134     1.652    R_final_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  1.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.667       4.512      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X12Y72    R_final_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X12Y74    R_final_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X12Y74    R_final_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X12Y75    R_final_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X11Y72    R_final_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X0Y71     R_final_reg[14]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X11Y72    R_final_reg[14]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X12Y72    R_final_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X12Y72    R_final_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y72    R_final_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y72    R_final_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y74    R_final_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y74    R_final_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y74    R_final_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y74    R_final_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y75    R_final_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X12Y75    R_final_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X11Y72    R_final_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X11Y72    R_final_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y72    R_final_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y72    R_final_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y74    R_final_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y74    R_final_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y74    R_final_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y74    R_final_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y75    R_final_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X12Y75    R_final_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X11Y72    R_final_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X11Y72    R_final_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_final_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.523ns  (logic 4.071ns (54.108%)  route 3.453ns (45.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.232    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_fdce_C_Q)         0.518     5.750 r  R_final_reg[2]/Q
                         net (fo=1, routed)           3.453     9.202    R_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.755 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.755    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 4.038ns (56.862%)  route 3.064ns (43.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.232    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_fdce_C_Q)         0.518     5.750 r  R_final_reg[0]/Q
                         net (fo=1, routed)           3.064     8.813    R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.334 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.334    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 4.053ns (57.646%)  route 2.978ns (42.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.232    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_fdce_C_Q)         0.518     5.750 r  R_final_reg[1]/Q
                         net (fo=1, routed)           2.978     8.728    R_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.263 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.263    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 4.070ns (61.042%)  route 2.598ns (38.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  R_final_reg[10]/Q
                         net (fo=1, routed)           2.598     8.344    R_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.897 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.897    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.070ns (61.364%)  route 2.562ns (38.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.628     5.231    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.518     5.749 r  R_final_reg[4]/Q
                         net (fo=1, routed)           2.562     8.311    R_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.863 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.863    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 4.073ns (62.136%)  route 2.482ns (37.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.628     5.231    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.518     5.749 r  R_final_reg[7]/Q
                         net (fo=1, routed)           2.482     8.231    R_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.786 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.786    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.485ns  (logic 4.069ns (62.737%)  route 2.417ns (37.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.232    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_fdce_C_Q)         0.518     5.750 r  R_final_reg[3]/Q
                         net (fo=1, routed)           2.417     8.166    R_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.717 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.717    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.066ns (62.766%)  route 2.412ns (37.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  R_final_reg[8]/Q
                         net (fo=1, routed)           2.412     8.159    R_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.706 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.706    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.070ns (63.172%)  route 2.373ns (36.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  R_final_reg[12]/Q
                         net (fo=1, routed)           2.373     8.119    R_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.671 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.671    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 4.073ns (63.268%)  route 2.365ns (36.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.628     5.231    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.518     5.749 r  R_final_reg[6]/Q
                         net (fo=1, routed)           2.365     8.113    R_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.668 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.668    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.842%)  route 0.323ns (19.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.323     1.978    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.200 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.200    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.412ns (75.515%)  route 0.458ns (24.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  R_final_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  R_final_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.458     2.112    R_final_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.383 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.383    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.419ns (70.735%)  route 0.587ns (29.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  R_final_reg[9]/Q
                         net (fo=1, routed)           0.587     2.232    R_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.487 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.487    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.396ns (68.370%)  route 0.646ns (31.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  R_final_reg[11]/Q
                         net (fo=1, routed)           0.646     2.291    R_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.523 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.523    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.416ns (67.659%)  route 0.677ns (32.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  R_final_reg[5]/Q
                         net (fo=1, routed)           0.677     2.323    R_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.576 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.576    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.420ns (67.657%)  route 0.679ns (32.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  R_final_reg[6]/Q
                         net (fo=1, routed)           0.679     2.325    R_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.581 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.581    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.416ns (67.418%)  route 0.685ns (32.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  R_final_reg[12]/Q
                         net (fo=1, routed)           0.685     2.330    R_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.582 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.582    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.420ns (66.848%)  route 0.704ns (33.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X12Y73         FDCE                                         r  R_final_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  R_final_reg[7]/Q
                         net (fo=1, routed)           0.704     2.350    R_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.606 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.606    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.412ns (66.116%)  route 0.724ns (33.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  R_final_reg[8]/Q
                         net (fo=1, routed)           0.724     2.369    R_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.617 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.617    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.415ns (66.231%)  route 0.722ns (33.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[3]/Q
                         net (fo=1, routed)           0.722     2.370    R_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.621 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.621    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.643ns  (logic 1.478ns (31.826%)  route 3.165ns (68.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          3.165     4.643    start_IBUF
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.480ns (31.892%)  route 3.160ns (68.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=17, routed)          3.160     4.639    rst_IBUF
    SLICE_X12Y75         FDCE                                         f  R_final_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  R_final_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.480ns (33.073%)  route 2.994ns (66.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=17, routed)          2.994     4.474    rst_IBUF
    SLICE_X12Y74         FDCE                                         f  R_final_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.480ns (33.073%)  route 2.994ns (66.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=17, routed)          2.994     4.474    rst_IBUF
    SLICE_X12Y74         FDCE                                         f  R_final_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.480ns (33.073%)  route 2.994ns (66.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=17, routed)          2.994     4.474    rst_IBUF
    SLICE_X12Y74         FDCE                                         f  R_final_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.480ns (33.073%)  route 2.994ns (66.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=17, routed)          2.994     4.474    rst_IBUF
    SLICE_X12Y74         FDCE                                         f  R_final_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.478ns (33.047%)  route 2.994ns (66.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.994     4.471    start_IBUF
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[10]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.478ns (33.047%)  route 2.994ns (66.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.994     4.471    start_IBUF
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[11]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.478ns (33.047%)  route 2.994ns (66.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.994     4.471    start_IBUF
    SLICE_X12Y74         FDCE                                         r  R_final_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.478ns (33.047%)  route 2.994ns (66.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.994     4.471    start_IBUF
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.930    clk_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  R_final_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.247ns (29.348%)  route 0.596ns (70.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.596     0.843    rst_IBUF
    SLICE_X0Y79          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            fsm_done_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.245ns (26.739%)  route 0.673ns (73.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          0.673     0.918    start_IBUF
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            fsm_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.245ns (24.942%)  route 0.739ns (75.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          0.739     0.984    start_IBUF
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[14]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.247ns (24.033%)  route 0.782ns (75.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.782     1.029    rst_IBUF
    SLICE_X0Y71          FDCE                                         f  R_final_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  R_final_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[14]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.245ns (22.536%)  route 0.844ns (77.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          0.844     1.089    start_IBUF
    SLICE_X0Y71          FDCE                                         r  R_final_reg[14]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  R_final_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.247ns (19.062%)  route 1.051ns (80.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.051     1.298    rst_IBUF
    SLICE_X11Y72         FDCE                                         f  R_final_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[14]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.247ns (19.062%)  route 1.051ns (80.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.051     1.298    rst_IBUF
    SLICE_X11Y72         FDCE                                         f  R_final_reg[14]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.245ns (18.025%)  route 1.116ns (81.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          1.116     1.362    start_IBUF
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[14]_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.245ns (18.025%)  route 1.116ns (81.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          1.116     1.362    start_IBUF
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  R_final_reg[14]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.247ns (17.412%)  route 1.174ns (82.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.174     1.421    rst_IBUF
    SLICE_X12Y72         FDCE                                         f  R_final_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  R_final_reg[0]/C





