--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml General.twx General.ncd -o General.twr General.pcf -ucf
elbertv2.ucf

Design file:              General.ncd
Physical constraint file: General.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_vga/Inst_clock25/CLKFX_BUF" 
derived from  NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;  
divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 238 paths analyzed, 50 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.021ns.
--------------------------------------------------------------------------------

Paths for end point Inst_vga/Inst_VGA_sync/h_count_2 (SLICE_X16Y30.G1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.046 - 0.037)
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_7 to Inst_vga/Inst_VGA_sync/h_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.XQ      Tcko                  0.521   Inst_vga/Inst_VGA_sync/h_count<7>
                                                       Inst_vga/Inst_VGA_sync/h_count_7
    SLICE_X16Y27.F1      net (fanout=4)        1.567   Inst_vga/Inst_VGA_sync/h_count<7>
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y30.G1      net (fanout=8)        0.663   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y30.CLK     Tgck                  0.671   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<7>1
                                                       Inst_vga/Inst_VGA_sync/h_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (2.409ns logic, 2.621ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_3 to Inst_vga/Inst_VGA_sync/h_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.521   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_3
    SLICE_X16Y27.G4      net (fanout=4)        0.632   Inst_vga/Inst_VGA_sync/h_count<3>
    SLICE_X16Y27.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X16Y27.F3      net (fanout=1)        0.021   Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y30.G1      net (fanout=8)        0.663   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y30.CLK     Tgck                  0.671   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<7>1
                                                       Inst_vga/Inst_VGA_sync/h_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (3.025ns logic, 1.707ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_5 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.264 - 0.276)
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_5 to Inst_vga/Inst_VGA_sync/h_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.596   Inst_vga/Inst_VGA_sync/h_sync
                                                       Inst_vga/Inst_VGA_sync/h_count_5
    SLICE_X16Y27.G2      net (fanout=4)        0.530   Inst_vga/Inst_VGA_sync/h_count<5>
    SLICE_X16Y27.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X16Y27.F3      net (fanout=1)        0.021   Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y30.G1      net (fanout=8)        0.663   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y30.CLK     Tgck                  0.671   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<7>1
                                                       Inst_vga/Inst_VGA_sync/h_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (3.100ns logic, 1.605ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga/Inst_VGA_sync/h_count_8 (SLICE_X16Y31.G1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.046 - 0.037)
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_7 to Inst_vga/Inst_VGA_sync/h_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.XQ      Tcko                  0.521   Inst_vga/Inst_VGA_sync/h_count<7>
                                                       Inst_vga/Inst_VGA_sync/h_count_7
    SLICE_X16Y27.F1      net (fanout=4)        1.567   Inst_vga/Inst_VGA_sync/h_count<7>
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y31.G1      net (fanout=8)        0.663   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y31.CLK     Tgck                  0.671   Inst_vga/Inst_VGA_sync/h_count<9>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<1>1
                                                       Inst_vga/Inst_VGA_sync/h_count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (2.409ns logic, 2.621ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.046 - 0.054)
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_3 to Inst_vga/Inst_VGA_sync/h_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.521   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_3
    SLICE_X16Y27.G4      net (fanout=4)        0.632   Inst_vga/Inst_VGA_sync/h_count<3>
    SLICE_X16Y27.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X16Y27.F3      net (fanout=1)        0.021   Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y31.G1      net (fanout=8)        0.663   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y31.CLK     Tgck                  0.671   Inst_vga/Inst_VGA_sync/h_count<9>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<1>1
                                                       Inst_vga/Inst_VGA_sync/h_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (3.025ns logic, 1.707ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_5 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.264 - 0.276)
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_5 to Inst_vga/Inst_VGA_sync/h_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.596   Inst_vga/Inst_VGA_sync/h_sync
                                                       Inst_vga/Inst_VGA_sync/h_count_5
    SLICE_X16Y27.G2      net (fanout=4)        0.530   Inst_vga/Inst_VGA_sync/h_count<5>
    SLICE_X16Y27.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X16Y27.F3      net (fanout=1)        0.021   Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y31.G1      net (fanout=8)        0.663   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y31.CLK     Tgck                  0.671   Inst_vga/Inst_VGA_sync/h_count<9>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<1>1
                                                       Inst_vga/Inst_VGA_sync/h_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (3.100ns logic, 1.605ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga/Inst_VGA_sync/h_count_3 (SLICE_X16Y30.F1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.046 - 0.037)
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_7 to Inst_vga/Inst_VGA_sync/h_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.XQ      Tcko                  0.521   Inst_vga/Inst_VGA_sync/h_count<7>
                                                       Inst_vga/Inst_VGA_sync/h_count_7
    SLICE_X16Y27.F1      net (fanout=4)        1.567   Inst_vga/Inst_VGA_sync/h_count<7>
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y30.F1      net (fanout=8)        0.658   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y30.CLK     Tfck                  0.656   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<6>1
                                                       Inst_vga/Inst_VGA_sync/h_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (2.394ns logic, 2.616ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_3 to Inst_vga/Inst_VGA_sync/h_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.521   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_3
    SLICE_X16Y27.G4      net (fanout=4)        0.632   Inst_vga/Inst_VGA_sync/h_count<3>
    SLICE_X16Y27.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X16Y27.F3      net (fanout=1)        0.021   Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y30.F1      net (fanout=8)        0.658   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y30.CLK     Tfck                  0.656   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<6>1
                                                       Inst_vga/Inst_VGA_sync/h_count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (3.010ns logic, 1.702ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga/Inst_VGA_sync/h_count_5 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.264 - 0.276)
  Source Clock:         Inst_vga/clk25_s rising at 0.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga/Inst_VGA_sync/h_count_5 to Inst_vga/Inst_VGA_sync/h_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.596   Inst_vga/Inst_VGA_sync/h_sync
                                                       Inst_vga/Inst_VGA_sync/h_count_5
    SLICE_X16Y27.G2      net (fanout=4)        0.530   Inst_vga/Inst_VGA_sync/h_count<5>
    SLICE_X16Y27.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X16Y27.F3      net (fanout=1)        0.021   Inst_vga/Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X16Y27.X       Tilo                  0.601   Inst_vga/Inst_VGA_sync/h_sync_and0000
                                                       Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.G2      net (fanout=3)        0.391   Inst_vga/Inst_VGA_sync/h_sync_and0000
    SLICE_X16Y25.Y       Tilo                  0.616   Inst_vga/Inst_VGA_sync/h_count<0>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X16Y30.F1      net (fanout=8)        0.658   Inst_vga/Inst_VGA_sync/N11
    SLICE_X16Y30.CLK     Tfck                  0.656   Inst_vga/Inst_VGA_sync/h_count<3>
                                                       Inst_vga/Inst_VGA_sync/h_count_mux0002<6>1
                                                       Inst_vga/Inst_VGA_sync/h_count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (3.085ns logic, 1.600ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_vga/Inst_clock25/CLKFX_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------

Paths for end point Inst_vga/Inst_VGA_sync/h_sync (SLICE_X18Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga/Inst_VGA_sync/h_sync (FF)
  Destination:          Inst_vga/Inst_VGA_sync/h_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_vga/clk25_s rising at 40.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_vga/Inst_VGA_sync/h_sync to Inst_vga/Inst_VGA_sync/h_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.XQ      Tcko                  0.417   Inst_vga/Inst_VGA_sync/h_sync
                                                       Inst_vga/Inst_VGA_sync/h_sync
    SLICE_X18Y27.F4      net (fanout=14)       0.267   Inst_vga/Inst_VGA_sync/h_sync
    SLICE_X18Y27.CLK     Tckf        (-Th)    -0.438   Inst_vga/Inst_VGA_sync/h_sync
                                                       Inst_vga/Inst_VGA_sync/h_sync_mux000011
                                                       Inst_vga/Inst_VGA_sync/h_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.855ns logic, 0.267ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga/Inst_VGA_sync/ENABLE_H (SLICE_X16Y29.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga/Inst_VGA_sync/ENABLE_H (FF)
  Destination:          Inst_vga/Inst_VGA_sync/ENABLE_H (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_vga/clk25_s rising at 40.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_vga/Inst_VGA_sync/ENABLE_H to Inst_vga/Inst_VGA_sync/ENABLE_H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.XQ      Tcko                  0.417   Inst_vga/Inst_VGA_sync/ENABLE_H
                                                       Inst_vga/Inst_VGA_sync/ENABLE_H
    SLICE_X16Y29.F1      net (fanout=10)       0.333   Inst_vga/Inst_VGA_sync/ENABLE_H
    SLICE_X16Y29.CLK     Tckf        (-Th)    -0.438   Inst_vga/Inst_VGA_sync/ENABLE_H
                                                       Inst_vga/Inst_VGA_sync/ENABLE_H_mux0000961
                                                       Inst_vga/Inst_VGA_sync/ENABLE_H
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.855ns logic, 0.333ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga/Inst_VGA_sync/clk_2_cnt_3 (SLICE_X5Y24.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga/Inst_VGA_sync/clk_2_cnt_1 (FF)
  Destination:          Inst_vga/Inst_VGA_sync/clk_2_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         Inst_vga/clk25_s rising at 40.000ns
  Destination Clock:    Inst_vga/clk25_s rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_vga/Inst_VGA_sync/clk_2_cnt_1 to Inst_vga/Inst_VGA_sync/clk_2_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y25.YQ       Tcko                  0.419   Inst_vga/Inst_VGA_sync/clk_2_cnt<1>
                                                       Inst_vga/Inst_VGA_sync/clk_2_cnt_1
    SLICE_X5Y24.F3       net (fanout=5)        0.381   Inst_vga/Inst_VGA_sync/clk_2_cnt<1>
    SLICE_X5Y24.CLK      Tckf        (-Th)    -0.406   Inst_vga/Inst_VGA_sync/clk_2_cnt<3>
                                                       Inst_vga/Inst_VGA_sync/clk_2_cnt_mux0002<0>1
                                                       Inst_vga/Inst_VGA_sync/clk_2_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.825ns logic, 0.381ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_vga/Inst_clock25/CLKFX_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------
Slack: 36.998ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKFX
  Logical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Inst_vga/Inst_clock25/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 19.999ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_vga/Inst_VGA_sync/h_count<7>/CLK
  Logical resource: Inst_vga/Inst_VGA_sync/h_count_7/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: Inst_vga/clk25_s
--------------------------------------------------------------------------------
Slack: 38.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 19.999ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_vga/Inst_VGA_sync/h_count<7>/CLK
  Logical resource: Inst_vga/Inst_VGA_sync/h_count_1/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: Inst_vga/clk25_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_vga/Inst_clock25/CLK0_BUF" 
derived from  NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;  duty 
cycle corrected to 83.333 nS  HIGH 41.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1250 paths analyzed, 271 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.878ns.
--------------------------------------------------------------------------------

Paths for end point Inst_UART/Inst_uart_rx/info_2 (SLICE_X4Y15.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_1 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.820ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.228 - 0.286)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_1 to Inst_UART/Inst_uart_rx/info_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<1>
                                                       Inst_UART/Inst_uart_rx/conteo_1
    SLICE_X0Y22.G1       net (fanout=6)        0.587   Inst_UART/Inst_uart_rx/conteo<1>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X5Y15.G1       net (fanout=8)        1.071   Inst_UART/Inst_uart_rx/N25
    SLICE_X5Y15.Y        Tilo                  0.561   Inst_UART/Inst_uart_rx/info_3_mux000020
                                                       Inst_UART/Inst_uart_rx/info_2_mux000016
    SLICE_X4Y15.SR       net (fanout=1)        0.965   Inst_UART/Inst_uart_rx/info_2_mux000016
    SLICE_X4Y15.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<2>
                                                       Inst_UART/Inst_uart_rx/info_2
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (3.348ns logic, 3.472ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_2 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.812ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.228 - 0.282)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_2 to Inst_UART/Inst_uart_rx/info_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<2>
                                                       Inst_UART/Inst_uart_rx/conteo_2
    SLICE_X0Y22.G2       net (fanout=6)        0.579   Inst_UART/Inst_uart_rx/conteo<2>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X5Y15.G1       net (fanout=8)        1.071   Inst_UART/Inst_uart_rx/N25
    SLICE_X5Y15.Y        Tilo                  0.561   Inst_UART/Inst_uart_rx/info_3_mux000020
                                                       Inst_UART/Inst_uart_rx/info_2_mux000016
    SLICE_X4Y15.SR       net (fanout=1)        0.965   Inst_UART/Inst_uart_rx/info_2_mux000016
    SLICE_X4Y15.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<2>
                                                       Inst_UART/Inst_uart_rx/info_2
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (3.348ns logic, 3.464ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_0 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.228 - 0.282)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_0 to Inst_UART/Inst_uart_rx/info_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<0>
                                                       Inst_UART/Inst_uart_rx/conteo_0
    SLICE_X0Y22.G4       net (fanout=7)        0.501   Inst_UART/Inst_uart_rx/conteo<0>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X5Y15.G1       net (fanout=8)        1.071   Inst_UART/Inst_uart_rx/N25
    SLICE_X5Y15.Y        Tilo                  0.561   Inst_UART/Inst_uart_rx/info_3_mux000020
                                                       Inst_UART/Inst_uart_rx/info_2_mux000016
    SLICE_X4Y15.SR       net (fanout=1)        0.965   Inst_UART/Inst_uart_rx/info_2_mux000016
    SLICE_X4Y15.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<2>
                                                       Inst_UART/Inst_uart_rx/info_2
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (3.348ns logic, 3.386ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_UART/Inst_uart_rx/info_4 (SLICE_X4Y12.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_1 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.235 - 0.286)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_1 to Inst_UART/Inst_uart_rx/info_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<1>
                                                       Inst_UART/Inst_uart_rx/conteo_1
    SLICE_X0Y22.G1       net (fanout=6)        0.587   Inst_UART/Inst_uart_rx/conteo<1>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X4Y13.G3       net (fanout=8)        0.789   Inst_UART/Inst_uart_rx/N25
    SLICE_X4Y13.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_4_mux000016
                                                       Inst_UART/Inst_uart_rx/info_4_mux000016
    SLICE_X4Y12.SR       net (fanout=1)        0.941   Inst_UART/Inst_uart_rx/info_4_mux000016
    SLICE_X4Y12.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<4>
                                                       Inst_UART/Inst_uart_rx/info_4
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (3.403ns logic, 3.166ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_2 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.235 - 0.282)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_2 to Inst_UART/Inst_uart_rx/info_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<2>
                                                       Inst_UART/Inst_uart_rx/conteo_2
    SLICE_X0Y22.G2       net (fanout=6)        0.579   Inst_UART/Inst_uart_rx/conteo<2>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X4Y13.G3       net (fanout=8)        0.789   Inst_UART/Inst_uart_rx/N25
    SLICE_X4Y13.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_4_mux000016
                                                       Inst_UART/Inst_uart_rx/info_4_mux000016
    SLICE_X4Y12.SR       net (fanout=1)        0.941   Inst_UART/Inst_uart_rx/info_4_mux000016
    SLICE_X4Y12.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<4>
                                                       Inst_UART/Inst_uart_rx/info_4
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (3.403ns logic, 3.158ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_0 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.483ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.235 - 0.282)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_0 to Inst_UART/Inst_uart_rx/info_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<0>
                                                       Inst_UART/Inst_uart_rx/conteo_0
    SLICE_X0Y22.G4       net (fanout=7)        0.501   Inst_UART/Inst_uart_rx/conteo<0>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X4Y13.G3       net (fanout=8)        0.789   Inst_UART/Inst_uart_rx/N25
    SLICE_X4Y13.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_4_mux000016
                                                       Inst_UART/Inst_uart_rx/info_4_mux000016
    SLICE_X4Y12.SR       net (fanout=1)        0.941   Inst_UART/Inst_uart_rx/info_4_mux000016
    SLICE_X4Y12.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<4>
                                                       Inst_UART/Inst_uart_rx/info_4
    -------------------------------------------------  ---------------------------
    Total                                      6.483ns (3.403ns logic, 3.080ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_UART/Inst_uart_rx/info_6 (SLICE_X5Y17.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_1 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.443ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.223 - 0.286)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_1 to Inst_UART/Inst_uart_rx/info_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<1>
                                                       Inst_UART/Inst_uart_rx/conteo_1
    SLICE_X0Y22.G1       net (fanout=6)        0.587   Inst_UART/Inst_uart_rx/conteo<1>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X4Y16.G4       net (fanout=8)        0.615   Inst_UART/Inst_uart_rx/N25
    SLICE_X4Y16.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_1_mux000016
                                                       Inst_UART/Inst_uart_rx/info_6_mux000020
    SLICE_X5Y17.SR       net (fanout=1)        0.989   Inst_UART/Inst_uart_rx/info_6_mux000020
    SLICE_X5Y17.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<6>
                                                       Inst_UART/Inst_uart_rx/info_6
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (3.403ns logic, 3.040ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_2 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.223 - 0.282)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_2 to Inst_UART/Inst_uart_rx/info_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<2>
                                                       Inst_UART/Inst_uart_rx/conteo_2
    SLICE_X0Y22.G2       net (fanout=6)        0.579   Inst_UART/Inst_uart_rx/conteo<2>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X4Y16.G4       net (fanout=8)        0.615   Inst_UART/Inst_uart_rx/N25
    SLICE_X4Y16.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_1_mux000016
                                                       Inst_UART/Inst_uart_rx/info_6_mux000020
    SLICE_X5Y17.SR       net (fanout=1)        0.989   Inst_UART/Inst_uart_rx/info_6_mux000020
    SLICE_X5Y17.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<6>
                                                       Inst_UART/Inst_uart_rx/info_6
    -------------------------------------------------  ---------------------------
    Total                                      6.435ns (3.403ns logic, 3.032ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_UART/Inst_uart_rx/conteo_0 (FF)
  Destination:          Inst_UART/Inst_uart_rx/info_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.357ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.223 - 0.282)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_UART/Inst_uart_rx/conteo_0 to Inst_UART/Inst_uart_rx/info_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.XQ       Tcko                  0.521   Inst_UART/Inst_uart_rx/conteo<0>
                                                       Inst_UART/Inst_uart_rx/conteo_0
    SLICE_X0Y22.G4       net (fanout=7)        0.501   Inst_UART/Inst_uart_rx/conteo<0>
    SLICE_X0Y22.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011_SW0
    SLICE_X0Y22.F4       net (fanout=1)        0.035   N53
    SLICE_X0Y22.X        Tilo                  0.601   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
                                                       Inst_UART/Inst_uart_rx/estado_cmp_lt00011
    SLICE_X6Y17.G3       net (fanout=14)       0.814   Inst_UART/Inst_uart_rx/estado_cmp_lt0001
    SLICE_X6Y17.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_7_mux000021
                                                       Inst_UART/Inst_uart_rx/info_0_mux0000111
    SLICE_X4Y16.G4       net (fanout=8)        0.615   Inst_UART/Inst_uart_rx/N25
    SLICE_X4Y16.Y        Tilo                  0.616   Inst_UART/Inst_uart_rx/info_1_mux000016
                                                       Inst_UART/Inst_uart_rx/info_6_mux000020
    SLICE_X5Y17.SR       net (fanout=1)        0.989   Inst_UART/Inst_uart_rx/info_6_mux000020
    SLICE_X5Y17.CLK      Tsrck                 0.433   Inst_UART/Inst_uart_rx/info<6>
                                                       Inst_UART/Inst_uart_rx/info_6
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (3.403ns logic, 2.954ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_vga/Inst_clock25/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 duty cycle corrected to 83.333 nS  HIGH 41.666 nS 

--------------------------------------------------------------------------------

Paths for end point ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y1.WEA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_generador_direccion/escritura_0 (FF)
  Destination:          ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.916ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.456 - 0.393)
  Source Clock:         clk0 rising at 83.333ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_generador_direccion/escritura_0 to ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.YQ       Tcko                  0.419   Inst_generador_direccion/escritura<0>
                                                       Inst_generador_direccion/escritura_0
    RAMB16_X0Y1.WEA1     net (fanout=8)        0.497   Inst_generador_direccion/escritura<0>
    RAMB16_X0Y1.CLKA     Trckc_WEA   (-Th)     0.000   ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (0.419ns logic, 0.497ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y1.WEA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_generador_direccion/escritura_0 (FF)
  Destination:          ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.456 - 0.393)
  Source Clock:         clk0 rising at 83.333ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_generador_direccion/escritura_0 to ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.YQ       Tcko                  0.419   Inst_generador_direccion/escritura<0>
                                                       Inst_generador_direccion/escritura_0
    RAMB16_X0Y1.WEA0     net (fanout=8)        0.565   Inst_generador_direccion/escritura<0>
    RAMB16_X0Y1.CLKA     Trckc_WEA   (-Th)     0.000   ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.419ns logic, 0.565ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y1.WEA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_generador_direccion/escritura_0 (FF)
  Destination:          ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.456 - 0.393)
  Source Clock:         clk0 rising at 83.333ns
  Destination Clock:    clk0 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_generador_direccion/escritura_0 to ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.YQ       Tcko                  0.419   Inst_generador_direccion/escritura<0>
                                                       Inst_generador_direccion/escritura_0
    RAMB16_X0Y1.WEA2     net (fanout=8)        0.580   Inst_generador_direccion/escritura<0>
    RAMB16_X0Y1.CLKA     Trckc_WEA   (-Th)     0.000   ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.419ns logic, 0.580ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_vga/Inst_clock25/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 duty cycle corrected to 83.333 nS  HIGH 41.666 nS 

--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLK0
  Logical resource: Inst_vga/Inst_clock25/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: Inst_vga/Inst_clock25/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 80.570ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Logical resource: ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 80.570ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram/CLKA
  Logical resource: ram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT_OBUF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT_OBUF           |     83.333ns|     20.000ns|     10.460ns|            0|            0|            0|         1488|
| Inst_vga/Inst_clock25/CLKFX_BU|     40.000ns|      5.021ns|          N/A|            0|            0|          238|            0|
| F                             |             |             |             |             |             |             |             |
| Inst_vga/Inst_clock25/CLK0_BUF|     83.333ns|      6.878ns|          N/A|            0|            0|         1250|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_g
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_g          |    6.878|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1488 paths, 0 nets, and 645 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May  4 03:48:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 369 MB



