// Seed: 3592025869
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    output uwire id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output supply0 id_14,
    input wor id_15
);
  wire id_17;
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1
    , id_4,
    output uwire id_2
);
  wire ['b0 : 1] id_5;
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_6[1] = 1'h0;
  wire id_7;
endmodule
