v 20201216 2
C 46500 58800 1 0 0 alu.sym
{
T 47250 59850 5 10 1 1 0 4 1
source=alu.sch
T 47250 60200 5 10 1 1 0 4 1
refdes=S
}
C 43000 61900 1 270 0 vpulse-1.sym
{
T 43900 61650 5 10 1 1 0 0 1
refdes=VA
T 43850 61200 5 10 0 0 270 0 1
device=vpulse
T 44050 61200 5 10 0 0 270 0 1
footprint=none
T 43000 61650 5 10 1 1 0 7 1
value=pulse 0 3.3 10u 1n 1n 10u 20u
}
C 43000 61100 1 270 0 vpulse-1.sym
{
T 43900 60850 5 10 1 1 0 0 1
refdes=VB
T 43850 60400 5 10 0 0 270 0 1
device=vpulse
T 44050 60400 5 10 0 0 270 0 1
footprint=none
T 43000 60850 5 10 1 1 0 7 1
value=pulse 0 3.3 20u 1n 1n 20u 40u
}
C 43000 59500 1 270 0 vpulse-1.sym
{
T 43900 59250 5 10 1 1 0 0 1
refdes=VCR
T 43850 58800 5 10 0 0 270 0 1
device=vpulse
T 44050 58800 5 10 0 0 270 0 1
footprint=none
T 43000 59250 5 10 1 1 0 7 1
value=pulse 0 3.3 80u 1n 1n 80u 160u
}
C 43000 58700 1 270 0 vpulse-1.sym
{
T 43900 58450 5 10 1 1 0 0 1
refdes=VCS
T 43850 58000 5 10 0 0 270 0 1
device=vpulse
T 44050 58000 5 10 0 0 270 0 1
footprint=none
T 43000 58450 5 10 1 1 0 7 1
value=pulse 0 3.3 160u 1n 1n 160u 320u
}
N 43000 56700 43000 61600 4
C 42900 56400 1 0 0 gnd-1.sym
N 44200 61600 45000 61600 4
{
T 44700 61600 5 10 1 1 0 0 1
netname=A
}
N 45000 60800 44200 60800 4
{
T 44700 60800 5 10 1 1 0 0 1
netname=B
}
N 45000 59200 44200 59200 4
{
T 44700 59200 5 10 1 1 0 0 1
netname=CR
}
N 44200 58400 45000 58400 4
{
T 44700 58400 5 10 1 1 0 0 1
netname=CS#
}
C 43000 57900 1 270 0 vpulse-1.sym
{
T 43900 57650 5 10 1 1 0 0 1
refdes=VAND
T 43850 57200 5 10 0 0 270 0 1
device=vpulse
T 44050 57200 5 10 0 0 270 0 1
footprint=none
T 43000 57650 5 10 1 1 0 7 1
value=pulse 0 3.3 320u 1n 1n 320u 640u
}
C 43000 57100 1 270 0 vpulse-1.sym
{
T 43900 56850 5 10 1 1 0 0 1
refdes=VOR
T 43850 56400 5 10 0 0 270 0 1
device=vpulse
T 44050 56400 5 10 0 0 270 0 1
footprint=none
T 43000 56850 5 10 1 1 0 7 1
value=pulse 0 3.3 640u 1n 1n 640u 1280u
}
C 43000 60300 1 270 0 vpulse-1.sym
{
T 43900 60050 5 10 1 1 0 0 1
refdes=VC
T 43850 59600 5 10 0 0 270 0 1
device=vpulse
T 44050 59600 5 10 0 0 270 0 1
footprint=none
T 43000 60050 5 10 1 1 0 7 1
value=pulse 0 3.3 40u 1n 1n 40u 80u
}
N 44200 60000 45000 60000 4
{
T 44700 60000 5 10 1 1 0 0 1
netname=Ci#
}
C 47100 58500 1 0 0 gnd-1.sym
N 48000 60300 48200 60300 4
{
T 48200 60300 5 10 1 1 0 0 1
netname=Q
}
N 47600 61200 48100 61200 4
{
T 48200 61200 5 10 1 1 0 0 1
netname=Co#
}
N 48000 59600 48200 59600 4
{
T 48200 59600 5 10 1 1 0 0 1
netname=CS#
}
C 46300 56900 1 0 0 vdc-1.sym
{
T 47000 57550 5 10 1 1 0 0 1
refdes=V3v3
T 47000 57750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 47000 57950 5 10 0 0 0 0 1
footprint=none
T 47000 57350 5 10 1 1 0 0 1
value=DC 3.3V
}
C 46500 56600 1 0 0 gnd-1.sym
N 44200 57600 45000 57600 4
{
T 44700 57600 5 10 1 1 0 0 1
netname=AND
}
C 46400 58100 1 0 0 vdd-1.sym
N 44200 56800 45000 56800 4
{
T 44700 56800 5 10 1 1 0 0 1
netname=OR
}
N 48200 59400 48000 59400 4
{
T 48200 59400 5 10 1 1 0 0 1
netname=CR
}
C 47000 61200 1 0 0 vdd-1.sym
N 46300 59500 46500 59500 4
{
T 46100 59500 5 10 1 1 0 0 1
netname=AND
}
N 46500 59300 46300 59300 4
{
T 46300 59300 5 10 1 1 0 6 1
netname=OR
}
N 46300 60600 46500 60600 4
{
T 46300 60600 5 10 1 1 0 0 1
netname=A
}
N 46500 60200 46300 60200 4
{
T 46400 60200 5 10 1 1 0 6 1
netname=B
}
N 47600 58800 48200 58800 4
{
T 48200 58800 5 10 1 1 0 0 1
netname=Ci#
}
C 47800 60500 1 0 0 vdd-1.sym
