FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GTRIG_TTL\I";
2"SYNC24L_ECL\I";
3"CAEN_ANPULSE<11..0>\I";
4"UN$1$CAEN$I3$DATA";
5"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
6"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
7"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
8"UN$1$CAEN$I3$CLK";
9"EXTTRIG<15..0>\I";
10"SYNC_PULSE_OUT\I";
11"SYNC_DELAY_IN\I";
12"ASYNC_DELAY_IN\I";
13"SMELLIE_DELAY_OUT\I";
14"SMELLIE_DELAY_IN\I";
15"FAST_COMP_OUTH\I";
16"LOCKOUT*\I";
17"GTRIGH_ECL\I";
18"UN$1$COMPARATORS$I13$DATARDY";
19"UN$1$GTDELAYS$I4$LOCKOUT";
20"UN$1$CAEN$I3$LE";
21"UN$1$CLOCKS$I15$LE";
22"UN$1$GTDELAYS$I4$DGTTTL";
23"UN$1$CNTRLREGISTER$I2$ECALSETUP";
24"UN$1$3MERGE$I8$Y";
25"UN$1$CNTRLREGISTER$I2$LOSELECT";
26"UN$1$CNTRLREGISTER$I2$LE";
27"SYNC_TTL\I";
28"SYNC24_TTL\I";
29"UN$1$CNTRLREGISTER$I2$DATARDY";
30"UN$1$CNTRLREGISTER$I2$DATAOUT";
31"RAWTRIGS<3..0>\I";
32"UN$1$GENERICUTILITIES$I11$CLRCNT";
33"UN$1$GENERICUTILITIES$I11$PULSE";
34"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
35"TELLIE_DELAY_OUT\I";
36"UN$1$3MERGE$I6$Y";
37"UN$1$CLOCKS$I15$MISSEDCLOCK";
38"UN$1$CLOCKS$I15$FOX200MHZ";
39"UN$1$CLOCKS$I15$DATARDY";
40"UN$1$MICROZEDCONNECTION$I10$SPKR";
41"TELLIE_PULSE_OUT\I";
42"TELLIE_DELAY_IN\I";
43"SYNC_DELAY_OUT\I";
44"SMELLIE_PULSE_OUT\I";
45"UN$1$CLOCKS$I15$CLOCK100";
46"TUBII_RT_OUT\I";
47"UN$1$CAEN$I3$DATARDY";
48"UN$1$COMPARATORS$I13$LETUNE";
49"UN$1$CLOCKS$I15$DEFAULTSELECT";
50"GTRIGL_ECL\I";
51"MTCD_LO*\I";
52"DGTH\I";
53"DGTL\I";
54"LOCKOUT\I";
55"UN$1$GTDELAYS$I4$LEDGT";
56"SYNCH_ECL\I";
57"CAEN_OUT<7..0>\I";
58"SCOPE_OUT<7..0>\I";
59"SYNCL_ECL\I";
60"SYNC24H_ECL\I";
61"SYNCH_LVDS\I";
62"SYNCL_LVDS\I";
63"SYNC24H_LVDS\I";
64"SYNC24L_LVDS\I";
65"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
66"GND\G";
67"VCC\G";
68"UN$1$3MERGE$I6$A";
69"FAST_COMP_OUTL\I";
70"TUNE_COMP_OUTL\I";
71"TUNE_COMP_OUTH\I";
72"ASYNC_PULSE_OUT\I";
73"UN$1$3MERGE$I6$C";
74"UN$1$3MERGE$I6$B";
75"GND\G";
76"CLOCK200_OUTL\I";
77"TUB_CLK_IN\I";
78"CLOCK200_OUTH\I";
79"EXT_PED_OUT\I";
80"EXT_PED_IN\I";
81"ASYNC_DELAY_OUT\I";
82"FAST_ANPULSE\I";
83"TUNE_ANPULSE\I";
84"UN$1$3MERGE$I8$B";
85"CLOCK100_OUTH\I";
86"UN$1$3MERGE$I8$C";
87"UN$1$3MERGE$I8$A";
88"CLOCK100_OUTL\I";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT* \B"19;
"DGT"22;
"CAEN_RDY"47;
"TUBII_RT_OUT"46;
"100MHZ_CLK_IN"45;
"SYNC_PULSE_OUT"10;
"SMELLIE_DELAY_OUT"13;
"SMELLIE_DELAY_IN"14;
"SMELLIE_PULSE_OUT"44;
"ASYNC_DELAY_IN"12;
"ASYNC_DELAY_OUT"7;
"SYNC_DELAY_OUT"43;
"SYNC_DELAY_IN"11;
"ASYNC_PULSE_OUT"6;
"TELLIE_DELAY_IN"42;
"TELLIE_PULSE_OUT"41;
"SPKR"40;
"TUBIITIME_DATA_RDY"39;
"FOX_200MHZ_IN"38;
"USING_BCKP"37;
"EXTTRIG<0..15>"9;
"LOAD_ENABLE<0..2>"36;
"COMP_RDY"18;
"TELLIE_DELAY_OUT"35;
"DATA"4;
"CLK"8;
"LATCH_DISPLAY"34;
"CNT_PULSE"33;
"CLR_CNT"32;
"RAWTRIGS_IN<3..0>"31;
"CNTRL_REGISTER_CHK"30;
"CNTRL_RDY"29;
"GTRIG"1;
"SYNC24"28;
"SYNC"27;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"ASYNC_PULSE_OUT"72;
"ASYNC_DELAY_OUT"81;
"LE_ASYNC_DELAY"65;
"LE_ASYNC_PULSE"5;
"DATA"4;
"CLK"8;
"ASYNC_DELAY_IN"7;
"ASYNC_PULSE_IN"6;
"PULSE"33;
"LATCH_DISPLAY"34;
"ALLOW_COUNT"87;
"TEST_DISPLAY"84;
"DISPLAY_ZEROES"86;
"CLR_CNT"32;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT* \B"16;
"DGTH"52;
"GTRIG"17;
"TUNE_PULSE"83;
"FAST_PULSE"82;
"DATA"4;
"CLK"8;
"DATA_RDY"18;
"LE_TUNE"48;
"FAST_COMP_OUTH"15;
"FAST_COMP_OUTL"69;
"TUNE_COMP_OUTH"70;
"TUNE_COMP_OUTL"71;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"POWER<5..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DEFAULT_SELECT"
VHDL_MODE"OUT"49;
"CLOCK100"45;
"FOX200MHZ"
VHDL_MODE"OUT"38;
"CLOCK200_OUTH"78;
"CLOCK200_OUTL"76;
"CLK100_OUTL"
VHDL_MODE"OUT"88;
"CLK100_OUTH"
VHDL_MODE"OUT"85;
"MISSEDCLOCK"
VHDL_MODE"OUT"37;
"SR_CLK"
VHDL_MODE"IN"8;
"DATA"
VHDL_MODE"IN"4;
"TUB_CLK_IN"77;
"LE"
VHDL_MODE"IN"21;
"DATA_RDY"
VHDL_MODE"IN"39;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"READ_ENABLE"0;
"DATA_OUT"30;
"ECAL_SETUP"23;
"LO_SELECT"25;
"DEFAULT_CLK_SELECT"49;
"DATA_RDY"29;
"LE"26;
"CLK"8;
"DATA"4;
"DISPLAY<2..0>"24;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DATA_RDY"
VHDL_MODE"IN"47;
"DATA"
VHDL_MODE"IN"4;
"LE"
VHDL_MODE"IN"20;
"CLK"
VHDL_MODE"IN"8;
"SYNC24L_LVDS"64;
"SYNC24H_LVDS"63;
"SYNCL_LVDS"62;
"SYNCH_LVDS"61;
"SYNC24L_ECL"2;
"SYNC24H_ECL"60;
"SYNCL_ECL"59;
"AN_PULSE_IN<11..0>"3;
"SCOPE_OUT<7..0>"58;
"CAEN_OUT<7..0>"57;
"GTRIGH_ECL"17;
"GTRIGL_ECL"50;
"SYNCH_ECL"56;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT*_TTL"19;
"DGT_TTL"22;
"MTCD_LO* \B"51;
"DGTH"52;
"DGTL"53;
"LOCKOUT* \B"16;
"LOCKOUT"54;
"SELECT_LO_SRC"25;
"CLK"8;
"DATA"4;
"LE_DGT"55;
"GTRIGH"17;
"GTRIGL"50;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
PACK_TYPE"TSSOP";
"A2"73;
"A1"74;
"A0"68;
"E3"67;
"E2 \B"75;
"E1 \B"66;
"Y7"5;
"Y6"65;
"Y5"21;
"Y4"48;
"Y3"0;
"Y2"26;
"Y1"55;
"Y0"20;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"standard";
"A\NWC\NAC"68;
"B\NWC\NAC"74;
"C\NWC\NAC"73;
"Y\NWC\NAC"36;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"EXT_PED_IN"80;
"EXT_PED_OUT"79;
"GTRIG"17;
"ECAL_ACTIVE"23;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"87;
"B\NWC\NAC"84;
"C\NWC\NAC"86;
"Y\NWC\NAC"24;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SPKR_SIGNAL"40;
END.
