Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 25 20:31:02 2024
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.098        0.000                      0                 4774        0.063        0.000                      0                 4774        3.500        0.000                       0                  3201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.098        0.000                      0                 4774        0.063        0.000                      0                 4774        3.500        0.000                       0                  3201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 mp_adder_inst/regB_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 1.778ns (26.602%)  route 4.906ns (73.398%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 13.482 - 8.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.974     6.048    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y108        FDRE                                         r  mp_adder_inst/regB_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDRE (Prop_fdre_C_Q)         0.518     6.566 f  mp_adder_inst/regB_Q_reg[0]/Q
                         net (fo=7, routed)           1.022     7.587    mp_adder_inst/regB_Q[0]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.711 r  mp_adder_inst/regResult[487]_i_7/O
                         net (fo=1, routed)           1.030     8.741    mp_adder_inst/regResult[487]_i_7_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.865 f  mp_adder_inst/regResult[487]_i_4/O
                         net (fo=4, routed)           0.684     9.549    mp_adder_inst/regResult[487]_i_4_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.673 r  mp_adder_inst/regResult[499]_i_6/O
                         net (fo=2, routed)           0.312     9.985    mp_adder_inst/regResult[499]_i_6_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.109 r  mp_adder_inst/regResult[499]_i_4/O
                         net (fo=4, routed)           0.420    10.530    mp_adder_inst/regResult[499]_i_4_n_0
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.118    10.648 f  mp_adder_inst/regResult[500]_i_2/O
                         net (fo=2, routed)           0.606    11.254    mp_adder_inst/regResult[500]_i_2_n_0
    SLICE_X85Y111        LUT3 (Prop_lut3_I2_O)        0.320    11.574 r  mp_adder_inst/regResult[502]_i_2/O
                         net (fo=2, routed)           0.449    12.023    mp_adder_inst/regResult[502]_i_2_n_0
    SLICE_X84Y111        LUT5 (Prop_lut5_I4_O)        0.326    12.349 r  mp_adder_inst/regResult[502]_i_1/O
                         net (fo=1, routed)           0.382    12.731    mp_adder_inst/result[22]
    SLICE_X84Y111        FDRE                                         r  mp_adder_inst/regResult_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.717    13.482    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X84Y111        FDRE                                         r  mp_adder_inst/regResult_reg[502]/C
                         clock pessimism              0.441    13.923    
                         clock uncertainty           -0.035    13.887    
    SLICE_X84Y111        FDRE (Setup_fdre_C_D)       -0.058    13.829    mp_adder_inst/regResult_reg[502]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 mp_adder_inst/regB_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.582ns (24.078%)  route 4.988ns (75.922%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 13.483 - 8.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.974     6.048    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y108        FDRE                                         r  mp_adder_inst/regB_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDRE (Prop_fdre_C_Q)         0.518     6.566 r  mp_adder_inst/regB_Q_reg[0]/Q
                         net (fo=7, routed)           1.022     7.587    mp_adder_inst/regB_Q[0]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  mp_adder_inst/regResult[487]_i_7/O
                         net (fo=1, routed)           1.030     8.741    mp_adder_inst/regResult[487]_i_7_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.865 r  mp_adder_inst/regResult[487]_i_4/O
                         net (fo=4, routed)           0.684     9.549    mp_adder_inst/regResult[487]_i_4_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.673 f  mp_adder_inst/regResult[499]_i_6/O
                         net (fo=2, routed)           0.312     9.985    mp_adder_inst/regResult[499]_i_6_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.109 f  mp_adder_inst/regResult[499]_i_4/O
                         net (fo=4, routed)           0.328    10.437    mp_adder_inst/regResult[499]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.561 f  mp_adder_inst/regResult[503]_i_4/O
                         net (fo=2, routed)           0.537    11.098    mp_adder_inst/regResult[503]_i_4_n_0
    SLICE_X87Y110        LUT5 (Prop_lut5_I2_O)        0.118    11.216 r  mp_adder_inst/regResult[504]_i_2/O
                         net (fo=1, routed)           0.557    11.772    mp_adder_inst/regResult[504]_i_2_n_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I0_O)        0.326    12.098 r  mp_adder_inst/regResult[504]_i_1/O
                         net (fo=1, routed)           0.519    12.618    mp_adder_inst/result[24]
    SLICE_X87Y109        FDRE                                         r  mp_adder_inst/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.718    13.483    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  mp_adder_inst/regResult_reg[504]/C
                         clock pessimism              0.441    13.924    
                         clock uncertainty           -0.035    13.888    
    SLICE_X87Y109        FDRE (Setup_fdre_C_D)       -0.058    13.830    mp_adder_inst/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 mp_adder_inst/regB_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.386ns (20.766%)  route 5.288ns (79.234%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 13.543 - 8.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.974     6.048    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y108        FDRE                                         r  mp_adder_inst/regB_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDRE (Prop_fdre_C_Q)         0.518     6.566 r  mp_adder_inst/regB_Q_reg[0]/Q
                         net (fo=7, routed)           1.022     7.587    mp_adder_inst/regB_Q[0]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  mp_adder_inst/regResult[487]_i_7/O
                         net (fo=1, routed)           1.030     8.741    mp_adder_inst/regResult[487]_i_7_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.865 r  mp_adder_inst/regResult[487]_i_4/O
                         net (fo=4, routed)           0.684     9.549    mp_adder_inst/regResult[487]_i_4_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.673 f  mp_adder_inst/regResult[499]_i_6/O
                         net (fo=2, routed)           0.311     9.984    mp_adder_inst/regResult[499]_i_6_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.108 r  mp_adder_inst/regResult[511]_i_10/O
                         net (fo=2, routed)           0.297    10.405    mp_adder_inst/regResult[511]_i_10_n_0
    SLICE_X89Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.529 r  mp_adder_inst/regResult[511]_i_9/O
                         net (fo=2, routed)           0.419    10.949    mp_adder_inst/regResult[511]_i_9_n_0
    SLICE_X87Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.073 r  mp_adder_inst/regResult[508]_i_3/O
                         net (fo=4, routed)           1.006    12.079    mp_adder_inst/regResult[508]_i_3_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I2_O)        0.124    12.203 r  mp_adder_inst/regResult[505]_i_1/O
                         net (fo=1, routed)           0.519    12.722    mp_adder_inst/result[25]
    SLICE_X90Y108        FDRE                                         r  mp_adder_inst/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.778    13.543    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X90Y108        FDRE                                         r  mp_adder_inst/regResult_reg[505]/C
                         clock pessimism              0.441    13.984    
                         clock uncertainty           -0.035    13.948    
    SLICE_X90Y108        FDRE (Setup_fdre_C_D)       -0.013    13.935    mp_adder_inst/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 mp_adder_inst/regB_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.778ns (28.366%)  route 4.490ns (71.634%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 13.482 - 8.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.974     6.048    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y108        FDRE                                         r  mp_adder_inst/regB_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDRE (Prop_fdre_C_Q)         0.518     6.566 f  mp_adder_inst/regB_Q_reg[0]/Q
                         net (fo=7, routed)           1.022     7.587    mp_adder_inst/regB_Q[0]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.711 r  mp_adder_inst/regResult[487]_i_7/O
                         net (fo=1, routed)           1.030     8.741    mp_adder_inst/regResult[487]_i_7_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.865 f  mp_adder_inst/regResult[487]_i_4/O
                         net (fo=4, routed)           0.684     9.549    mp_adder_inst/regResult[487]_i_4_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.673 r  mp_adder_inst/regResult[499]_i_6/O
                         net (fo=2, routed)           0.312     9.985    mp_adder_inst/regResult[499]_i_6_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.109 r  mp_adder_inst/regResult[499]_i_4/O
                         net (fo=4, routed)           0.420    10.530    mp_adder_inst/regResult[499]_i_4_n_0
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.118    10.648 f  mp_adder_inst/regResult[500]_i_2/O
                         net (fo=2, routed)           0.606    11.254    mp_adder_inst/regResult[500]_i_2_n_0
    SLICE_X85Y111        LUT3 (Prop_lut3_I2_O)        0.320    11.574 r  mp_adder_inst/regResult[502]_i_2/O
                         net (fo=2, routed)           0.416    11.990    mp_adder_inst/regResult[502]_i_2_n_0
    SLICE_X83Y111        LUT3 (Prop_lut3_I2_O)        0.326    12.316 r  mp_adder_inst/regResult[501]_i_1/O
                         net (fo=1, routed)           0.000    12.316    mp_adder_inst/result[21]
    SLICE_X83Y111        FDRE                                         r  mp_adder_inst/regResult_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.717    13.482    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X83Y111        FDRE                                         r  mp_adder_inst/regResult_reg[501]/C
                         clock pessimism              0.441    13.923    
                         clock uncertainty           -0.035    13.887    
    SLICE_X83Y111        FDRE (Setup_fdre_C_D)        0.031    13.918    mp_adder_inst/regResult_reg[501]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 mp_adder_inst/regB_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.458ns (23.485%)  route 4.750ns (76.515%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 13.543 - 8.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.974     6.048    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y108        FDRE                                         r  mp_adder_inst/regB_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDRE (Prop_fdre_C_Q)         0.518     6.566 f  mp_adder_inst/regB_Q_reg[0]/Q
                         net (fo=7, routed)           1.022     7.587    mp_adder_inst/regB_Q[0]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.711 r  mp_adder_inst/regResult[487]_i_7/O
                         net (fo=1, routed)           1.030     8.741    mp_adder_inst/regResult[487]_i_7_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.865 f  mp_adder_inst/regResult[487]_i_4/O
                         net (fo=4, routed)           0.684     9.549    mp_adder_inst/regResult[487]_i_4_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.673 r  mp_adder_inst/regResult[499]_i_6/O
                         net (fo=2, routed)           0.312     9.985    mp_adder_inst/regResult[499]_i_6_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.109 r  mp_adder_inst/regResult[499]_i_4/O
                         net (fo=4, routed)           0.875    10.985    mp_adder_inst/regResult[499]_i_4_n_0
    SLICE_X93Y109        LUT3 (Prop_lut3_I2_O)        0.118    11.103 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=2, routed)           0.448    11.551    mp_adder_inst/regResult[498]_i_2_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I2_O)        0.326    11.877 r  mp_adder_inst/regResult[498]_i_1/O
                         net (fo=1, routed)           0.379    12.256    mp_adder_inst/result[18]
    SLICE_X93Y109        FDRE                                         r  mp_adder_inst/regResult_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.778    13.543    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X93Y109        FDRE                                         r  mp_adder_inst/regResult_reg[498]/C
                         clock pessimism              0.479    14.022    
                         clock uncertainty           -0.035    13.986    
    SLICE_X93Y109        FDRE (Setup_fdre_C_D)       -0.062    13.924    mp_adder_inst/regResult_reg[498]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 mp_adder_inst/regB_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.262ns (21.050%)  route 4.733ns (78.950%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 13.480 - 8.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.974     6.048    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y108        FDRE                                         r  mp_adder_inst/regB_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDRE (Prop_fdre_C_Q)         0.518     6.566 f  mp_adder_inst/regB_Q_reg[0]/Q
                         net (fo=7, routed)           1.022     7.587    mp_adder_inst/regB_Q[0]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.711 r  mp_adder_inst/regResult[487]_i_7/O
                         net (fo=1, routed)           1.030     8.741    mp_adder_inst/regResult[487]_i_7_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.865 f  mp_adder_inst/regResult[487]_i_4/O
                         net (fo=4, routed)           0.440     9.305    mp_adder_inst/regResult[487]_i_4_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.429 r  mp_adder_inst/regResult[492]_i_5/O
                         net (fo=4, routed)           0.455     9.885    mp_adder_inst/regResult[492]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I0_O)        0.124    10.009 r  mp_adder_inst/regResult[496]_i_4/O
                         net (fo=2, routed)           0.708    10.716    mp_adder_inst/regResult[496]_i_4_n_0
    SLICE_X86Y113        LUT3 (Prop_lut3_I2_O)        0.124    10.840 r  mp_adder_inst/regResult[495]_i_2/O
                         net (fo=3, routed)           0.466    11.306    mp_adder_inst/regResult[495]_i_2_n_0
    SLICE_X84Y113        LUT5 (Prop_lut5_I2_O)        0.124    11.430 r  mp_adder_inst/regResult[494]_i_1/O
                         net (fo=1, routed)           0.613    12.043    mp_adder_inst/result[14]
    SLICE_X84Y113        FDRE                                         r  mp_adder_inst/regResult_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.715    13.480    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X84Y113        FDRE                                         r  mp_adder_inst/regResult_reg[494]/C
                         clock pessimism              0.441    13.921    
                         clock uncertainty           -0.035    13.885    
    SLICE_X84Y113        FDRE (Setup_fdre_C_D)       -0.047    13.838    mp_adder_inst/regResult_reg[494]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -12.043    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 mp_adder_inst/regB_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.386ns (23.622%)  route 4.481ns (76.377%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 13.543 - 8.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.974     6.048    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y108        FDRE                                         r  mp_adder_inst/regB_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDRE (Prop_fdre_C_Q)         0.518     6.566 r  mp_adder_inst/regB_Q_reg[0]/Q
                         net (fo=7, routed)           1.022     7.587    mp_adder_inst/regB_Q[0]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  mp_adder_inst/regResult[487]_i_7/O
                         net (fo=1, routed)           1.030     8.741    mp_adder_inst/regResult[487]_i_7_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.865 r  mp_adder_inst/regResult[487]_i_4/O
                         net (fo=4, routed)           0.684     9.549    mp_adder_inst/regResult[487]_i_4_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.673 f  mp_adder_inst/regResult[499]_i_6/O
                         net (fo=2, routed)           0.311     9.984    mp_adder_inst/regResult[499]_i_6_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.108 r  mp_adder_inst/regResult[511]_i_10/O
                         net (fo=2, routed)           0.297    10.405    mp_adder_inst/regResult[511]_i_10_n_0
    SLICE_X89Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.529 r  mp_adder_inst/regResult[511]_i_9/O
                         net (fo=2, routed)           0.419    10.949    mp_adder_inst/regResult[511]_i_9_n_0
    SLICE_X87Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.073 r  mp_adder_inst/regResult[508]_i_3/O
                         net (fo=4, routed)           0.718    11.791    mp_adder_inst/regResult[508]_i_3_n_0
    SLICE_X90Y108        LUT6 (Prop_lut6_I5_O)        0.124    11.915 r  mp_adder_inst/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.915    mp_adder_inst/result[26]
    SLICE_X90Y108        FDRE                                         r  mp_adder_inst/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.778    13.543    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X90Y108        FDRE                                         r  mp_adder_inst/regResult_reg[506]/C
                         clock pessimism              0.441    13.984    
                         clock uncertainty           -0.035    13.948    
    SLICE_X90Y108        FDRE (Setup_fdre_C_D)        0.079    14.027    mp_adder_inst/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.243ns (24.755%)  route 3.778ns (75.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.973     6.047    iClk_IBUF_BUFG
    SLICE_X90Y105        FDRE                                         r  rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y105        FDRE (Prop_fdre_C_Q)         0.478     6.525 f  rCnt_reg[1]/Q
                         net (fo=7, routed)           0.906     7.431    rCnt_reg_n_0_[1]
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.295     7.726 r  FSM_onehot_rFSM[5]_i_3/O
                         net (fo=1, routed)           0.633     8.359    UART_TX_INST/FSM_onehot_rFSM_reg[4]
    SLICE_X89Y106        LUT4 (Prop_lut4_I0_O)        0.118     8.477 f  UART_TX_INST/FSM_onehot_rFSM[5]_i_2/O
                         net (fo=18, routed)          0.695     9.173    UART_TX_INST/FSM_onehot_rFSM[5]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.352     9.525 r  UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.543    11.068    rRes
    SLICE_X96Y97         FDRE                                         r  rRes_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.609    13.373    iClk_IBUF_BUFG
    SLICE_X96Y97         FDRE                                         r  rRes_reg[105]/C
                         clock pessimism              0.323    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X96Y97         FDRE (Setup_fdre_C_CE)      -0.373    13.288    rRes_reg[105]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[81]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.243ns (24.755%)  route 3.778ns (75.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.973     6.047    iClk_IBUF_BUFG
    SLICE_X90Y105        FDRE                                         r  rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y105        FDRE (Prop_fdre_C_Q)         0.478     6.525 f  rCnt_reg[1]/Q
                         net (fo=7, routed)           0.906     7.431    rCnt_reg_n_0_[1]
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.295     7.726 r  FSM_onehot_rFSM[5]_i_3/O
                         net (fo=1, routed)           0.633     8.359    UART_TX_INST/FSM_onehot_rFSM_reg[4]
    SLICE_X89Y106        LUT4 (Prop_lut4_I0_O)        0.118     8.477 f  UART_TX_INST/FSM_onehot_rFSM[5]_i_2/O
                         net (fo=18, routed)          0.695     9.173    UART_TX_INST/FSM_onehot_rFSM[5]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.352     9.525 r  UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.543    11.068    rRes
    SLICE_X96Y97         FDRE                                         r  rRes_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.609    13.373    iClk_IBUF_BUFG
    SLICE_X96Y97         FDRE                                         r  rRes_reg[81]/C
                         clock pessimism              0.323    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X96Y97         FDRE (Setup_fdre_C_CE)      -0.373    13.288    rRes_reg[81]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[89]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.243ns (24.755%)  route 3.778ns (75.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.973     6.047    iClk_IBUF_BUFG
    SLICE_X90Y105        FDRE                                         r  rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y105        FDRE (Prop_fdre_C_Q)         0.478     6.525 f  rCnt_reg[1]/Q
                         net (fo=7, routed)           0.906     7.431    rCnt_reg_n_0_[1]
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.295     7.726 r  FSM_onehot_rFSM[5]_i_3/O
                         net (fo=1, routed)           0.633     8.359    UART_TX_INST/FSM_onehot_rFSM_reg[4]
    SLICE_X89Y106        LUT4 (Prop_lut4_I0_O)        0.118     8.477 f  UART_TX_INST/FSM_onehot_rFSM[5]_i_2/O
                         net (fo=18, routed)          0.695     9.173    UART_TX_INST/FSM_onehot_rFSM[5]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.352     9.525 r  UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.543    11.068    rRes
    SLICE_X96Y97         FDRE                                         r  rRes_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        1.609    13.373    iClk_IBUF_BUFG
    SLICE_X96Y97         FDRE                                         r  rRes_reg[89]/C
                         clock pessimism              0.323    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X96Y97         FDRE (Setup_fdre_C_CE)      -0.373    13.288    rRes_reg[89]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  2.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[226]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.875%)  route 0.180ns (56.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.689     1.776    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X91Y101        FDRE                                         r  mp_adder_inst/regResult_reg[226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     1.917 r  mp_adder_inst/regResult_reg[226]/Q
                         net (fo=2, routed)           0.180     2.097    mp_adder_inst/wRes[226]
    SLICE_X91Y98         FDRE                                         r  mp_adder_inst/regResult_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.877     2.219    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X91Y98         FDRE                                         r  mp_adder_inst/regResult_reg[194]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X91Y98         FDRE (Hold_fdre_C_D)         0.075     2.033    mp_adder_inst/regResult_reg[194]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.185%)  route 0.186ns (56.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.690     1.777    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X95Y100        FDRE                                         r  mp_adder_inst/regResult_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  mp_adder_inst/regResult_reg[113]/Q
                         net (fo=2, routed)           0.186     2.103    mp_adder_inst/wRes[113]
    SLICE_X95Y97         FDRE                                         r  mp_adder_inst/regResult_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.878     2.220    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X95Y97         FDRE                                         r  mp_adder_inst/regResult_reg[81]/C
                         clock pessimism             -0.261     1.959    
    SLICE_X95Y97         FDRE (Hold_fdre_C_D)         0.076     2.035    mp_adder_inst/regResult_reg[81]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.816%)  route 0.181ns (56.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.666     1.753    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X83Y101        FDRE                                         r  mp_adder_inst/regResult_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  mp_adder_inst/regResult_reg[118]/Q
                         net (fo=2, routed)           0.181     2.074    mp_adder_inst/wRes[118]
    SLICE_X83Y99         FDRE                                         r  mp_adder_inst/regResult_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.853     2.195    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  mp_adder_inst/regResult_reg[86]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.072     2.006    mp_adder_inst/regResult_reg[86]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[185]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.956%)  route 0.187ns (57.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.690     1.777    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X97Y101        FDRE                                         r  mp_adder_inst/regResult_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y101        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  mp_adder_inst/regResult_reg[185]/Q
                         net (fo=2, routed)           0.187     2.105    mp_adder_inst/wRes[185]
    SLICE_X97Y99         FDRE                                         r  mp_adder_inst/regResult_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.878     2.220    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X97Y99         FDRE                                         r  mp_adder_inst/regResult_reg[153]/C
                         clock pessimism             -0.261     1.959    
    SLICE_X97Y99         FDRE (Hold_fdre_C_D)         0.072     2.031    mp_adder_inst/regResult_reg[153]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mp_adder_inst/regA_Q_reg[331]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[299]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.683     1.770    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X93Y116        FDRE                                         r  mp_adder_inst/regA_Q_reg[331]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y116        FDRE (Prop_fdre_C_Q)         0.141     1.911 r  mp_adder_inst/regA_Q_reg[331]/Q
                         net (fo=1, routed)           0.052     1.963    mp_adder_inst/regA_Q_reg_n_0_[331]
    SLICE_X92Y116        LUT5 (Prop_lut5_I3_O)        0.045     2.008 r  mp_adder_inst/regA_Q[299]_i_1/O
                         net (fo=1, routed)           0.000     2.008    mp_adder_inst/muxA_Out[299]
    SLICE_X92Y116        FDRE                                         r  mp_adder_inst/regA_Q_reg[299]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.955     2.297    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X92Y116        FDRE                                         r  mp_adder_inst/regA_Q_reg[299]/C
                         clock pessimism             -0.515     1.783    
    SLICE_X92Y116        FDRE (Hold_fdre_C_D)         0.121     1.904    mp_adder_inst/regA_Q_reg[299]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mp_adder_inst/regA_Q_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.687     1.774    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X95Y111        FDRE                                         r  mp_adder_inst/regA_Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDRE (Prop_fdre_C_Q)         0.141     1.915 r  mp_adder_inst/regA_Q_reg[122]/Q
                         net (fo=1, routed)           0.052     1.967    mp_adder_inst/regA_Q_reg_n_0_[122]
    SLICE_X94Y111        LUT5 (Prop_lut5_I3_O)        0.045     2.012 r  mp_adder_inst/regA_Q[90]_i_1/O
                         net (fo=1, routed)           0.000     2.012    mp_adder_inst/muxA_Out[90]
    SLICE_X94Y111        FDRE                                         r  mp_adder_inst/regA_Q_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.961     2.303    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X94Y111        FDRE                                         r  mp_adder_inst/regA_Q_reg[90]/C
                         clock pessimism             -0.517     1.787    
    SLICE_X94Y111        FDRE (Hold_fdre_C_D)         0.121     1.908    mp_adder_inst/regA_Q_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp_adder_inst/regB_Q_reg[298]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regB_Q_reg[266]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.688     1.775    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X101Y110       FDRE                                         r  mp_adder_inst/regB_Q_reg[298]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.141     1.916 r  mp_adder_inst/regB_Q_reg[298]/Q
                         net (fo=1, routed)           0.054     1.970    mp_adder_inst/regB_Q__0[298]
    SLICE_X100Y110       LUT5 (Prop_lut5_I3_O)        0.045     2.015 r  mp_adder_inst/regB_Q[266]_i_1/O
                         net (fo=1, routed)           0.000     2.015    mp_adder_inst/muxB_Out[266]
    SLICE_X100Y110       FDRE                                         r  mp_adder_inst/regB_Q_reg[266]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.962     2.304    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X100Y110       FDRE                                         r  mp_adder_inst/regB_Q_reg[266]/C
                         clock pessimism             -0.517     1.788    
    SLICE_X100Y110       FDRE (Hold_fdre_C_D)         0.121     1.909    mp_adder_inst/regB_Q_reg[266]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.853%)  route 0.203ns (52.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.666     1.753    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X80Y100        FDRE                                         r  mp_adder_inst/regResult_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  mp_adder_inst/regResult_reg[21]/Q
                         net (fo=1, routed)           0.203     2.096    mp_adder_inst/wRes[21]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.141 r  mp_adder_inst/rRes[21]_i_1/O
                         net (fo=1, routed)           0.000     2.141    mp_adder_inst_n_495
    SLICE_X81Y99         FDRE                                         r  rRes_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.853     2.195    iClk_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  rRes_reg[21]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.092     2.026    rRes_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[152]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.395%)  route 0.226ns (61.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.666     1.753    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  mp_adder_inst/regResult_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  mp_adder_inst/regResult_reg[152]/Q
                         net (fo=2, routed)           0.226     2.120    mp_adder_inst/wRes[152]
    SLICE_X85Y98         FDRE                                         r  mp_adder_inst/regResult_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.853     2.195    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X85Y98         FDRE                                         r  mp_adder_inst/regResult_reg[120]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X85Y98         FDRE (Hold_fdre_C_D)         0.070     2.004    mp_adder_inst/regResult_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[508]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.664     1.751    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  mp_adder_inst/regResult_reg[508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  mp_adder_inst/regResult_reg[508]/Q
                         net (fo=2, routed)           0.064     1.956    mp_adder_inst/wRes[508]
    SLICE_X86Y109        LUT5 (Prop_lut5_I2_O)        0.045     2.001 r  mp_adder_inst/rRes[508]_i_1/O
                         net (fo=1, routed)           0.000     2.001    mp_adder_inst_n_8
    SLICE_X86Y109        FDRE                                         r  rRes_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3200, routed)        0.938     2.280    iClk_IBUF_BUFG
    SLICE_X86Y109        FDRE                                         r  rRes_reg[508]/C
                         clock pessimism             -0.517     1.764    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.121     1.885    rRes_reg[508]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X91Y106   FSM_onehot_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y106   FSM_onehot_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y104   FSM_onehot_rFSM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y106   FSM_onehot_rFSM_reg[2]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y104   FSM_onehot_rFSM_reg[2]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y104   FSM_onehot_rFSM_reg[2]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y106   FSM_onehot_rFSM_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y106   FSM_onehot_rFSM_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y106   FSM_onehot_rFSM_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  mp_adder_inst/regA_Q_reg[273]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  mp_adder_inst/regA_Q_reg[281]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   mp_adder_inst/regA_Q_reg[75]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y111  rA_reg[265]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  rA_reg[273]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y112   rA_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  mp_adder_inst/regA_Q_reg[289]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y112  mp_adder_inst/regA_Q_reg[297]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y112   mp_adder_inst/regA_Q_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   mp_adder_inst/regA_Q_reg[91]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X91Y106   FSM_onehot_rFSM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y106   FSM_onehot_rFSM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y104   FSM_onehot_rFSM_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y106   FSM_onehot_rFSM_reg[2]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y104   FSM_onehot_rFSM_reg[2]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y104   FSM_onehot_rFSM_reg[2]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y106   FSM_onehot_rFSM_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y106   FSM_onehot_rFSM_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y106   FSM_onehot_rFSM_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y119   mp_adder_inst/regA_Q_reg[268]/C



