i have uploaded VHDL Code for OR_GATE along with testbench code 
