<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/arm/utility.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/arm/utility.hh</h1><code>#include &quot;<a class="el" href="arm_2isa__traits_8hh_source.html">arch/arm/isa_traits.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="arm_2miscregs_8hh_source.html">arch/arm/miscregs.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="arch_2arm_2types_8hh_source.html">arch/arm/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="base_2misc_8hh_source.html">base/misc.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="trace_8hh_source.html">base/trace.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="base_2types_8hh_source.html">base/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="cpu_2static__inst_8hh_source.html">cpu/static_inst.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="thread__context_8hh_source.html">cpu/thread_context.hh</a>&quot;</code><br/>

<p><a href="arm_2utility_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html">ArmISA</a></td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">buildRetPC</a> (const PCState &amp;curPC, const PCState &amp;callPC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">testPredicate</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> nz, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> c, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> v, <a class="el" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06">ConditionCode</a> code)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afd00c2a64f1425c1fbdf9314b359f65c">zeroRegisters</a> (TC *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaeffcccf262b0dbd3cbcc8b4cef41168">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">copyMiscRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aded557a1e716c6f849b0e0b05fc77676">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a> (CPSR cpsr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a48d2a96d7eabb140175bd62f0d7aea5e">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">inPrivilegedMode</a> (CPSR cpsr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a345174a59872ced0db7dcd698b1dbed7">inPrivilegedMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a890c3725780f89b1092bb0a0f4adab99">inAArch64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">currOpMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af14bc6dfe71d3be985d754e484d92b0c">ELIs64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aabade0b3dff9abbcdf0ded3b466c9f06">isBigEndian64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a52481fc8af3df3627260833f83bd5a83">purifyTaggedAddr</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a67cdf174e80dad7cea5b81cd045ba3b3">inSecureState</a> (SCR scr, CPSR cpsr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a17bd91b8e7ff93e8fd99d08464dcfe53">longDescFormatInUse</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aecf36026981db36d1bf1a541b6650621">getMPIDR</a> (<a class="el" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">mcrMrcIssBuild</a> (bool isRead, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crm, <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> rt, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crn, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> opc1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> opc2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss, bool &amp;isRead, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;crm, <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> &amp;rt, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;crn, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;opc1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;opc2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">mcrrMrrcIssBuild</a> (bool isRead, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crm, <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> rt, <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> rt2, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> opc1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">msrMrs64IssBuild</a> (bool isRead, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op0, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crn, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crm, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> rt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a933631a49ec06206507756bf90af6c45">mcrMrc15TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, HCR hcr, CPSR cpsr, SCR scr, HDCR hdcr, HSTR hstr, HCPTR hcptr, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a449dbe63a2b802f5762633aae6b8f7">mcrMrc14TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, HCR hcr, CPSR cpsr, SCR scr, HDCR hdcr, HSTR hstr, HCPTR hcptr, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a94234bdfc81733dc351189308d10c9c9">mcrrMrrc15TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, CPSR cpsr, SCR scr, HSTR hstr, HCR hcr, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8039f7e1d2d14bdc65f299fd93a12bf6">msrMrs64TrapToSup</a> (const <a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, <a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> el, CPACR cpacr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a912330e390444ce5e1bcee8c62b9fc9d">msrMrs64TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, bool isRead, CPTR cptr, HCR hcr, bool *isVfpNeon)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba9e8a27eccc4f0111ae5483beaf0297">msrMrs64TrapToMon</a> (const <a class="el" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, CPTR cptr, <a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> el, bool *isVfpNeon)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e57d41caa81aa79fcc9a57f8d74d771">vfpNeonEnabled</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;seq, HCPTR hcptr, NSACR nsacr, CPACR cpacr, CPSR cpsr, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;iss, bool &amp;trap, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, FPEXC fpexc, bool isSIMD)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08b9060b98998cf4cba82dfc3d903858">vfpNeon64Enabled</a> (CPACR cpacr, <a class="el" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0eb858188b4fe7652daef0b13cc05058">SPAlignmentCheckEnabled</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3f9560369e934be05b1dd8f23fbd6104">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int &amp;number, uint16_t size, bool fp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2624d7d8bac3eb03de2eb6e83903c208">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3722c24211ffbb60ca28e88f4d9c36e8">advancePC</a> (PCState &amp;pc, const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7f647c107bba5d0c94443866197611b0">truncPage</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3af4ba23ba9adc32c54a1587dbf17cf7">roundPage</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3fca9110b8d314ec5613193c452ded7e">decodeMrsMsrBankedReg</a> (uint8_t sysM, bool r, bool &amp;isIntReg, int &amp;regIdx, CPSR cpsr, SCR scr, NSACR nsacr, bool checkSecurity)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">decodeMrsMsrBankedIntRegIndex</a> (uint8_t sysM, bool r)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6604aa91f07e901f32fdc217cdf99d09">decodePhysAddrRange64</a> (uint8_t pa_enc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a97ebf02aa31c9d7a9521bea30bd222c5">encodePhysAddrRange64</a> (int pa_size)</td></tr>
</table>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
