Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Aug  1 18:22:11 2020
| Host             : DESKTOP-A2DLOUC running 64-bit major release  (build 9200)
| Command          : report_power -file Filter_WaveGenerator_power_routed.rpt -pb Filter_WaveGenerator_power_summary_routed.pb -rpx Filter_WaveGenerator_power_routed.rpx
| Design           : Filter_WaveGenerator
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 25.511 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 25.390                           |
| Device Static (W)        | 0.120                            |
| Effective TJA (C/W)      | 3.4                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 111.2                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    13.266 |     4659 |       --- |             --- |
|   LUT as Logic          |    11.183 |     2654 |      8000 |           33.18 |
|   CARRY4                |     2.008 |      728 |      2000 |           36.40 |
|   Register              |     0.064 |      744 |     16000 |            4.65 |
|   BUFG                  |     0.012 |        3 |        16 |           18.75 |
|   LUT as Shift Register |    <0.001 |       65 |      2400 |            2.71 |
|   Others                |     0.000 |       84 |       --- |             --- |
| Signals                 |    12.106 |     4327 |       --- |             --- |
| Block RAM               |     0.005 |      1.5 |        10 |           15.00 |
| DSPs                    |     0.000 |        9 |        20 |           45.00 |
| I/O                     |     0.014 |        7 |       100 |            7.00 |
| Static Power            |     0.120 |          |           |                 |
| Total                   |    25.511 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    25.475 |      25.388 |      0.087 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                 | Power (W) |
+----------------------------------------------------------------------------------------------------------------------+-----------+
| Filter_WaveGenerator                                                                                                 |    25.390 |
|   Driver_DAC0                                                                                                        |     1.545 |
|     DDS_Addr_Generator0                                                                                              |     0.993 |
|       clk_division0                                                                                                  |     0.605 |
|     Sin_Rom                                                                                                          |     0.063 |
|       U0                                                                                                             |     0.063 |
|         inst_blk_mem_gen                                                                                             |     0.063 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                                       |     0.063 |
|             valid.cstr                                                                                               |     0.063 |
|               ramloop[0].ram.r                                                                                       |     0.063 |
|                 prim_init.ram                                                                                        |     0.063 |
|     Square_Rom                                                                                                       |     0.000 |
|       U0                                                                                                             |     0.000 |
|         inst_blk_mem_gen                                                                                             |     0.000 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                                       |     0.000 |
|             valid.cstr                                                                                               |     0.000 |
|               ramloop[0].ram.r                                                                                       |     0.000 |
|                 prim_init.ram                                                                                        |     0.000 |
|     Triangle_Rom                                                                                                     |     0.000 |
|       U0                                                                                                             |     0.000 |
|         inst_blk_mem_gen                                                                                             |     0.000 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                                       |     0.000 |
|             valid.cstr                                                                                               |     0.000 |
|               ramloop[0].ram.r                                                                                       |     0.000 |
|                 prim_init.ram                                                                                        |     0.000 |
|   UART_inst                                                                                                          |     0.310 |
|     uart_frame_rx_inst                                                                                               |     0.186 |
|       rx_clk_gen_inst                                                                                                |     0.121 |
|     uart_frame_tx_inst                                                                                               |     0.124 |
|       tx_clk_gen_inst                                                                                                |     0.124 |
|   clk_div50                                                                                                          |     0.472 |
|   clk_fir_inst                                                                                                       |     0.517 |
|   fir_inst                                                                                                           |     0.077 |
|     U0                                                                                                               |     0.077 |
|       i_synth                                                                                                        |     0.077 |
|         g_single_rate.i_single_rate                                                                                  |     0.077 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                            |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                   |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff |     0.000 |
|             g_buff.i_buff                                                                                            |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                 |     0.000 |
|             i_addsub_mult_add                                                                                        |     0.000 |
|           g_parallel.i_cntrl_src                                                                                     |     0.001 |
|           g_parallel.i_data_in                                                                                       |     0.000 |
|           g_parallel.i_latch_op                                                                                      |    <0.001 |
|           g_s_data_chan_fifo.i_s_data_chan_fifo                                                                      |     0.073 |
|             fifo0                                                                                                    |     0.073 |
+----------------------------------------------------------------------------------------------------------------------+-----------+


