{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427902278619 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427902278630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427902278660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427902278660 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427902278724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427902278969 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427902278969 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427902278969 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427902278969 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902278971 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902278971 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902278971 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427902278971 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1427902278973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1427902279158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427902279158 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1427902279163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427902279178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adclk " "Destination node adclk" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { adclk } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adclk" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 368 120 296 384 "adclk" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427902279178 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427902279178 ""}  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { clk } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 312 40 208 328 "clk" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427902279178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427902279179 ""}  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NWE } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 288 40 208 304 "NWE" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427902279179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427902279179 ""}  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NADV } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 152 80 248 168 "NADV" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427902279179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427902279265 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427902279267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427902279267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427902279272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427902279273 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427902279274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427902279274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427902279274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427902279294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1427902279294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427902279294 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDR_test0 " "Node \"ADDR_test0\" is assigned to location or region, but does not exist in design" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR_test0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427902279323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427902279323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name2 " "Node \"pin_name2\" is assigned to location or region, but does not exist in design" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427902279323 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1427902279323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902279324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427902279732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902279812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427902279827 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427902280251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902280251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427902280368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427902280853 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427902280853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902281003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427902281005 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427902281005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427902281020 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427902281023 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[15\] 0 " "Pin \"AD_IN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[14\] 0 " "Pin \"AD_IN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[13\] 0 " "Pin \"AD_IN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[12\] 0 " "Pin \"AD_IN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[11\] 0 " "Pin \"AD_IN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[10\] 0 " "Pin \"AD_IN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[9\] 0 " "Pin \"AD_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[8\] 0 " "Pin \"AD_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[7\] 0 " "Pin \"AD_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[6\] 0 " "Pin \"AD_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[5\] 0 " "Pin \"AD_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[4\] 0 " "Pin \"AD_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[3\] 0 " "Pin \"AD_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[2\] 0 " "Pin \"AD_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[1\] 0 " "Pin \"AD_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[0\] 0 " "Pin \"AD_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT0 0 " "Pin \"INT0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT4 0 " "Pin \"INT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adclk 0 " "Pin \"adclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427902281033 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1427902281033 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427902281131 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427902281155 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427902281233 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902281407 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1427902281410 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1427902281464 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[15\] a permanently disabled " "Pin AD_IN\[15\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[15] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[15\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[14\] a permanently disabled " "Pin AD_IN\[14\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[14] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[14\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[13\] a permanently disabled " "Pin AD_IN\[13\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[13] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[13\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[12\] a permanently disabled " "Pin AD_IN\[12\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[12] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[12\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[11\] a permanently disabled " "Pin AD_IN\[11\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[11] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[11\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[10\] a permanently disabled " "Pin AD_IN\[10\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[10] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[10\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[9\] a permanently disabled " "Pin AD_IN\[9\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[9] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[9\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[8\] a permanently disabled " "Pin AD_IN\[8\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[8] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[8\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[7\] a permanently disabled " "Pin AD_IN\[7\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[7] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[7\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[6\] a permanently disabled " "Pin AD_IN\[6\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[6] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[6\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[5\] a permanently disabled " "Pin AD_IN\[5\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[5] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[5\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[4\] a permanently disabled " "Pin AD_IN\[4\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[4] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[4\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[3\] a permanently disabled " "Pin AD_IN\[3\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[3] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[3\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[2\] a permanently disabled " "Pin AD_IN\[2\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[2] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[2\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[1\] a permanently disabled " "Pin AD_IN\[1\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[1] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[1\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[0\] a permanently disabled " "Pin AD_IN\[0\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[0] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[0\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 72 248 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427902281466 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1427902281466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/fpga/quartusIIproject/FPGA2MCU_2/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file D:/study/fpga/quartusIIproject/FPGA2MCU_2/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427902281556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427902281705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 23:31:21 2015 " "Processing ended: Wed Apr 01 23:31:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427902281705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427902281705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427902281705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427902281705 ""}
