{"filename": "verilator-5.022-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.022-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5306333", "isize": "22881703", "md5sum": "baf72bb1b0a79122d4e92827c51d2b2f", "sha256sum": "d5a617f916ea05331f84f57db31bb62e4f3abd637fb7de838c5fffc50dc54636", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmXk8t8ACgkQeGxj8zDXy5LbbQ//QhcAjhJn2p2+mdOmSgMjZ2GnErukTFdHiwE6Euu7gQ8c6lgF1mPS/k0rPwuNwIsEQVUhUXWEmrpHjKGEwBvNeP9l+UqCcDgwKRqG1xjp+DC+Frh3f48iDJPY36M66YFZ3hCgIYcDOWzAbzSa/ei0CkcxydOrMa5KGqeO4vZecob0kl5g3hug5obm6BEIR06PDXu1+44TD9Cp7AxNtCDLD9pgz1EN2WuLnBgJOo2sp1hbp3gluTa5DAAfzisGl9qPbHVeLr8LHwzNCEexCk1d56grUMinf0/h2o2i6uJI8S7nuc3MhISkbGXjDnr/E7rtx7BWTv9ax83yWNBowkMcKp02Pu8//DAUIKHJCqii7Jv+frVlxucBLS27C1ygz9sujVUsAVMObyWPVss2NFFIHyTJobFs3VEOrJM2ZGBz2JtsrCrHQYEcNdawwL7sL7f5pqomMbgWQtxVoaOBYCEgdK20TOYfIYhqBJ5gLnVekvPKryoHTKLT0geXyHO7kQLTHZaDJyAXSs14QB2ZtBDzmvh9FVCI70A9JkXhAATSuGOOILFVuCb2JOExRkRzEYJQIDfiC28X50eW6RehCiWixl8tizTs4jQg9PwwVgxILh6IdWcWSZkezjN3C0E+xpTorzRsp0sCL140anM0Q+WFcQXXepSqPYerDYlF3VJr7ug=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1709503010", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_x86_64", "verilator_testing", "verilator_x86_64_testing"]}