$date
	Mon Oct 14 13:56:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bitcell $end
$var wire 1 ! outp $end
$var reg 1 " inp $end
$var reg 1 # rw $end
$var reg 1 $ sel $end
$upscope $end
$scope module tb_bytecell $end
$var wire 8 % outp [7:0] $end
$var reg 8 & inp [7:0] $end
$var reg 1 ' rw $end
$var reg 1 ( sel $end
$upscope $end
$scope module tb_dff $end
$var wire 1 ) Qn $end
$var wire 1 * Q $end
$var reg 1 + data $end
$var reg 1 , we $end
$upscope $end
$scope module tb_ram $end
$var wire 8 - outp [7:0] $end
$var reg 3 . addr [2:0] $end
$var reg 8 / inp [7:0] $end
$var reg 1 0 op $end
$var reg 1 1 sel $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
01
00
b0 /
b0 .
bz -
0,
0+
x*
x)
0(
0'
b0 &
bz %
0$
0#
0"
z!
$end
#10
bx %
1+
1(
1#
b1 .
b10101010 /
10
11
#20
0+
b10101010 &
0#
01
#30
0*
1)
bz %
1,
1'
1#
1"
b10101010 -
00
11
#40
z!
0,
b11001100 &
1$
bz -
01
#50
0)
1*
b11001100 %
1!
1,
1+
b11110000 &
0'
0#
bx -
b10 .
11
#60
z!
0,
0$
bz -
b10101011 /
10
#70
0+
1#
b10101011 -
00
#80
0*
1)
1,
0#
#90
0,
#100
