{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506333099496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506333099501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 11:51:39 2017 " "Processing started: Mon Sep 25 11:51:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506333099501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333099501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333099501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506333099966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/newfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/newfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 newfilter " "Found entity 1: newfilter" {  } { { "V/newfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/newfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "V/lfsr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ROM " "Found entity 1: SPI_ROM" {  } { { "V/SPI_ROM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RAM " "Found entity 1: SPI_RAM" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sound_to_mtl2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_TO_MTL2 " "Found entity 1: SOUND_TO_MTL2" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/peak_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/peak_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEAK_DELAY " "Found entity 1: PEAK_DELAY" {  } { { "V/PEAK_DELAY.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYS_CLK sys_clk MAX10_ADC.v(2) " "Verilog HDL Declaration information at MAX10_ADC.v(2): object \"SYS_CLK\" differs only in case from object \"sys_clk\" in the same scope" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1506333111752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/max10_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/max10_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC " "Found entity 1: MAX10_ADC" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_assess.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_assess.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_ASSESS " "Found entity 1: I2S_ASSESS" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dac16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dac16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC16 " "Found entity 1: DAC16" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_srce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_srce.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SRCE " "Found entity 1: AUDIO_SRCE" {  } { { "V/AUDIO_SRCE.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_spi_ctl_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SPI_CTL_RD " "Found entity 1: AUDIO_SPI_CTL_RD" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_mic_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_mic_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mic_lcd " "Found entity 1: adc_mic_lcd" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096_32bit " "Found entity 1: ram_4096_32bit" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adc_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adc_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_SEG_LED " "Found entity 1: ADC_SEG_LED" {  } { { "V/ADC_SEG_LED.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/ADC_SEG_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_main.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_main " "Found entity 1: KP_main" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk.v 1 1 " "Found 1 design units, including 1 entities, in source file altclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk " "Found entity 1: altclk" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/multi_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/multi_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_clk_div " "Found entity 1: multi_clk_div" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_buff/synthesis/clock_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_buff/synthesis/clock_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buff " "Found entity 1: clock_buff" {  } { { "clock_buff/synthesis/clock_buff.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/clock_buff.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buff_altclkctrl_0_sub " "Found entity 1: clock_buff_altclkctrl_0_sub" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111817 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_buff_altclkctrl_0 " "Found entity 2: clock_buff_altclkctrl_0" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/midi_input.v 1 1 " "Found 1 design units, including 1 entities, in source file v/midi_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_input " "Found entity 1: midi_input" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111819 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/KP_effect.v " "Can't analyze file -- file V/KP_effect.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1506333111821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_delay " "Found entity 1: KP_delay" {  } { { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_delay " "Found entity 1: ram_delay" {  } { { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333111825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333111825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_mic_lcd " "Elaborating entity \"adc_mic_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506333111951 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM0 adc_mic_lcd.v(78) " "Verilog HDL warning at adc_mic_lcd.v(78): object MEM0 used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1506333111952 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM1 adc_mic_lcd.v(79) " "Verilog HDL warning at adc_mic_lcd.v(79): object MEM1 used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1506333111952 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM2 adc_mic_lcd.v(80) " "Verilog HDL warning at adc_mic_lcd.v(80): object MEM2 used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1506333111952 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum1 adc_mic_lcd.v(134) " "Verilog HDL or VHDL warning at adc_mic_lcd.v(134): object \"sum1\" assigned a value but never read" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506333111953 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM0\[23..2\] 0 adc_mic_lcd.v(78) " "Net \"MEM0\[23..2\]\" at adc_mic_lcd.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506333111960 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM1\[23..2\] 0 adc_mic_lcd.v(79) " "Net \"MEM1\[23..2\]\" at adc_mic_lcd.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506333111960 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM2\[23..2\] 0 adc_mic_lcd.v(80) " "Net \"MEM2\[23..2\]\" at adc_mic_lcd.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506333111960 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO adc_mic_lcd.v(69) " "Output port \"GPIO\" at adc_mic_lcd.v(69) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506333111960 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_DIN_MFP1 adc_mic_lcd.v(31) " "Output port \"AUDIO_DIN_MFP1\" at adc_mic_lcd.v(31) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506333111960 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_MCLK adc_mic_lcd.v(34) " "Output port \"AUDIO_MCLK\" at adc_mic_lcd.v(34) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506333111961 "|adc_mic_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff clock_buff:buff " "Elaborating entity \"clock_buff\" for hierarchy \"clock_buff:buff\"" {  } { { "adc_mic_lcd.v" "buff" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333111994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff_altclkctrl_0 clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clock_buff_altclkctrl_0\" for hierarchy \"clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\"" {  } { { "clock_buff/synthesis/clock_buff.v" "altclkctrl_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/clock_buff.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333111995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff_altclkctrl_0_sub clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component " "Elaborating entity \"clock_buff_altclkctrl_0_sub\" for hierarchy \"clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\"" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "clock_buff_altclkctrl_0_sub_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333111997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk altclk:clockyclock " "Elaborating entity \"altclk\" for hierarchy \"altclk:clockyclock\"" {  } { { "adc_mic_lcd.v" "clockyclock" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altclk:clockyclock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altclk:clockyclock\|altpll:altpll_component\"" {  } { { "altclk.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altclk:clockyclock\|altpll:altpll_component " "Elaborated megafunction instantiation \"altclk:clockyclock\|altpll:altpll_component\"" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altclk:clockyclock\|altpll:altpll_component " "Instantiated megafunction \"altclk:clockyclock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 192 " "Parameter \"clk0_multiply_by\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112044 ""}  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506333112044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altclk_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altclk_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk_altpll1 " "Found entity 1: altclk_altpll1" {  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333112104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333112104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk_altpll1 altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated " "Elaborating entity \"altclk_altpll1\" for hierarchy \"altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_clk_div multi_clk_div:div " "Elaborating entity \"multi_clk_div\" for hierarchy \"multi_clk_div:div\"" {  } { { "adc_mic_lcd.v" "div" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_base_counter8 multi_clk_div.v(24) " "Verilog HDL or VHDL warning at multi_clk_div.v(24): object \"time_base_counter8\" assigned a value but never read" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506333112109 "|adc_mic_lcd|multi_clk_div:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_main KP_main:string3 " "Elaborating entity \"KP_main\" for hierarchy \"KP_main:string3\"" {  } { { "adc_mic_lcd.v" "string3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096_32bit KP_main:string3\|ram_4096_32bit:shift_reg_ram " "Elaborating entity \"ram_4096_32bit\" for hierarchy \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\"" {  } { { "V/KP_main.v" "shift_reg_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112172 ""}  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506333112172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96r1 " "Found entity 1: altsyncram_96r1" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333112232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333112232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96r1 KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated " "Elaborating entity \"altsyncram_96r1\" for hierarchy \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newfilter KP_main:string3\|newfilter:filt0 " "Elaborating entity \"newfilter\" for hierarchy \"KP_main:string3\|newfilter:filt0\"" {  } { { "V/KP_main.v" "filt0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_delay KP_delay:effect " "Elaborating entity \"KP_delay\" for hierarchy \"KP_delay:effect\"" {  } { { "adc_mic_lcd.v" "effect" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_delay KP_delay:effect\|ram_delay:delay_ram " "Elaborating entity \"ram_delay\" for hierarchy \"KP_delay:effect\|ram_delay:delay_ram\"" {  } { { "V/KP_delay.v" "delay_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_delay.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333112330 ""}  } { { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506333112330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kq1 " "Found entity 1: altsyncram_4kq1" {  } { { "db/altsyncram_4kq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_4kq1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333112404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333112404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kq1 KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated " "Elaborating entity \"altsyncram_4kq1\" for hierarchy \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333112462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333112462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|decode_c7a:decode2 " "Elaborating entity \"decode_c7a\" for hierarchy \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|decode_c7a:decode2\"" {  } { { "db/altsyncram_4kq1.tdf" "decode2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_4kq1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a3b " "Found entity 1: mux_a3b" {  } { { "db/mux_a3b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mux_a3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333112518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333112518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a3b KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|mux_a3b:mux3 " "Elaborating entity \"mux_a3b\" for hierarchy \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|mux_a3b:mux3\"" {  } { { "db/altsyncram_4kq1.tdf" "mux3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_4kq1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:noise " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:noise\"" {  } { { "adc_mic_lcd.v" "noise" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_SEG_LED ADC_SEG_LED:segR " "Elaborating entity \"ADC_SEG_LED\" for hierarchy \"ADC_SEG_LED:segR\"" {  } { { "adc_mic_lcd.v" "segR" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC16 DAC16:dac1 " "Elaborating entity \"DAC16\" for hierarchy \"DAC16:dac1\"" {  } { { "adc_mic_lcd.v" "dac1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333112530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DAC16.v(39) " "Verilog HDL assignment warning at DAC16.v(39): truncated value with size 32 to match size of target (5)" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506333112531 "|adc_mic_lcd|DAC16:dac1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a0 " "Synthesized away node \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4kq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_4kq1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 95 0 0 } } { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a24 " "Synthesized away node \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4kq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_4kq1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 95 0 0 } } { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a48 " "Synthesized away node \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_4kq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_4kq1.tdf" 1536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 95 0 0 } } { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a72 " "Synthesized away node \"KP_delay:effect\|ram_delay:delay_ram\|altsyncram:altsyncram_component\|altsyncram_4kq1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_4kq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_4kq1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 95 0 0 } } { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string6\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:string6\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 302 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string6\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\] " "Synthesized away node \"KP_main:string6\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 302 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\] " "Synthesized away node \"KP_main:string5\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\] " "Synthesized away node \"KP_main:string4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\] " "Synthesized away node \"KP_main:string3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_96r1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_96r1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_96r1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 161 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333112919 "|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1506333112919 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1506333112919 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|DAC16:dac1\|ST " "State machine \"\|adc_mic_lcd\|DAC16:dac1\|ST\" will be implemented as a safe state machine." {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 10 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1506333113875 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_delay:effect\|KP_state " "State machine \"\|adc_mic_lcd\|KP_delay:effect\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1506333113875 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string6\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string6\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1506333113876 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string5\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string5\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1506333113876 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string4\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string4\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1506333113876 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|KP_main:string3\|KP_state " "State machine \"\|adc_mic_lcd\|KP_main:string3\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1506333113877 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string3\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string3\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string4\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string4\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_delay:effect\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_delay:effect\|Mult0\"" {  } { { "V/KP_delay.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string5\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string5\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string6\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:string6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:string6\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333114263 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1506333114263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string3\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:string3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114309 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506333114309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3vg " "Found entity 1: add_sub_3vg" {  } { { "db/add_sub_3vg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_3vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333114442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333114442 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_8kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333114500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333114500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_6vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333114562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333114562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KP_main:string3\|lpm_mult:Mult0\|altshift:external_latency_ffs KP_main:string3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"KP_main:string3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:string3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:string3\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:string3\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:string3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114585 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506333114585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333114641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333114641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_delay:effect\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_delay:effect\|lpm_mult:Mult0\"" {  } { { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333114727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_delay:effect\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_delay:effect\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506333114728 ""}  } { { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506333114728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eks " "Found entity 1: mult_eks" {  } { { "db/mult_eks.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_eks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506333114781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333114781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1506333115355 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "305 " "Ignored 305 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "305 " "Ignored 305 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1506333115399 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1506333115399 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DAC_DATA " "Inserted always-enabled tri-state buffer between \"DAC_DATA\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1506333115408 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1506333115408 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_BCLK " "bidirectional pin \"AUDIO_BCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506333115409 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_GPIO_MFP5 " "bidirectional pin \"AUDIO_GPIO_MFP5\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506333115409 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_RESET_n " "bidirectional pin \"AUDIO_RESET_n\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506333115409 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_SDA_MOSI " "bidirectional pin \"AUDIO_SDA_MOSI\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506333115409 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_WCLK " "bidirectional pin \"AUDIO_WCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506333115409 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1506333115409 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DAC_DATA~synth " "Node \"DAC_DATA~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333116152 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506333116152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_DIN_MFP1 GND " "Pin \"AUDIO_DIN_MFP1\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|AUDIO_DIN_MFP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_MCLK GND " "Pin \"AUDIO_MCLK\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|AUDIO_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506333116152 "|adc_mic_lcd|GPIO[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1506333116152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506333116315 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1387 " "1387 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506333117426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333117675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506333118055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506333118055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333118386 "|adc_mic_lcd|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506333118386 "|adc_mic_lcd|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1506333118386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2243 " "Implemented 2243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506333118387 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506333118387 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1506333118387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1970 " "Implemented 1970 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506333118387 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1506333118387 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1506333118387 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1506333118387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506333118387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506333118462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 11:51:58 2017 " "Processing ended: Mon Sep 25 11:51:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506333118462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506333118462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506333118462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506333118462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1506333120096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506333120101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 11:51:59 2017 " "Processing started: Mon Sep 25 11:51:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506333120101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1506333120101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1506333120101 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1506333120223 ""}
{ "Info" "0" "" "Project  = adc_mic_lcd" {  } {  } 0 0 "Project  = adc_mic_lcd" 0 0 "Fitter" 0 0 1506333120224 ""}
{ "Info" "0" "" "Revision = adc_mic_lcd" {  } {  } 0 0 "Revision = adc_mic_lcd" 0 0 "Fitter" 0 0 1506333120224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1506333120405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc_mic_lcd 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"adc_mic_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1506333120444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1506333120495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1506333120495 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] 29 472 0 0 " "Implementing clock multiplication of 29, clock division of 472, and phase shift of 0 degrees (0 ps) for altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1506333120575 ""}  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1506333120575 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1506333120805 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1506333120813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1506333120997 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506333121007 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1506333121007 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506333121007 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506333121007 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506333121007 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506333121007 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1506333121010 ""}
{ "Warning" "WFSAC_FSAC_TWO_CLOCK_BUFFERS_IN_SERIES_MERGED" "multi_clk_div:div\|clock_buff:u5\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "CLKCTRL multi_clk_div:div\|clock_buff:u5\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" {  } {  } 0 176704 "CLKCTRL %1!s! has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" 0 0 "Fitter" 0 -1 1506333121027 ""}
{ "Warning" "WFSAC_FSAC_TWO_CLOCK_BUFFERS_IN_SERIES_MERGED" "multi_clk_div:div\|clock_buff:u4\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "CLKCTRL multi_clk_div:div\|clock_buff:u4\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" {  } {  } 0 176704 "CLKCTRL %1!s! has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" 0 0 "Fitter" 0 -1 1506333121028 ""}
{ "Warning" "WFSAC_FSAC_TWO_CLOCK_BUFFERS_IN_SERIES_MERGED" "multi_clk_div:div\|clock_buff:u3\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "CLKCTRL multi_clk_div:div\|clock_buff:u3\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" {  } {  } 0 176704 "CLKCTRL %1!s! has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" 0 0 "Fitter" 0 -1 1506333121028 ""}
{ "Warning" "WFSAC_FSAC_TWO_CLOCK_BUFFERS_IN_SERIES_MERGED" "multi_clk_div:div\|clock_buff:u2\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "CLKCTRL multi_clk_div:div\|clock_buff:u2\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" {  } {  } 0 176704 "CLKCTRL %1!s! has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" 0 0 "Fitter" 0 -1 1506333121028 ""}
{ "Warning" "WFSAC_FSAC_TWO_CLOCK_BUFFERS_IN_SERIES_MERGED" "multi_clk_div:div\|clock_buff:u1\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "CLKCTRL multi_clk_div:div\|clock_buff:u1\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" {  } {  } 0 176704 "CLKCTRL %1!s! has less registers on the enable (ena) path for some destinations, and consequently, it may have a slightly different behavior than expected" 0 0 "Fitter" 0 -1 1506333121028 ""}
{ "Info" "IFSAC_FSAC_CLKBUFS_ARE_MERGED" "" "Merged following Clock Control Blocks" { { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "multi_clk_div:div\|clock_buff:u5\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_delay:effect\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block multi_clk_div:div\|clock_buff:u5\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_delay:effect\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1506333121029 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "multi_clk_div:div\|clock_buff:u4\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block multi_clk_div:div\|clock_buff:u4\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1506333121029 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "multi_clk_div:div\|clock_buff:u3\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string5\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block multi_clk_div:div\|clock_buff:u3\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string5\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1989 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1506333121029 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "multi_clk_div:div\|clock_buff:u2\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string4\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block multi_clk_div:div\|clock_buff:u2\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string4\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1991 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1506333121029 ""} { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "multi_clk_div:div\|clock_buff:u1\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:string3\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block multi_clk_div:div\|clock_buff:u1\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:string3\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1993 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1506333121029 ""}  } {  } 0 176449 "Merged following Clock Control Blocks" 0 0 "Fitter" 0 -1 1506333121029 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1506333121284 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1506333122534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 9 ADC_CLK_10 port " "Ignored filter at adc_mic_lcd.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1506333122546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1506333122547 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1506333122547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 12 MAX10_CLK3_50 port " "Ignored filter at adc_mic_lcd.sdc(12): MAX10_CLK3_50 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1506333122548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1506333122548 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1506333122548 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 472 -multiply_by 29 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 472 -multiply_by 29 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1506333122549 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1506333122549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1506333122549 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter1 " "Node: multi_clk_div:div\|time_base_counter1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string3\|newfilter:filt0\|regq\[2\] multi_clk_div:div\|time_base_counter1 " "Register KP_main:string3\|newfilter:filt0\|regq\[2\] is being clocked by multi_clk_div:div\|time_base_counter1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333122559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1506333122559 "|adc_mic_lcd|multi_clk_div:div|time_base_counter1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter0 " "Node: multi_clk_div:div\|time_base_counter0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register multi_clk_div:div\|time_base_counter1 multi_clk_div:div\|time_base_counter0 " "Register multi_clk_div:div\|time_base_counter1 is being clocked by multi_clk_div:div\|time_base_counter0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333122559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1506333122559 "|adc_mic_lcd|multi_clk_div:div|time_base_counter0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter2 " "Node: multi_clk_div:div\|time_base_counter2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string4\|newfilter:filt0\|regq\[2\] multi_clk_div:div\|time_base_counter2 " "Register KP_main:string4\|newfilter:filt0\|regq\[2\] is being clocked by multi_clk_div:div\|time_base_counter2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333122559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1506333122559 "|adc_mic_lcd|multi_clk_div:div|time_base_counter2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter3 " "Node: multi_clk_div:div\|time_base_counter3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string5\|newfilter:filt0\|regq\[2\] multi_clk_div:div\|time_base_counter3 " "Register KP_main:string5\|newfilter:filt0\|regq\[2\] is being clocked by multi_clk_div:div\|time_base_counter3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333122559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1506333122559 "|adc_mic_lcd|multi_clk_div:div|time_base_counter3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter4 " "Node: multi_clk_div:div\|time_base_counter4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string6\|newfilter:filt0\|regq\[2\] multi_clk_div:div\|time_base_counter4 " "Register KP_main:string6\|newfilter:filt0\|regq\[2\] is being clocked by multi_clk_div:div\|time_base_counter4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333122560 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1506333122560 "|adc_mic_lcd|multi_clk_div:div|time_base_counter4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter5 " "Node: multi_clk_div:div\|time_base_counter5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_delay:effect\|newfilter:filt0\|regq\[2\] multi_clk_div:div\|time_base_counter5 " "Register KP_delay:effect\|newfilter:filt0\|regq\[2\] is being clocked by multi_clk_div:div\|time_base_counter5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333122560 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1506333122560 "|adc_mic_lcd|multi_clk_div:div|time_base_counter5"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1506333122579 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1506333122584 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1506333122585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1506333122585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.517 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 325.517 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1506333122585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1506333122585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1506333122585 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1506333122585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G18 " "Automatically promoted clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G18" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122889 ""}  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122889 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|time_base_counter0~_wirecell  " "Promoted node multi_clk_div:div\|time_base_counter0~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "multi_clk_div:div\|clock_buff:u0\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted multi_clk_div:div\|clock_buff:u0\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122889 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|time_base_counter1  " "Promoted node multi_clk_div:div\|time_base_counter1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string3\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string3\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|time_base_counter1~0 " "Destination node multi_clk_div:div\|time_base_counter1~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1506333122890 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|time_base_counter2~_wirecell  " "Promoted node multi_clk_div:div\|time_base_counter2~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string4\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string4\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122890 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|time_base_counter3  " "Promoted node multi_clk_div:div\|time_base_counter3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string5\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string5\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|time_base_counter3~0 " "Destination node multi_clk_div:div\|time_base_counter3~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1506333122890 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|time_base_counter4~_wirecell  " "Promoted node multi_clk_div:div\|time_base_counter4~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:string6\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122890 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|time_base_counter5  " "Promoted node multi_clk_div:div\|time_base_counter5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_delay:effect\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_delay:effect\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|time_base_counter5~0 " "Destination node multi_clk_div:div\|time_base_counter5~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1506333122890 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122891 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY_n  " "Automatically promoted node RESET_DELAY_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|SCLK " "Destination node DAC16:dac1\|SCLK" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|SYNC " "Destination node DAC16:dac1\|SYNC" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|CNT\[0\] " "Destination node DAC16:dac1\|CNT\[0\]" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|CNT\[1\] " "Destination node DAC16:dac1\|CNT\[1\]" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|CNT\[2\] " "Destination node DAC16:dac1\|CNT\[2\]" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|CNT\[3\] " "Destination node DAC16:dac1\|CNT\[3\]" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|CNT\[4\] " "Destination node DAC16:dac1\|CNT\[4\]" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|DIN " "Destination node DAC16:dac1\|DIN" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_delay:effect\|newfilter:filt0\|del\[0\]\[23\] " "Destination node KP_delay:effect\|newfilter:filt0\|del\[0\]\[23\]" {  } { { "V/newfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/newfilter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KP_delay:effect\|newfilter:filt0\|del\[0\]\[22\] " "Destination node KP_delay:effect\|newfilter:filt0\|del\[0\]\[22\]" {  } { { "V/newfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/newfilter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506333122891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1506333122891 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1506333122891 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506333122891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1506333123678 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506333123683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506333123684 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506333123691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506333123699 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1506333123709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1506333123817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "120 Embedded multiplier block " "Packed 120 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1506333123822 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "112 " "Created 112 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1506333123822 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1506333123822 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|pll1 0 " "PLL \"altclk:clockyclock\|altpll:altpll_component\|altclk_altpll1:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altclk_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 179 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1506333123940 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_DOUT_MFP2 " "Node \"AUDIO_DOUT_MFP2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_DOUT_MFP2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_MISO_MFP4 " "Node \"AUDIO_MISO_MFP4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_MISO_MFP4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SCLK_MFP3 " "Node \"AUDIO_SCLK_MFP3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SCLK_MFP3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SCL_SS_n " "Node \"AUDIO_SCL_SS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SCL_SS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SPI_SELECT " "Node \"AUDIO_SPI_SELECT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SPI_SELECT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK3_50 " "Node \"MAX10_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_BL_ON_n " "Node \"MTL2_BL_ON_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_BL_ON_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[0\] " "Node \"MTL2_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[1\] " "Node \"MTL2_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[2\] " "Node \"MTL2_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[3\] " "Node \"MTL2_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[4\] " "Node \"MTL2_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[5\] " "Node \"MTL2_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[6\] " "Node \"MTL2_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[7\] " "Node \"MTL2_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_DCLK " "Node \"MTL2_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[0\] " "Node \"MTL2_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[1\] " "Node \"MTL2_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[2\] " "Node \"MTL2_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[3\] " "Node \"MTL2_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[4\] " "Node \"MTL2_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[5\] " "Node \"MTL2_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[6\] " "Node \"MTL2_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[7\] " "Node \"MTL2_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_HSD " "Node \"MTL2_HSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_HSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SCL " "Node \"MTL2_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SDA " "Node \"MTL2_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_INT " "Node \"MTL2_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[0\] " "Node \"MTL2_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[1\] " "Node \"MTL2_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[2\] " "Node \"MTL2_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[3\] " "Node \"MTL2_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[4\] " "Node \"MTL2_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[5\] " "Node \"MTL2_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[6\] " "Node \"MTL2_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[7\] " "Node \"MTL2_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_VSD " "Node \"MTL2_VSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_VSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506333124222 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1506333124222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506333124225 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1506333124248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1506333126226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506333126713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1506333126774 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1506333131071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506333131071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1506333132170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1506333135783 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1506333135783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1506333137407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1506333137407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506333137411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1506333137734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506333137792 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1506333137792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506333139410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506333139412 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1506333139412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506333140933 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506333142096 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1506333142702 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 MAX 10 " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506333142725 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1506333142725 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDIO_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently disabled " "Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently disabled " "Pin AUDIO_RESET_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDIO_RESET_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently disabled " "Pin AUDIO_SDA_MOSI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDIO_WCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506333142725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently enabled " "Pin DAC_DATA has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506333142725 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1506333142725 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1506333142726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.fit.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1506333142952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 67 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1570 " "Peak virtual memory: 1570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506333143899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 11:52:23 2017 " "Processing ended: Mon Sep 25 11:52:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506333143899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506333143899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506333143899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1506333143899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1506333145302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506333145307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 11:52:25 2017 " "Processing started: Mon Sep 25 11:52:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506333145307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1506333145307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1506333145307 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1506333148055 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1506333148221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506333149300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 11:52:29 2017 " "Processing ended: Mon Sep 25 11:52:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506333149300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506333149300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506333149300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1506333149300 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1506333150234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1506333150925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506333150930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 11:52:30 2017 " "Processing started: Mon Sep 25 11:52:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506333150930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333150930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_mic_lcd -c adc_mic_lcd " "Command: quartus_sta adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333150930 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1506333151051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151400 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 9 ADC_CLK_10 port " "Ignored filter at adc_mic_lcd.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1506333151927 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 12 MAX10_CLK3_50 port " "Ignored filter at adc_mic_lcd.sdc(12): MAX10_CLK3_50 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1506333151928 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151928 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 472 -multiply_by 29 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 472 -multiply_by 29 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1506333151928 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter1 " "Node: multi_clk_div:div\|time_base_counter1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string3\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter1 " "Register KP_main:string3\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333151945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151945 "|adc_mic_lcd|multi_clk_div:div|time_base_counter1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter0 " "Node: multi_clk_div:div\|time_base_counter0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register multi_clk_div:div\|time_base_counter1 multi_clk_div:div\|time_base_counter0 " "Register multi_clk_div:div\|time_base_counter1 is being clocked by multi_clk_div:div\|time_base_counter0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333151945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151945 "|adc_mic_lcd|multi_clk_div:div|time_base_counter0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter2 " "Node: multi_clk_div:div\|time_base_counter2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string4\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter2 " "Register KP_main:string4\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333151945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151945 "|adc_mic_lcd|multi_clk_div:div|time_base_counter2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter3 " "Node: multi_clk_div:div\|time_base_counter3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string5\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter3 " "Register KP_main:string5\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333151945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151945 "|adc_mic_lcd|multi_clk_div:div|time_base_counter3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter5 " "Node: multi_clk_div:div\|time_base_counter5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_delay:effect\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter5 " "Register KP_delay:effect\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333151945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151945 "|adc_mic_lcd|multi_clk_div:div|time_base_counter5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter4 " "Node: multi_clk_div:div\|time_base_counter4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register multi_clk_div:div\|time_base_counter5 multi_clk_div:div\|time_base_counter4 " "Register multi_clk_div:div\|time_base_counter5 is being clocked by multi_clk_div:div\|time_base_counter4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333151945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151945 "|adc_mic_lcd|multi_clk_div:div|time_base_counter4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151953 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1506333151958 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506333151982 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1506333151994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333151997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.081 " "Worst-case setup slack is -3.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.081             -82.873 MAX10_CLK1_50  " "   -3.081             -82.873 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.851               0.000 MAX10_CLK2_50  " "   15.851               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  322.322               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  322.322               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333152004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 MAX10_CLK1_50  " "    0.323               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 MAX10_CLK2_50  " "    0.324               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.336               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333152012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333152028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333152035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.585 " "Worst-case minimum pulse width slack is 9.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585               0.000 MAX10_CLK2_50  " "    9.585               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.607               0.000 MAX10_CLK1_50  " "    9.607               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  162.483               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  162.483               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333152043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333152043 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506333152072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333152106 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333152107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333153864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter1 " "Node: multi_clk_div:div\|time_base_counter1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string3\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter1 " "Register KP_main:string3\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154048 "|adc_mic_lcd|multi_clk_div:div|time_base_counter1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter0 " "Node: multi_clk_div:div\|time_base_counter0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register multi_clk_div:div\|time_base_counter1 multi_clk_div:div\|time_base_counter0 " "Register multi_clk_div:div\|time_base_counter1 is being clocked by multi_clk_div:div\|time_base_counter0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154048 "|adc_mic_lcd|multi_clk_div:div|time_base_counter0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter2 " "Node: multi_clk_div:div\|time_base_counter2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string4\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter2 " "Register KP_main:string4\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154048 "|adc_mic_lcd|multi_clk_div:div|time_base_counter2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter3 " "Node: multi_clk_div:div\|time_base_counter3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string5\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter3 " "Register KP_main:string5\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154048 "|adc_mic_lcd|multi_clk_div:div|time_base_counter3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter5 " "Node: multi_clk_div:div\|time_base_counter5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_delay:effect\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter5 " "Register KP_delay:effect\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154048 "|adc_mic_lcd|multi_clk_div:div|time_base_counter5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter4 " "Node: multi_clk_div:div\|time_base_counter4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register multi_clk_div:div\|time_base_counter5 multi_clk_div:div\|time_base_counter4 " "Register multi_clk_div:div\|time_base_counter5 is being clocked by multi_clk_div:div\|time_base_counter4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154048 "|adc_mic_lcd|multi_clk_div:div|time_base_counter4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.828 " "Worst-case setup slack is -2.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.828             -76.974 MAX10_CLK1_50  " "   -2.828             -76.974 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.189               0.000 MAX10_CLK2_50  " "   16.189               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  322.601               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  322.601               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 MAX10_CLK1_50  " "    0.293               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 MAX10_CLK2_50  " "    0.294               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.306               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 MAX10_CLK2_50  " "    9.594               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.616               0.000 MAX10_CLK1_50  " "    9.616               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  162.471               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  162.471               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154114 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506333154144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter1 " "Node: multi_clk_div:div\|time_base_counter1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string3\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter1 " "Register KP_main:string3\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154363 "|adc_mic_lcd|multi_clk_div:div|time_base_counter1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter0 " "Node: multi_clk_div:div\|time_base_counter0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register multi_clk_div:div\|time_base_counter1 multi_clk_div:div\|time_base_counter0 " "Register multi_clk_div:div\|time_base_counter1 is being clocked by multi_clk_div:div\|time_base_counter0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154363 "|adc_mic_lcd|multi_clk_div:div|time_base_counter0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter2 " "Node: multi_clk_div:div\|time_base_counter2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string4\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter2 " "Register KP_main:string4\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154363 "|adc_mic_lcd|multi_clk_div:div|time_base_counter2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter3 " "Node: multi_clk_div:div\|time_base_counter3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_main:string5\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter3 " "Register KP_main:string5\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154363 "|adc_mic_lcd|multi_clk_div:div|time_base_counter3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter5 " "Node: multi_clk_div:div\|time_base_counter5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KP_delay:effect\|newfilter:filt0\|regq\[2\]~_Duplicate_1 multi_clk_div:div\|time_base_counter5 " "Register KP_delay:effect\|newfilter:filt0\|regq\[2\]~_Duplicate_1 is being clocked by multi_clk_div:div\|time_base_counter5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154363 "|adc_mic_lcd|multi_clk_div:div|time_base_counter5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|time_base_counter4 " "Node: multi_clk_div:div\|time_base_counter4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register multi_clk_div:div\|time_base_counter5 multi_clk_div:div\|time_base_counter4 " "Register multi_clk_div:div\|time_base_counter5 is being clocked by multi_clk_div:div\|time_base_counter4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506333154363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154363 "|adc_mic_lcd|multi_clk_div:div|time_base_counter4"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.390 " "Worst-case setup slack is -1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390             -36.232 MAX10_CLK1_50  " "   -1.390             -36.232 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.010               0.000 MAX10_CLK2_50  " "   18.010               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  323.991               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  323.991               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 MAX10_CLK1_50  " "    0.147               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MAX10_CLK2_50  " "    0.148               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.151               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.329 " "Worst-case minimum pulse width slack is 9.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329               0.000 MAX10_CLK1_50  " "    9.329               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.333               0.000 MAX10_CLK2_50  " "    9.333               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  162.537               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  162.537               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506333154422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333154422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333155627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333155630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506333155753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 11:52:35 2017 " "Processing ended: Mon Sep 25 11:52:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506333155753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506333155753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506333155753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333155753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506333157157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506333157163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 11:52:36 2017 " "Processing started: Mon Sep 25 11:52:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506333157163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506333157163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506333157163 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1506333157906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_mic_lcd.vo C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/ simulation " "Generated file adc_mic_lcd.vo in folder \"C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506333158510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506333158624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 11:52:38 2017 " "Processing ended: Mon Sep 25 11:52:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506333158624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506333158624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506333158624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1506333158624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 154 s " "Quartus Prime Full Compilation was successful. 0 errors, 154 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1506333159351 ""}
