<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_92D91BD6-971C-4385-B446-E0ACB921FFAE"><title>CLK PCIe Gen 4 Device Down Clock Topology</title><body><section id="SECTION_96AD35E2-49A3-428D-8D1F-5B9EDE653462"><fig id="FIG_pcie_gen4_device_down_clock_topology_diagram_1"><title>PCIe Gen4 Device Down Clock Topology Diagram</title><image href="FIG_pcie gen4 device down clock topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen4_device_down_clock_topology_diagram_1_png" /></fig><fig id="FIG_differential_clock_shielding_2"><title>Differential Clock Shielding</title><image href="FIG_differential clock shielding_2.png" scalefit="yes" id="IMG_differential_clock_shielding_2_png" /></fig><table id="TABLE_96AD35E2-49A3-428D-8D1F-5B9EDE653462_1"><title>CLK PCIe Gen 4 Device Down Clock Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Signal isolation</p></entry><entry><p>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>EMC/ RF noise protection</p></entry><entry><p>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. </p><p>[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. </p><p>[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</p></entry></row></tbody></tgroup></table><table id="TABLE_96AD35E2-49A3-428D-8D1F-5B9EDE653462_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_5EBE3EC1-1AFB-4FBC-A68E-DAAEC2580D25"><title>Mainstream, Premium Mid Loss (PML), Tx</title><table id="TABLE_5EBE3EC1-1AFB-4FBC-A68E-DAAEC2580D25_1"><title>CLK PCIe Gen 4 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1 + M2</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS</p></entry><entry><p>25.4</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section></body></topic>