{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603456895284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603456895293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 20:41:35 2020 " "Processing started: Fri Oct 23 20:41:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603456895293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456895293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456895294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603456895771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603456895771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456905771 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clk " "Found entity 2: div_clk" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456905771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456905771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603456905864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(29) " "Verilog HDL assignment warning at main.v(29): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905865 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(30) " "Verilog HDL assignment warning at main.v(30): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(31) " "Verilog HDL assignment warning at main.v(31): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(32) " "Verilog HDL assignment warning at main.v(32): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(33) " "Verilog HDL assignment warning at main.v(33): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(34) " "Verilog HDL assignment warning at main.v(34): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(39) " "Verilog HDL assignment warning at main.v(39): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(45) " "Verilog HDL assignment warning at main.v(45): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(51) " "Verilog HDL assignment warning at main.v(51): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905867 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(64) " "Verilog HDL assignment warning at main.v(64): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905867 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(65) " "Verilog HDL assignment warning at main.v(65): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905867 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(66) " "Verilog HDL assignment warning at main.v(66): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905867 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(67) " "Verilog HDL assignment warning at main.v(67): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905867 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(68) " "Verilog HDL assignment warning at main.v(68): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905867 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(69) " "Verilog HDL assignment warning at main.v(69): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603456905868 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:dc " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:dc\"" {  } { { "main.v" "dc" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603456905892 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "main.v" "Div0" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603456906169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "main.v" "Mod0" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603456906169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "main.v" "Div1" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603456906169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "main.v" "Mod1" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603456906169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "main.v" "Div2" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603456906169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "main.v" "Mod2" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603456906169 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603456906169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603456906246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906247 ""}  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603456906247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456906312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456906312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456906356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456906356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456906404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456906404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456906478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456906478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456906556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456906556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603456906579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603456906579 ""}  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603456906579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603456906647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456906647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[4\] GND " "Pin \"out5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[5\] GND " "Pin \"out5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[6\] GND " "Pin \"out5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[4\] GND " "Pin \"out4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[5\] GND " "Pin \"out4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[6\] GND " "Pin \"out4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[4\] GND " "Pin \"out3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[5\] GND " "Pin \"out3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[6\] GND " "Pin \"out3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[4\] GND " "Pin \"out2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[5\] GND " "Pin \"out2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[6\] GND " "Pin \"out2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[4\] GND " "Pin \"out0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[5\] GND " "Pin \"out0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[6\] GND " "Pin \"out0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj3_t2/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603456907169 "|main|out0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603456907169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603456907259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603456907855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603456907855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603456907950 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603456907950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "405 " "Implemented 405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603456907950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603456907950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603456907970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 20:41:47 2020 " "Processing ended: Fri Oct 23 20:41:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603456907970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603456907970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603456907970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603456907970 ""}
