

================================================================
== Vitis HLS Report for 'kernel_syrk_L_0_0_para_sub'
================================================================
* Date:           Sun Apr 21 13:35:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_syrk
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.487 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48268|    48268|  0.193 ms|  0.193 ms|  48268|  48268|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_kernel_syrk_L_0_0_para_sub_Pipeline_merlinL3_fu_72            |kernel_syrk_L_0_0_para_sub_Pipeline_merlinL3           |      247|      247|  0.988 us|  0.988 us|    247|    247|       no|
        |grp_kernel_syrk_L_0_0_para_sub_Pipeline_merlinL2_merlinL1_fu_110  |kernel_syrk_L_0_0_para_sub_Pipeline_merlinL2_merlinL1  |    48018|    48018|  0.192 ms|  0.192 ms|  48018|  48018|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     9|     3411|     1936|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1412|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|     3417|     3348|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U3084                               |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|   143|    78|    0|
    |grp_kernel_syrk_L_0_0_para_sub_Pipeline_merlinL2_merlinL1_fu_110  |kernel_syrk_L_0_0_para_sub_Pipeline_merlinL2_merlinL1  |        0|   6|  2027|  1181|    0|
    |grp_kernel_syrk_L_0_0_para_sub_Pipeline_merlinL3_fu_72            |kernel_syrk_L_0_0_para_sub_Pipeline_merlinL3           |        0|   0|  1241|   677|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                             |                                                       |        0|   9|  3411|  1936|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |C_buf_0_address0   |  14|          3|    4|         12|
    |C_buf_0_address1   |  14|          3|    4|         12|
    |C_buf_0_ce0        |  14|          3|    1|          3|
    |C_buf_0_ce1        |  14|          3|    1|          3|
    |C_buf_0_d0         |  14|          3|   32|         96|
    |C_buf_0_we0        |  14|          3|    1|          3|
    |C_buf_10_address0  |  14|          3|    4|         12|
    |C_buf_10_address1  |  14|          3|    4|         12|
    |C_buf_10_ce0       |  14|          3|    1|          3|
    |C_buf_10_ce1       |  14|          3|    1|          3|
    |C_buf_10_d0        |  14|          3|   32|         96|
    |C_buf_10_we0       |  14|          3|    1|          3|
    |C_buf_11_address0  |  14|          3|    4|         12|
    |C_buf_11_address1  |  14|          3|    4|         12|
    |C_buf_11_ce0       |  14|          3|    1|          3|
    |C_buf_11_ce1       |  14|          3|    1|          3|
    |C_buf_11_d0        |  14|          3|   32|         96|
    |C_buf_11_we0       |  14|          3|    1|          3|
    |C_buf_12_address0  |  14|          3|    4|         12|
    |C_buf_12_address1  |  14|          3|    4|         12|
    |C_buf_12_ce0       |  14|          3|    1|          3|
    |C_buf_12_ce1       |  14|          3|    1|          3|
    |C_buf_12_d0        |  14|          3|   32|         96|
    |C_buf_12_we0       |  14|          3|    1|          3|
    |C_buf_13_address0  |  14|          3|    4|         12|
    |C_buf_13_address1  |  14|          3|    4|         12|
    |C_buf_13_ce0       |  14|          3|    1|          3|
    |C_buf_13_ce1       |  14|          3|    1|          3|
    |C_buf_13_d0        |  14|          3|   32|         96|
    |C_buf_13_we0       |  14|          3|    1|          3|
    |C_buf_14_address0  |  14|          3|    4|         12|
    |C_buf_14_address1  |  14|          3|    4|         12|
    |C_buf_14_ce0       |  14|          3|    1|          3|
    |C_buf_14_ce1       |  14|          3|    1|          3|
    |C_buf_14_d0        |  14|          3|   32|         96|
    |C_buf_14_we0       |  14|          3|    1|          3|
    |C_buf_15_address0  |  14|          3|    4|         12|
    |C_buf_15_address1  |  14|          3|    4|         12|
    |C_buf_15_ce0       |  14|          3|    1|          3|
    |C_buf_15_ce1       |  14|          3|    1|          3|
    |C_buf_15_d0        |  14|          3|   32|         96|
    |C_buf_15_we0       |  14|          3|    1|          3|
    |C_buf_1_address0   |  14|          3|    4|         12|
    |C_buf_1_address1   |  14|          3|    4|         12|
    |C_buf_1_ce0        |  14|          3|    1|          3|
    |C_buf_1_ce1        |  14|          3|    1|          3|
    |C_buf_1_d0         |  14|          3|   32|         96|
    |C_buf_1_we0        |  14|          3|    1|          3|
    |C_buf_2_address0   |  14|          3|    4|         12|
    |C_buf_2_address1   |  14|          3|    4|         12|
    |C_buf_2_ce0        |  14|          3|    1|          3|
    |C_buf_2_ce1        |  14|          3|    1|          3|
    |C_buf_2_d0         |  14|          3|   32|         96|
    |C_buf_2_we0        |  14|          3|    1|          3|
    |C_buf_3_address0   |  14|          3|    4|         12|
    |C_buf_3_address1   |  14|          3|    4|         12|
    |C_buf_3_ce0        |  14|          3|    1|          3|
    |C_buf_3_ce1        |  14|          3|    1|          3|
    |C_buf_3_d0         |  14|          3|   32|         96|
    |C_buf_3_we0        |  14|          3|    1|          3|
    |C_buf_4_address0   |  14|          3|    4|         12|
    |C_buf_4_address1   |  14|          3|    4|         12|
    |C_buf_4_ce0        |  14|          3|    1|          3|
    |C_buf_4_ce1        |  14|          3|    1|          3|
    |C_buf_4_d0         |  14|          3|   32|         96|
    |C_buf_4_we0        |  14|          3|    1|          3|
    |C_buf_5_address0   |  14|          3|    4|         12|
    |C_buf_5_address1   |  14|          3|    4|         12|
    |C_buf_5_ce0        |  14|          3|    1|          3|
    |C_buf_5_ce1        |  14|          3|    1|          3|
    |C_buf_5_d0         |  14|          3|   32|         96|
    |C_buf_5_we0        |  14|          3|    1|          3|
    |C_buf_6_address0   |  14|          3|    4|         12|
    |C_buf_6_address1   |  14|          3|    4|         12|
    |C_buf_6_ce0        |  14|          3|    1|          3|
    |C_buf_6_ce1        |  14|          3|    1|          3|
    |C_buf_6_d0         |  14|          3|   32|         96|
    |C_buf_6_we0        |  14|          3|    1|          3|
    |C_buf_7_address0   |  14|          3|    4|         12|
    |C_buf_7_address1   |  14|          3|    4|         12|
    |C_buf_7_ce0        |  14|          3|    1|          3|
    |C_buf_7_ce1        |  14|          3|    1|          3|
    |C_buf_7_d0         |  14|          3|   32|         96|
    |C_buf_7_we0        |  14|          3|    1|          3|
    |C_buf_8_address0   |  14|          3|    4|         12|
    |C_buf_8_address1   |  14|          3|    4|         12|
    |C_buf_8_ce0        |  14|          3|    1|          3|
    |C_buf_8_ce1        |  14|          3|    1|          3|
    |C_buf_8_d0         |  14|          3|   32|         96|
    |C_buf_8_we0        |  14|          3|    1|          3|
    |C_buf_9_address0   |  14|          3|    4|         12|
    |C_buf_9_address1   |  14|          3|    4|         12|
    |C_buf_9_ce0        |  14|          3|    1|          3|
    |C_buf_9_ce1        |  14|          3|    1|          3|
    |C_buf_9_d0         |  14|          3|   32|         96|
    |C_buf_9_we0        |  14|          3|    1|          3|
    |ap_NS_fsm          |  26|          5|    1|          5|
    |grp_fu_176_ce      |  14|          3|    1|          3|
    |grp_fu_176_p0      |  14|          3|   32|         96|
    |grp_fu_176_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              |1412|        302|  754|       2264|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                      |  4|   0|    4|          0|
    |grp_kernel_syrk_L_0_0_para_sub_Pipeline_merlinL2_merlinL1_fu_110_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_syrk_L_0_0_para_sub_Pipeline_merlinL3_fu_72_ap_start_reg            |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          |  6|   0|    6|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_syrk_L_0_0_para_sub|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  kernel_syrk_L_0_0_para_sub|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  kernel_syrk_L_0_0_para_sub|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  kernel_syrk_L_0_0_para_sub|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  kernel_syrk_L_0_0_para_sub|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  kernel_syrk_L_0_0_para_sub|  return value|
|alpha                   |   in|   32|     ap_none|                       alpha|        scalar|
|beta                    |   in|   32|     ap_none|                        beta|        scalar|
|A_6_1_buf_0_address0    |  out|    5|   ap_memory|                 A_6_1_buf_0|         array|
|A_6_1_buf_0_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_0|         array|
|A_6_1_buf_0_q0          |   in|   32|   ap_memory|                 A_6_1_buf_0|         array|
|A_6_1_buf_1_address0    |  out|    5|   ap_memory|                 A_6_1_buf_1|         array|
|A_6_1_buf_1_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_1|         array|
|A_6_1_buf_1_q0          |   in|   32|   ap_memory|                 A_6_1_buf_1|         array|
|A_6_1_buf_2_address0    |  out|    5|   ap_memory|                 A_6_1_buf_2|         array|
|A_6_1_buf_2_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_2|         array|
|A_6_1_buf_2_q0          |   in|   32|   ap_memory|                 A_6_1_buf_2|         array|
|A_6_1_buf_3_address0    |  out|    5|   ap_memory|                 A_6_1_buf_3|         array|
|A_6_1_buf_3_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_3|         array|
|A_6_1_buf_3_q0          |   in|   32|   ap_memory|                 A_6_1_buf_3|         array|
|A_6_1_buf_4_address0    |  out|    5|   ap_memory|                 A_6_1_buf_4|         array|
|A_6_1_buf_4_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_4|         array|
|A_6_1_buf_4_q0          |   in|   32|   ap_memory|                 A_6_1_buf_4|         array|
|A_6_1_buf_5_address0    |  out|    5|   ap_memory|                 A_6_1_buf_5|         array|
|A_6_1_buf_5_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_5|         array|
|A_6_1_buf_5_q0          |   in|   32|   ap_memory|                 A_6_1_buf_5|         array|
|A_6_1_buf_6_address0    |  out|    5|   ap_memory|                 A_6_1_buf_6|         array|
|A_6_1_buf_6_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_6|         array|
|A_6_1_buf_6_q0          |   in|   32|   ap_memory|                 A_6_1_buf_6|         array|
|A_6_1_buf_7_address0    |  out|    5|   ap_memory|                 A_6_1_buf_7|         array|
|A_6_1_buf_7_ce0         |  out|    1|   ap_memory|                 A_6_1_buf_7|         array|
|A_6_1_buf_7_q0          |   in|   32|   ap_memory|                 A_6_1_buf_7|         array|
|C_buf_0_address0        |  out|    4|   ap_memory|                     C_buf_0|         array|
|C_buf_0_ce0             |  out|    1|   ap_memory|                     C_buf_0|         array|
|C_buf_0_we0             |  out|    1|   ap_memory|                     C_buf_0|         array|
|C_buf_0_d0              |  out|   32|   ap_memory|                     C_buf_0|         array|
|C_buf_0_address1        |  out|    4|   ap_memory|                     C_buf_0|         array|
|C_buf_0_ce1             |  out|    1|   ap_memory|                     C_buf_0|         array|
|C_buf_0_q1              |   in|   32|   ap_memory|                     C_buf_0|         array|
|C_buf_1_address0        |  out|    4|   ap_memory|                     C_buf_1|         array|
|C_buf_1_ce0             |  out|    1|   ap_memory|                     C_buf_1|         array|
|C_buf_1_we0             |  out|    1|   ap_memory|                     C_buf_1|         array|
|C_buf_1_d0              |  out|   32|   ap_memory|                     C_buf_1|         array|
|C_buf_1_address1        |  out|    4|   ap_memory|                     C_buf_1|         array|
|C_buf_1_ce1             |  out|    1|   ap_memory|                     C_buf_1|         array|
|C_buf_1_q1              |   in|   32|   ap_memory|                     C_buf_1|         array|
|C_buf_2_address0        |  out|    4|   ap_memory|                     C_buf_2|         array|
|C_buf_2_ce0             |  out|    1|   ap_memory|                     C_buf_2|         array|
|C_buf_2_we0             |  out|    1|   ap_memory|                     C_buf_2|         array|
|C_buf_2_d0              |  out|   32|   ap_memory|                     C_buf_2|         array|
|C_buf_2_address1        |  out|    4|   ap_memory|                     C_buf_2|         array|
|C_buf_2_ce1             |  out|    1|   ap_memory|                     C_buf_2|         array|
|C_buf_2_q1              |   in|   32|   ap_memory|                     C_buf_2|         array|
|C_buf_3_address0        |  out|    4|   ap_memory|                     C_buf_3|         array|
|C_buf_3_ce0             |  out|    1|   ap_memory|                     C_buf_3|         array|
|C_buf_3_we0             |  out|    1|   ap_memory|                     C_buf_3|         array|
|C_buf_3_d0              |  out|   32|   ap_memory|                     C_buf_3|         array|
|C_buf_3_address1        |  out|    4|   ap_memory|                     C_buf_3|         array|
|C_buf_3_ce1             |  out|    1|   ap_memory|                     C_buf_3|         array|
|C_buf_3_q1              |   in|   32|   ap_memory|                     C_buf_3|         array|
|C_buf_4_address0        |  out|    4|   ap_memory|                     C_buf_4|         array|
|C_buf_4_ce0             |  out|    1|   ap_memory|                     C_buf_4|         array|
|C_buf_4_we0             |  out|    1|   ap_memory|                     C_buf_4|         array|
|C_buf_4_d0              |  out|   32|   ap_memory|                     C_buf_4|         array|
|C_buf_4_address1        |  out|    4|   ap_memory|                     C_buf_4|         array|
|C_buf_4_ce1             |  out|    1|   ap_memory|                     C_buf_4|         array|
|C_buf_4_q1              |   in|   32|   ap_memory|                     C_buf_4|         array|
|C_buf_5_address0        |  out|    4|   ap_memory|                     C_buf_5|         array|
|C_buf_5_ce0             |  out|    1|   ap_memory|                     C_buf_5|         array|
|C_buf_5_we0             |  out|    1|   ap_memory|                     C_buf_5|         array|
|C_buf_5_d0              |  out|   32|   ap_memory|                     C_buf_5|         array|
|C_buf_5_address1        |  out|    4|   ap_memory|                     C_buf_5|         array|
|C_buf_5_ce1             |  out|    1|   ap_memory|                     C_buf_5|         array|
|C_buf_5_q1              |   in|   32|   ap_memory|                     C_buf_5|         array|
|C_buf_6_address0        |  out|    4|   ap_memory|                     C_buf_6|         array|
|C_buf_6_ce0             |  out|    1|   ap_memory|                     C_buf_6|         array|
|C_buf_6_we0             |  out|    1|   ap_memory|                     C_buf_6|         array|
|C_buf_6_d0              |  out|   32|   ap_memory|                     C_buf_6|         array|
|C_buf_6_address1        |  out|    4|   ap_memory|                     C_buf_6|         array|
|C_buf_6_ce1             |  out|    1|   ap_memory|                     C_buf_6|         array|
|C_buf_6_q1              |   in|   32|   ap_memory|                     C_buf_6|         array|
|C_buf_7_address0        |  out|    4|   ap_memory|                     C_buf_7|         array|
|C_buf_7_ce0             |  out|    1|   ap_memory|                     C_buf_7|         array|
|C_buf_7_we0             |  out|    1|   ap_memory|                     C_buf_7|         array|
|C_buf_7_d0              |  out|   32|   ap_memory|                     C_buf_7|         array|
|C_buf_7_address1        |  out|    4|   ap_memory|                     C_buf_7|         array|
|C_buf_7_ce1             |  out|    1|   ap_memory|                     C_buf_7|         array|
|C_buf_7_q1              |   in|   32|   ap_memory|                     C_buf_7|         array|
|C_buf_8_address0        |  out|    4|   ap_memory|                     C_buf_8|         array|
|C_buf_8_ce0             |  out|    1|   ap_memory|                     C_buf_8|         array|
|C_buf_8_we0             |  out|    1|   ap_memory|                     C_buf_8|         array|
|C_buf_8_d0              |  out|   32|   ap_memory|                     C_buf_8|         array|
|C_buf_8_address1        |  out|    4|   ap_memory|                     C_buf_8|         array|
|C_buf_8_ce1             |  out|    1|   ap_memory|                     C_buf_8|         array|
|C_buf_8_q1              |   in|   32|   ap_memory|                     C_buf_8|         array|
|C_buf_9_address0        |  out|    4|   ap_memory|                     C_buf_9|         array|
|C_buf_9_ce0             |  out|    1|   ap_memory|                     C_buf_9|         array|
|C_buf_9_we0             |  out|    1|   ap_memory|                     C_buf_9|         array|
|C_buf_9_d0              |  out|   32|   ap_memory|                     C_buf_9|         array|
|C_buf_9_address1        |  out|    4|   ap_memory|                     C_buf_9|         array|
|C_buf_9_ce1             |  out|    1|   ap_memory|                     C_buf_9|         array|
|C_buf_9_q1              |   in|   32|   ap_memory|                     C_buf_9|         array|
|C_buf_10_address0       |  out|    4|   ap_memory|                    C_buf_10|         array|
|C_buf_10_ce0            |  out|    1|   ap_memory|                    C_buf_10|         array|
|C_buf_10_we0            |  out|    1|   ap_memory|                    C_buf_10|         array|
|C_buf_10_d0             |  out|   32|   ap_memory|                    C_buf_10|         array|
|C_buf_10_address1       |  out|    4|   ap_memory|                    C_buf_10|         array|
|C_buf_10_ce1            |  out|    1|   ap_memory|                    C_buf_10|         array|
|C_buf_10_q1             |   in|   32|   ap_memory|                    C_buf_10|         array|
|C_buf_11_address0       |  out|    4|   ap_memory|                    C_buf_11|         array|
|C_buf_11_ce0            |  out|    1|   ap_memory|                    C_buf_11|         array|
|C_buf_11_we0            |  out|    1|   ap_memory|                    C_buf_11|         array|
|C_buf_11_d0             |  out|   32|   ap_memory|                    C_buf_11|         array|
|C_buf_11_address1       |  out|    4|   ap_memory|                    C_buf_11|         array|
|C_buf_11_ce1            |  out|    1|   ap_memory|                    C_buf_11|         array|
|C_buf_11_q1             |   in|   32|   ap_memory|                    C_buf_11|         array|
|C_buf_12_address0       |  out|    4|   ap_memory|                    C_buf_12|         array|
|C_buf_12_ce0            |  out|    1|   ap_memory|                    C_buf_12|         array|
|C_buf_12_we0            |  out|    1|   ap_memory|                    C_buf_12|         array|
|C_buf_12_d0             |  out|   32|   ap_memory|                    C_buf_12|         array|
|C_buf_12_address1       |  out|    4|   ap_memory|                    C_buf_12|         array|
|C_buf_12_ce1            |  out|    1|   ap_memory|                    C_buf_12|         array|
|C_buf_12_q1             |   in|   32|   ap_memory|                    C_buf_12|         array|
|C_buf_13_address0       |  out|    4|   ap_memory|                    C_buf_13|         array|
|C_buf_13_ce0            |  out|    1|   ap_memory|                    C_buf_13|         array|
|C_buf_13_we0            |  out|    1|   ap_memory|                    C_buf_13|         array|
|C_buf_13_d0             |  out|   32|   ap_memory|                    C_buf_13|         array|
|C_buf_13_address1       |  out|    4|   ap_memory|                    C_buf_13|         array|
|C_buf_13_ce1            |  out|    1|   ap_memory|                    C_buf_13|         array|
|C_buf_13_q1             |   in|   32|   ap_memory|                    C_buf_13|         array|
|C_buf_14_address0       |  out|    4|   ap_memory|                    C_buf_14|         array|
|C_buf_14_ce0            |  out|    1|   ap_memory|                    C_buf_14|         array|
|C_buf_14_we0            |  out|    1|   ap_memory|                    C_buf_14|         array|
|C_buf_14_d0             |  out|   32|   ap_memory|                    C_buf_14|         array|
|C_buf_14_address1       |  out|    4|   ap_memory|                    C_buf_14|         array|
|C_buf_14_ce1            |  out|    1|   ap_memory|                    C_buf_14|         array|
|C_buf_14_q1             |   in|   32|   ap_memory|                    C_buf_14|         array|
|C_buf_15_address0       |  out|    4|   ap_memory|                    C_buf_15|         array|
|C_buf_15_ce0            |  out|    1|   ap_memory|                    C_buf_15|         array|
|C_buf_15_we0            |  out|    1|   ap_memory|                    C_buf_15|         array|
|C_buf_15_d0             |  out|   32|   ap_memory|                    C_buf_15|         array|
|C_buf_15_address1       |  out|    4|   ap_memory|                    C_buf_15|         array|
|C_buf_15_ce1            |  out|    1|   ap_memory|                    C_buf_15|         array|
|C_buf_15_q1             |   in|   32|   ap_memory|                    C_buf_15|         array|
|A_6_0_buf_dup_address0  |  out|   16|   ap_memory|               A_6_0_buf_dup|         array|
|A_6_0_buf_dup_ce0       |  out|    1|   ap_memory|               A_6_0_buf_dup|         array|
|A_6_0_buf_dup_q0        |   in|   32|   ap_memory|               A_6_0_buf_dup|         array|
+------------------------+-----+-----+------------+----------------------------+--------------+

