 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : UART
Version: O-2018.06-SP1
Date   : Thu Apr 18 17:18:51 2024
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_par_chk/par_err_reg/QN (SDFFARX1_RVT)     0.03       0.03 f
  U0_UART_RX/U0_par_chk/test_so (par_chk_DATA_WIDTH8_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_stp_chk/test_si (stp_chk_test_1)          0.00       0.03 f
  U0_UART_RX/U0_stp_chk/stp_err_reg/SI (SDFFARX1_RVT)     0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/parity_reg/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_parity_calc/test_so (parity_calc_WIDTH8_test_1)
                                                          0.00       0.03 f
  U0_UART_TX/U0_mux/test_si (mux_test_1)                  0.00       0.03 f
  U0_UART_TX/U0_mux/OUT_reg/SI (SDFFARX1_RVT)             0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_edge_bit_counter/test_so (edge_bit_counter_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_par_chk/test_si (par_chk_DATA_WIDTH8_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_par_chk/par_err_reg/SI (SDFFARX1_RVT)     0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/test_so (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_edge_bit_counter/test_si (edge_bit_counter_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_data_sampling/test_so (data_sampling_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_deserializer/test_si (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_strt_chk/test_so (strt_chk_test_1)        0.00       0.03 f
  U0_UART_RX/U0_uart_fsm/test_si (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.03 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (SDFFARX1_RVT)            0.03       0.03 f
  U0_UART_TX/U0_fsm/current_state_reg_0_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/SI (SDFFARX1_RVT)
                                                          0.01       0.04 f
  data arrival time                                                  0.04

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/SI (SDFFARX1_RVT)
                                                          0.03       0.07 f
  data arrival time                                                  0.07

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/SI (SDFFARX1_RVT)
                                                          0.03       0.07 f
  data arrival time                                                  0.07

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/SI (SDFFARX1_RVT)
                                                          0.03       0.07 f
  data arrival time                                                  0.07

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_TX/U0_Serializer/test_so (Serializer_WIDTH8_test_1)
                                                          0.00       0.03 f
  U0_UART_TX/U0_fsm/test_si (uart_tx_fsm_test_1)          0.00       0.03 f
  U0_UART_TX/U0_fsm/busy_reg/SI (SDFFARX1_RVT)            0.03       0.07 f
  data arrival time                                                  0.07

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/SI (SDFFARX1_RVT)
                                                          0.03       0.07 f
  data arrival time                                                  0.07

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/SI (SDFFARX1_RVT)
                                                          0.03       0.07 f
  data arrival time                                                  0.07

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  stp_chk_test_1     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/QN (SDFFARX1_RVT)     0.03       0.03 f
  U0_UART_RX/U0_stp_chk/U2/Y (OAI22X1_RVT)                0.03       0.06 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/D (SDFFARX1_RVT)      0.01       0.07 r
  data arrival time                                                  0.07

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/SI (SDFFARX1_RVT)
                                                          0.04       0.08 f
  data arrival time                                                  0.08

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 r
  U0_UART_RX/U0_edge_bit_counter/U35/Y (AND2X1_RVT)       0.05       0.09 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/SI (SDFFARX1_RVT)
                                                          0.04       0.10 r
  data arrival time                                                  0.10

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/SI (SDFFARX1_RVT)
                                                          0.04       0.10 r
  data arrival time                                                  0.10

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/SI (SDFFARX1_RVT)
                                                          0.04       0.10 r
  data arrival time                                                  0.10

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/SI (SDFFARX1_RVT)
                                                          0.04       0.10 r
  data arrival time                                                  0.10

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/SI (SDFFARX1_RVT)
                                                          0.04       0.10 r
  data arrival time                                                  0.10

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/parity_reg/SI (SDFFARX1_RVT)
                                                          0.04       0.10 r
  data arrival time                                                  0.10

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/parity_reg/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U2/Y (AO22X1_RVT)             0.06       0.11 r
  U0_UART_TX/U0_parity_calc/parity_reg/D (SDFFARX1_RVT)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_Serializer/U19/Y (AO222X1_RVT)            0.05       0.10 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.11 f
  data arrival time                                                  0.11

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_Serializer/U30/Y (AO21X1_RVT)             0.07       0.12 r
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_Serializer/U21/Y (AO222X1_RVT)            0.06       0.11 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/D (SDFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_Serializer/U22/Y (AO222X1_RVT)            0.06       0.11 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/D (SDFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_Serializer/U23/Y (AO222X1_RVT)            0.06       0.11 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/D (SDFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_Serializer/U24/Y (AO222X1_RVT)            0.06       0.11 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/D (SDFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_Serializer/U25/Y (AO222X1_RVT)            0.06       0.11 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/SI (SDFFARX1_RVT)
                                                          0.09       0.13 f
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_Serializer/U20/Y (AO22X1_RVT)             0.07       0.12 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_Serializer/U26/Y (AO222X1_RVT)            0.06       0.11 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U23/Y (AO22X1_RVT)            0.07       0.12 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U21/Y (AO22X1_RVT)            0.07       0.12 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U19/Y (AO22X1_RVT)            0.07       0.12 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U17/Y (AO22X1_RVT)            0.07       0.12 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U13/Y (AO22X1_RVT)            0.07       0.12 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U9/Y (AO22X1_RVT)             0.07       0.12 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/SI (SDFFARX1_RVT)
                                                          0.09       0.13 f
  data arrival time                                                  0.13

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/QN (SDFFARX1_RVT)
                                                          0.03       0.03 f
  U0_UART_RX/U0_data_sampling/U64/Y (NAND2X0_RVT)         0.04       0.08 r
  U0_UART_RX/U0_data_sampling/U63/Y (AO22X1_RVT)          0.03       0.11 r
  U0_UART_RX/U0_data_sampling/U62/Y (AND2X1_RVT)          0.02       0.13 r
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFARX1_RVT)
                                                          0.01       0.14 r
  data arrival time                                                  0.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_data_sampling/U45/Y (AND2X1_RVT)          0.05       0.10 r
  U0_UART_RX/U0_data_sampling/U37/Y (MUX21X1_RVT)         0.03       0.13 r
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.14 r
  data arrival time                                                  0.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U11/Y (AO22X1_RVT)            0.08       0.13 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.14 r
  data arrival time                                                  0.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_TX/U0_fsm/current_state_reg_1_/SI (SDFFARX1_RVT)
                                                          0.10       0.14 f
  data arrival time                                                  0.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c
  mux_test_1         ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/parity_reg/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_parity_calc/parity (parity_calc_WIDTH8_test_1)
                                                          0.00       0.05 f
  U0_UART_TX/U0_mux/IN_2 (mux_test_1)                     0.00       0.05 f
  U0_UART_TX/U0_mux/U8/Y (AO22X1_RVT)                     0.05       0.10 f
  U0_UART_TX/U0_mux/U6/Y (AO22X1_RVT)                     0.03       0.13 f
  U0_UART_TX/U0_mux/OUT_reg/D (SDFFARX1_RVT)              0.01       0.14 f
  data arrival time                                                  0.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_data_sampling/U60/Y (AND2X1_RVT)          0.05       0.10 r
  U0_UART_RX/U0_data_sampling/U46/Y (MUX21X1_RVT)         0.03       0.14 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.14 r
  data arrival time                                                  0.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_data_sampling/U36/Y (AND2X1_RVT)          0.05       0.10 r
  U0_UART_RX/U0_data_sampling/U27/Y (MUX21X1_RVT)         0.03       0.14 r
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.15 r
  data arrival time                                                  0.15

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 r
  U0_UART_TX/U0_Serializer/U34/Y (AND2X1_RVT)             0.06       0.10 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/D (SDFFARX1_RVT)
                                                          0.05       0.15 r
  data arrival time                                                  0.15

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_fsm/test_so (uart_tx_fsm_test_1)          0.00       0.05 r
  U0_UART_TX/U0_parity_calc/test_si (parity_calc_WIDTH8_test_1)
                                                          0.00       0.05 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/SI (SDFFARX1_RVT)
                                                          0.09       0.15 r
  data arrival time                                                  0.15

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_parity_calc/U15/Y (AO22X1_RVT)            0.09       0.15 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/D (SDFFARX1_RVT)
                                                          0.01       0.16 r
  data arrival time                                                  0.16

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/SI (SDFFARX1_RVT)
                                                          0.12       0.16 f
  data arrival time                                                  0.16

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (AO21X1_RVT)       0.11       0.14 f
  U0_UART_RX/U0_edge_bit_counter/U16/Y (NAND2X0_RVT)      0.02       0.16 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (SDFFARX1_RVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c
  strt_chk_test_1    ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_strt_chk/U2/Y (AO22X1_RVT)                0.11       0.16 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFARX1_RVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U29/Y (AND2X1_RVT)       0.11       0.14 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (AO22X1_RVT)       0.02       0.16 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.17 f
  data arrival time                                                  0.17

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_fsm/U9/Y (NOR3X0_RVT)                     0.12       0.17 r
  U0_UART_TX/U0_fsm/current_state_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.18 r
  data arrival time                                                  0.18

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_uart_fsm/test_so (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.04 f
  U0_UART_RX/test_so (UART_RX_test_1)                     0.00       0.04 f
  U0_UART_TX/test_si (UART_TX_DATA_WIDTH8_test_1)         0.00       0.04 f
  U0_UART_TX/U0_Serializer/test_si (Serializer_WIDTH8_test_1)
                                                          0.00       0.04 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/SI (SDFFARX1_RVT)
                                                          0.17       0.20 f
  data arrival time                                                  0.20

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFARX1_RVT)      0.05       0.05 r
  U0_UART_RX/U0_stp_chk/stp_err (stp_chk_test_1)          0.00       0.05 r
  U0_UART_RX/U0_strt_chk/test_si (strt_chk_test_1)        0.00       0.05 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI (SDFFARX1_RVT)
                                                          0.15       0.21 r
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_strt_chk/strt_glitch (strt_chk_test_1)
                                                          0.00       0.05 r
  U0_UART_RX/U0_uart_fsm/strt_glitch (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.05 r
  U0_UART_RX/U0_uart_fsm/U35/Y (INVX0_RVT)                0.09       0.15 f
  U0_UART_RX/U0_uart_fsm/U34/Y (AO21X1_RVT)               0.03       0.17 f
  U0_UART_RX/U0_uart_fsm/U33/Y (AO21X1_RVT)               0.03       0.20 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.21 f
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/SI (SDFFARX1_RVT)
                                                          0.16       0.21 r
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)              0.11       0.16 f
  U0_UART_RX/U0_uart_fsm/U29/Y (NAND2X0_RVT)              0.05       0.21 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.21 r
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_strt_chk/strt_glitch (strt_chk_test_1)
                                                          0.00       0.05 r
  U0_UART_RX/U0_uart_fsm/strt_glitch (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.05 r
  U0_UART_RX/U0_uart_fsm/U54/Y (AO21X1_RVT)               0.11       0.16 r
  U0_UART_RX/U0_uart_fsm/U37/Y (NAND2X0_RVT)              0.02       0.18 f
  U0_UART_RX/U0_uart_fsm/U36/Y (AO221X1_RVT)              0.03       0.20 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.21 f
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)       0.11       0.15 f
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AO22X1_RVT)       0.06       0.21 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.21 f
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_TX/U0_Serializer/U17/Y (XNOR2X1_RVT)            0.14       0.18 f
  U0_UART_TX/U0_Serializer/U33/Y (AND2X1_RVT)             0.03       0.21 f
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.22 f
  data arrival time                                                  0.22

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/SI (SDFFARX1_RVT)
                                                          0.18       0.22 f
  data arrival time                                                  0.22

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)       0.11       0.15 f
  U0_UART_RX/U0_edge_bit_counter/U24/Y (AO21X1_RVT)       0.05       0.20 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (AO22X1_RVT)       0.03       0.23 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.23 f
  data arrival time                                                  0.23

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  par_chk_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_par_chk/par_err_reg/Q (SDFFARX1_RVT)      0.05       0.05 r
  U0_UART_RX/U0_par_chk/U2/Y (AO22X1_RVT)                 0.18       0.23 r
  U0_UART_RX/U0_par_chk/par_err_reg/D (SDFFARX1_RVT)      0.01       0.24 r
  data arrival time                                                  0.24

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_TX/U0_fsm/current_state_reg_2_/SI (SDFFARX1_RVT)
                                                          0.21       0.25 f
  data arrival time                                                  0.25

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX_test_1     8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling_test_1)
                                                          0.00       0.05 r
  U0_UART_RX/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.05 r
  U0_UART_RX/U0_deserializer/U16/Y (AO22X1_RVT)           0.22       0.28 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (SDFFARX1_RVT)
                                                          0.01       0.28 r
  data arrival time                                                  0.28

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/Q (SDFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_deserializer/U3/Y (AO22X1_RVT)            0.22       0.28 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.29 r
  data arrival time                                                  0.29

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_Serializer/U18/Y (AND3X1_RVT)             0.06       0.11 r
  U0_UART_TX/U0_Serializer/ser_done (Serializer_WIDTH8_test_1)
                                                          0.00       0.11 r
  U0_UART_TX/U0_fsm/ser_done (uart_tx_fsm_test_1)         0.00       0.11 r
  U0_UART_TX/U0_fsm/U8/Y (INVX1_RVT)                      0.02       0.13 f
  U0_UART_TX/U0_fsm/U13/Y (AO22X1_RVT)                    0.12       0.25 f
  U0_UART_TX/U0_fsm/U12/Y (AND2X1_RVT)                    0.02       0.28 f
  U0_UART_TX/U0_fsm/current_state_reg_0_/D (SDFFARX1_RVT)
                                                          0.01       0.29 f
  data arrival time                                                  0.29

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.05       0.05 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.03       0.08 r
  U0_UART_TX/U0_fsm/U17/Y (AO21X1_RVT)                    0.23       0.31 r
  U0_UART_TX/U0_fsm/busy_reg/D (SDFFARX1_RVT)             0.01       0.32 r
  data arrival time                                                  0.32

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.23       0.27 f
  U0_UART_TX/U0_fsm/U11/Y (OA21X1_RVT)                    0.07       0.34 f
  U0_UART_TX/U0_fsm/current_state_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.35 f
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/Q (SDFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_deserializer/U14/Y (AO22X1_RVT)           0.31       0.37 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (SDFFARX1_RVT)
                                                          0.01       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/Q (SDFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_deserializer/U6/Y (AO22X1_RVT)            0.31       0.37 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (SDFFARX1_RVT)
                                                          0.01       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/Q (SDFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_deserializer/U8/Y (AO22X1_RVT)            0.31       0.37 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (SDFFARX1_RVT)
                                                          0.01       0.38 f
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/Q (SDFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_deserializer/U10/Y (AO22X1_RVT)           0.32       0.37 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (SDFFARX1_RVT)
                                                          0.01       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/Q (SDFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_deserializer/U12/Y (AO22X1_RVT)           0.32       0.38 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (SDFFARX1_RVT)
                                                          0.01       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/Q (SDFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_deserializer/U4/Y (AO22X1_RVT)            0.32       0.38 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (SDFFARX1_RVT)
                                                          0.01       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


1
