// Ryzen 3700X/3800X
typedef struct {
    float PPT_LIMIT;
    float PPT_VALUE;
    float TDC_LIMIT;
    float TDC_VALUE;
    float THM_LIMIT;
    float THM_VALUE;
    float FIT_LIMIT;
    float FIT_VALUE;
    float EDC_LIMIT;
    float EDC_VALUE;
    float VID_LIMIT;
    float VID_VALUE;
    float PPT_WC;
    float PPT_ACTUAL;
    float TDC_WC;
    float TDC_ACTUAL;
    float THM_WC;
    float THM_ACTUAL;
    float FIT_WC;
    float FIT_ACTUAL;
    float EDC_WC;
    float EDC_ACTUAL;
    float VID_WC;
    float VID_ACTUAL;
    float VDDCR_CPU_POWER;
    float VDDCR_SOC_POWER;
    float VDDIO_MEM_POWER;
    float VDD18_POWER;
    float ROC_POWER;
    float SOCKET_POWER;
    float PPT_FREQUENCY;
    float TDC_FREQUENCY;
    float THM_FREQUENCY;
    float PROCHOT_FREQUENCY;
    float VOLTAGE_FREQUENCY;
    float CCA_FREQUENCY;
    float FIT_VOLTAGE;
    float FIT_PRE_VOLTAGE;
    float LATCHUP_VOLTAGE;
    float CPU_SET_VOLTAGE;
    float CPU_TELEMETRY_VOLTAGE;
    float CPU_TELEMETRY_CURRENT;
    float CPU_TELEMETRY_POWER;
    float CPU_TELEMETRY_POWER_ALT;
    float SOC_SET_VOLTAGE;
    float SOC_TELEMETRY_VOLTAGE;
    float SOC_TELEMETRY_CURRENT;
    float SOC_TELEMETRY_POWER;
    float FCLK_FREQ;
    float FCLK_FREQ_EFF;
    float UCLK_FREQ;
    float MEMCLK_FREQ;
    float FCLK_DRAM_SETPOINT;
    float FCLK_DRAM_BUSY;
    float FCLK_GMI_SETPOINT;
    float FCLK_GMI_BUSY;
    float FCLK_IOHC_SETPOINT;
    float FCLK_IOHC_BUSY;
    float FCLK_XGMI_SETPOINT;
    float FCLK_XGMI_BUSY;
    float CCM_READS;
    float CCM_WRITES;
    float IOMS;
    float XGMI;
    float CS_UMC_READS;
    float CS_UMC_WRITES;
    float FCLK_RESIDENCY[4];
    float FCLK_FREQ_TABLE[4];
    float UCLK_FREQ_TABLE[4];
    float MEMCLK_FREQ_TABLE[4];
    float FCLK_VOLTAGE[4];
    float LCLK_SETPOINT_0;
    float LCLK_BUSY_0;
    float LCLK_FREQ_0;
    float LCLK_FREQ_EFF_0;
    float LCLK_MAX_DPM_0;
    float LCLK_MIN_DPM_0;
    float LCLK_SETPOINT_1;
    float LCLK_BUSY_1;
    float LCLK_FREQ_1;
    float LCLK_FREQ_EFF_1;
    float LCLK_MAX_DPM_1;
    float LCLK_MIN_DPM_1;
    float LCLK_SETPOINT_2;
    float LCLK_BUSY_2;
    float LCLK_FREQ_2;
    float LCLK_FREQ_EFF_2;
    float LCLK_MAX_DPM_2;
    float LCLK_MIN_DPM_2;
    float LCLK_SETPOINT_3;
    float LCLK_BUSY_3;
    float LCLK_FREQ_3;
    float LCLK_FREQ_EFF_3;
    float LCLK_MAX_DPM_3;
    float LCLK_MIN_DPM_3;
    float XGMI_SETPOINT;
    float XGMI_BUSY;
    float XGMI_LANE_WIDTH;
    float XGMI_DATA_RATE;
    float SOC_POWER;
    float SOC_TEMP;
    float DDR_VDDP_POWER;
    float DDR_VDDIO_MEM_POWER;
    float GMI2_VDDG_POWER;
    float IO_VDDCR_SOC_POWER;
    float IOD_VDDIO_MEM_POWER;
    float IO_VDD18_POWER;
    float TDP;
    float DETERMINISM;
    float V_VDDM;
    float V_VDDP;
    float V_VDDG;
    float PEAK_TEMP;
    float PEAK_VOLTAGE;
    float AVG_CORE_COUNT;
    float CCLK_LIMIT;
    float MAX_VOLTAGE;
    float DC_BTC;
    float CSTATE_BOOST;
    float PROCHOT;
    float PC6;
    float PWM;
    float SOCCLK;
    float SHUBCLK;
    float MP0CLK;
    float MP1CLK;
    float MP5CLK;
    float SMNCLK;
    float TWIXCLK;
    float WAFLCLK;
    float DPM_BUSY;
    float MP1_BUSY;
    float CORE_POWER[8];
    float CORE_VOLTAGE[8];
    float CORE_TEMP[8];
    float CORE_FIT[8];
    float CORE_IDDMAX[8];
    float CORE_FREQ[8];
    float CORE_FREQEFF[8];
    float CORE_C0[8];
    float CORE_CC1[8];
    float CORE_CC6[8];
    float CORE_CKS_FDD[8];
    float CORE_CI_FDD[8];
    float CORE_IRM[8];
    float CORE_PSTATE[8];
    float CORE_CPPC_MAX[8];
    float CORE_CPPC_MIN[8];
    float CORE_SC_LIMIT[8];
    float CORE_SC_CAC[8];
    float CORE_SC_RESIDENCY[8];
    float L3_LOGIC_POWER[2];
    float L3_VDDM_POWER[2];
    float L3_TEMP[2];
    float L3_FIT[2];
    float L3_IDDMAX[2];
    float L3_FREQ[2];
    float L3_CKS_FDD[2];
    float L3_CCA_THRESHOLD[2];
    float L3_CCA_CAC[2];
    float L3_CCA_ACTIVATION[2];
    float L3_EDC_LIMIT[2];
    float L3_EDC_CAC[2];
    float L3_EDC_RESIDENCY[2];
    float MP5_BUSY[1];
} pm_table_0x240903, *ppm_table_0x240903;
