
"smart_sources:Verilog/riscv.md": {"path":"Verilog/riscv.md","last_embed":{"hash":"6964581e3144a5b75de5da54f51d629221d95055ed036d4371d3ed5288e2321e"},"embeddings":{},"last_read":{"hash":"6964581e3144a5b75de5da54f51d629221d95055ed036d4371d3ed5288e2321e","at":1736915197596},"class_name":"SmartSource","outlinks":[],"last_import":{"mtime":1718520187419,"size":15745,"at":1736915163122,"hash":"6964581e3144a5b75de5da54f51d629221d95055ed036d4371d3ed5288e2321e"},"blocks":{"#RISC-V CPU EX模块文档":[1,250],"#RISC-V CPU EX模块文档#模块概述":[3,35],"#RISC-V CPU EX模块文档#模块概述#{1}":[5,8],"#RISC-V CPU EX模块文档#模块概述#功能概括":[9,11],"#RISC-V CPU EX模块文档#模块概述#功能概括#{1}":[10,11],"#RISC-V CPU EX模块文档#模块概述#主要组成部分及用途":[12,32],"#RISC-V CPU EX模块文档#模块概述#主要组成部分及用途#{1}":[14,32],"#RISC-V CPU EX模块文档#模块概述#组成方式":[33,35],"#RISC-V CPU EX模块文档#模块概述#组成方式#{1}":[34,35],"#RISC-V CPU EX模块文档#变量列表":[36,145],"#RISC-V CPU EX模块文档#变量列表#输入端口":[38,62],"#RISC-V CPU EX模块文档#变量列表#输入端口#{1}":[40,40],"#RISC-V CPU EX模块文档#变量列表#输入端口#{2}":[41,41],"#RISC-V CPU EX模块文档#变量列表#输入端口#{3}":[42,42],"#RISC-V CPU EX模块文档#变量列表#输入端口#{4}":[43,43],"#RISC-V CPU EX模块文档#变量列表#输入端口#{5}":[44,44],"#RISC-V CPU EX模块文档#变量列表#输入端口#{6}":[45,45],"#RISC-V CPU EX模块文档#变量列表#输入端口#{7}":[46,46],"#RISC-V CPU EX模块文档#变量列表#输入端口#{8}":[47,47],"#RISC-V CPU EX模块文档#变量列表#输入端口#{9}":[48,48],"#RISC-V CPU EX模块文档#变量列表#输入端口#{10}":[49,49],"#RISC-V CPU EX模块文档#变量列表#输入端口#{11}":[50,50],"#RISC-V CPU EX模块文档#变量列表#输入端口#{12}":[51,51],"#RISC-V CPU EX模块文档#变量列表#输入端口#{13}":[52,52],"#RISC-V CPU EX模块文档#变量列表#输入端口#{14}":[53,53],"#RISC-V CPU EX模块文档#变量列表#输入端口#{15}":[54,54],"#RISC-V CPU EX模块文档#变量列表#输入端口#{16}":[55,55],"#RISC-V CPU EX模块文档#变量列表#输入端口#{17}":[56,56],"#RISC-V CPU EX模块文档#变量列表#输入端口#{18}":[57,57],"#RISC-V CPU EX模块文档#变量列表#输入端口#{19}":[58,58],"#RISC-V CPU EX模块文档#变量列表#输入端口#{20}":[59,59],"#RISC-V CPU EX模块文档#变量列表#输入端口#{21}":[60,60],"#RISC-V CPU EX模块文档#变量列表#输入端口#{22}":[61,62],"#RISC-V CPU EX模块文档#变量列表#输出端口":[63,88],"#RISC-V CPU EX模块文档#变量列表#输出端口#{1}":[65,65],"#RISC-V CPU EX模块文档#变量列表#输出端口#{2}":[66,66],"#RISC-V CPU EX模块文档#变量列表#输出端口#{3}":[67,67],"#RISC-V CPU EX模块文档#变量列表#输出端口#{4}":[68,68],"#RISC-V CPU EX模块文档#变量列表#输出端口#{5}":[69,69],"#RISC-V CPU EX模块文档#变量列表#输出端口#{6}":[70,70],"#RISC-V CPU EX模块文档#变量列表#输出端口#{7}":[71,71],"#RISC-V CPU EX模块文档#变量列表#输出端口#{8}":[72,72],"#RISC-V CPU EX模块文档#变量列表#输出端口#{9}":[73,73],"#RISC-V CPU EX模块文档#变量列表#输出端口#{10}":[74,74],"#RISC-V CPU EX模块文档#变量列表#输出端口#{11}":[75,75],"#RISC-V CPU EX模块文档#变量列表#输出端口#{12}":[76,76],"#RISC-V CPU EX模块文档#变量列表#输出端口#{13}":[77,77],"#RISC-V CPU EX模块文档#变量列表#输出端口#{14}":[78,78],"#RISC-V CPU EX模块文档#变量列表#输出端口#{15}":[79,79],"#RISC-V CPU EX模块文档#变量列表#输出端口#{16}":[80,80],"#RISC-V CPU EX模块文档#变量列表#输出端口#{17}":[81,81],"#RISC-V CPU EX模块文档#变量列表#输出端口#{18}":[82,82],"#RISC-V CPU EX模块文档#变量列表#输出端口#{19}":[83,83],"#RISC-V CPU EX模块文档#变量列表#输出端口#{20}":[84,84],"#RISC-V CPU EX模块文档#变量列表#输出端口#{21}":[85,85],"#RISC-V CPU EX模块文档#变量列表#输出端口#{22}":[86,86],"#RISC-V CPU EX模块文档#变量列表#输出端口#{23}":[87,88],"#RISC-V CPU EX模块文档#变量列表#寄存器列表":[89,109],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{1}":[91,91],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{2}":[92,92],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{3}":[93,93],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{4}":[94,94],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{5}":[95,95],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{6}":[96,96],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{7}":[97,97],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{8}":[98,98],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{9}":[99,99],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{10}":[100,100],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{11}":[101,101],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{12}":[102,102],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{13}":[103,103],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{14}":[104,104],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{15}":[105,105],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{16}":[106,106],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{17}":[107,107],"#RISC-V CPU EX模块文档#变量列表#寄存器列表#{18}":[108,109],"#RISC-V CPU EX模块文档#变量列表#线网类型":[110,145],"#RISC-V CPU EX模块文档#变量列表#线网类型#{1}":[112,145],"#RISC-V CPU EX模块文档#always 语句块":[146,165],"#RISC-V CPU EX模块文档#always 语句块#{1}":[148,165],"#RISC-V CPU EX模块文档#assign 语句块":[166,250],"#RISC-V CPU EX模块文档#assign 语句块#{1}":[168,169],"#RISC-V CPU EX模块文档#assign 语句块#块1：指令译码":[170,183],"#RISC-V CPU EX模块文档#assign 语句块#块1：指令译码#{1}":[171,183],"#RISC-V CPU EX模块文档#assign 语句块#块2：输出信号直接传递":[184,194],"#RISC-V CPU EX模块文档#assign 语句块#块2：输出信号直接传递#{1}":[185,194],"#RISC-V CPU EX模块文档#assign 语句块#块3：比较操作":[195,202],"#RISC-V CPU EX模块文档#assign 语句块#块3：比较操作#{1}":[196,202],"#RISC-V CPU EX模块文档#assign 语句块#块4：算术和逻辑操作":[203,215],"#RISC-V CPU EX模块文档#assign 语句块#块4：算术和逻辑操作#{1}":[204,215],"#RISC-V CPU EX模块文档#assign 语句块#块5：掩码生成":[216,221],"#RISC-V CPU EX模块文档#assign 语句块#块5：掩码生成#{1}":[217,221],"#RISC-V CPU EX模块文档#assign 语句块#块6：乘法和除法操作":[222,228],"#RISC-V CPU EX模块文档#assign 语句块#块6：乘法和除法操作#{1}":[223,228],"#RISC-V CPU EX模块文档#assign 语句块#块7：移位操作":[229,241],"#RISC-V CPU EX模块文档#assign 语句块#块7：移位操作#{1}":[230,241],"#RISC-V CPU EX模块文档#assign 语句块#块8：CSR写使能控制":[242,250],"#RISC-V CPU EX模块文档#assign 语句块#块8：CSR写使能控制#{1}":[243,250]}},"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档": {"path":null,"last_embed":{"hash":"6964581e3144a5b75de5da54f51d629221d95055ed036d4371d3ed5288e2321e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6964581e3144a5b75de5da54f51d629221d95055ed036d4371d3ed5288e2321e","at":1736915195638},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档","lines":[1,250],"size":10589,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述": {"path":null,"last_embed":{"hash":"07c96de5ccde55ab150c30f9267f993cc4abd05f30e1a38a1b59a5691826f05c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"07c96de5ccde55ab150c30f9267f993cc4abd05f30e1a38a1b59a5691826f05c","at":1736915195768},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述","lines":[3,35],"size":2422,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#{1}": {"path":null,"last_embed":{"hash":"1d6e2dd985bbd382ca58e9bd7603d581c8477649119942c31b0b12bb28eedc3e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1d6e2dd985bbd382ca58e9bd7603d581c8477649119942c31b0b12bb28eedc3e","at":1736915195898},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#{1}","lines":[5,8],"size":172,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#功能概括#{1}": {"path":null,"last_embed":{"hash":"484d54075425da8b4e97c40a96b5112e36133d86f861b849c946c2967a2d8a93"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"484d54075425da8b4e97c40a96b5112e36133d86f861b849c946c2967a2d8a93","at":1736915196031},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#功能概括#{1}","lines":[10,11],"size":105,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#主要组成部分及用途": {"path":null,"last_embed":{"hash":"d95c06305767f660b6db8cf219faba4fdb432b7ac302115f7c8cc64b39b1f3a3"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d95c06305767f660b6db8cf219faba4fdb432b7ac302115f7c8cc64b39b1f3a3","at":1736915196158},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#主要组成部分及用途","lines":[12,32],"size":1996,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#主要组成部分及用途#{1}": {"path":null,"last_embed":{"hash":"7608266d0c2b6f99adbe18e63f7f97250ea5f675e51a130d9f52a2107077834a"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7608266d0c2b6f99adbe18e63f7f97250ea5f675e51a130d9f52a2107077834a","at":1736915196286},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#主要组成部分及用途#{1}","lines":[14,32],"size":1981,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#组成方式#{1}": {"path":null,"last_embed":{"hash":"9e83df6d319d5f7d60a0f558482a8493d42ed4bf5a96455709aaf5eb947b7f87"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"9e83df6d319d5f7d60a0f558482a8493d42ed4bf5a96455709aaf5eb947b7f87","at":1736915196414},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#模块概述#组成方式#{1}","lines":[34,35],"size":119,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表": {"path":null,"last_embed":{"hash":"cc5539f3808549268ae0a93a90e4b4c028c0962d2a301db7a0d40a2d7df007fc"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"cc5539f3808549268ae0a93a90e4b4c028c0962d2a301db7a0d40a2d7df007fc","at":1736915196542},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表","lines":[36,145],"size":3420,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口": {"path":null,"last_embed":{"hash":"0f4ef174de0349390a26668163ef069668ff9220c66435d575ffe80ce781639c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0f4ef174de0349390a26668163ef069668ff9220c66435d575ffe80ce781639c","at":1736915196675},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口","lines":[38,62],"size":629,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{1}": {"path":null,"last_embed":{"hash":"6ac6da01f8ef48c53cf0acf2c20b09e937b22ad30473b069ed675af5062b83d7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6ac6da01f8ef48c53cf0acf2c20b09e937b22ad30473b069ed675af5062b83d7","at":1736915196805},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{1}","lines":[40,40],"size":20,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{2}": {"path":null,"last_embed":{"hash":"0fe1bd5a6b845d56f4a9e7da55a5d4289f80d3a1bced00a753fa8916eb17d9fc"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0fe1bd5a6b845d56f4a9e7da55a5d4289f80d3a1bced00a753fa8916eb17d9fc","at":1736915196935},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{2}","lines":[41,41],"size":27,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{3}": {"path":null,"last_embed":{"hash":"7047930121a093d5ba669d3e0d1eacaca2008048bbeb3daae7062b1f439a9df9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7047930121a093d5ba669d3e0d1eacaca2008048bbeb3daae7062b1f439a9df9","at":1736915197064},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{3}","lines":[42,42],"size":21,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{4}": {"path":null,"last_embed":{"hash":"6c7f80e774c7df12a575c198f3df17b986f43b40571473fc89d4a2843ba18835"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6c7f80e774c7df12a575c198f3df17b986f43b40571473fc89d4a2843ba18835","at":1736915197197},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{4}","lines":[43,43],"size":21,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{5}": {"path":null,"last_embed":{"hash":"9fab53945824b69617984f00823fd6b4231673c7668d3e7efe67bd18f4a9623c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"9fab53945824b69617984f00823fd6b4231673c7668d3e7efe67bd18f4a9623c","at":1736915197326},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{5}","lines":[44,44],"size":27,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{6}": {"path":null,"last_embed":{"hash":"543fc24b1756f3d8f1eb07b9d3ba3d108840027c49bb59ed816991caeb21cf2e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"543fc24b1756f3d8f1eb07b9d3ba3d108840027c49bb59ed816991caeb21cf2e","at":1736915197457},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{6}","lines":[45,45],"size":27,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{7}": {"path":null,"last_embed":{"hash":"f0ac7a5382e2d9ff4f6503d8868489ff900ebc7c3fcf77119b9882bfcad97486"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f0ac7a5382e2d9ff4f6503d8868489ff900ebc7c3fcf77119b9882bfcad97486","at":1736915197596},"key":"Verilog/riscv.md#RISC-V CPU EX模块文档#变量列表#输入端口#{7}","lines":[46,46],"size":26,"outlinks":[],"class_name":"SmartBlock"},
