#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 20 12:50:19 2022
# Process ID: 3684
# Current directory: D:/exp/resource/exp2_3/exp2_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19256 D:\exp\resource\exp2_3\exp2_3\exp2_3.xpr
# Log file: D:/exp/resource/exp2_3/exp2_3/vivado.log
# Journal file: D:/exp/resource/exp2_3/exp2_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/exp/resource/exp2_3/exp2_3/exp2_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/exp/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 848.141 ; gain = 174.414
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_im -dir d:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {dist_mem_im} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/exp/Test_8_Instr1.coe}] [get_ips dist_mem_im]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'dist_mem_im' to 'dist_mem_im' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/exp/Test_8_Instr1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Test_8_Instr1.coe'
generate_target {instantiation_template} [get_files d:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_im'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_im'...
catch { config_ip_cache -export [get_ips -all dist_mem_im] }
export_ip_user_files -of_objects [get_files d:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci]
launch_runs -jobs 8 dist_mem_im_synth_1
[Sun Nov 20 12:55:49 2022] Launched dist_mem_im_synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/dist_mem_im_synth_1/runme.log
export_simulation -of_objects [get_files d:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -directory D:/exp/resource/exp2_3/exp2_3/exp2_3.ip_user_files/sim_scripts -ip_user_files_dir D:/exp/resource/exp2_3/exp2_3/exp2_3.ip_user_files -ipstatic_source_dir D:/exp/resource/exp2_3/exp2_3/exp2_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/exp/resource/exp2_3/exp2_3/exp2_3.cache/compile_simlib/modelsim} {questa=D:/exp/resource/exp2_3/exp2_3/exp2_3.cache/compile_simlib/questa} {riviera=D:/exp/resource/exp2_3/exp2_3/exp2_3.cache/compile_simlib/riviera} {activehdl=D:/exp/resource/exp2_3/exp2_3/exp2_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Nov 20 13:06:54 2022] Launched synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/synth_1/runme.log
[Sun Nov 20 13:06:54 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Nov 20 13:07:44 2022] Launched synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/synth_1/runme.log
[Sun Nov 20 13:07:44 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Nov 20 13:09:15 2022] Launched synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov 20 13:09:50 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 20 13:10:42 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61AF1A
set_property PROGRAM.FILE {D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/seg_test.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/seg_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Nov 20 13:19:37 2022] Launched synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/synth_1/runme.log
[Sun Nov 20 13:19:37 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 20 13:23:06 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2859.211 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2859.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3063.898 ; gain = 1078.664
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/seg_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir D:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/new
close [ open D:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/new/RF.v w ]
add_files D:/exp/resource/exp2_3/exp2_3/exp2_3.srcs/sources_1/new/RF.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Nov 20 13:50:23 2022] Launched synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/synth_1/runme.log
[Sun Nov 20 13:50:23 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 20 13:51:57 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/seg_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Nov 20 14:01:24 2022] Launched synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/synth_1/runme.log
[Sun Nov 20 14:01:25 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 20 14:04:02 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/seg_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Nov 20 14:10:18 2022] Launched synth_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/synth_1/runme.log
[Sun Nov 20 14:10:18 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 20 14:12:22 2022] Launched impl_1...
Run output will be captured here: D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/exp/resource/exp2_3/exp2_3/exp2_3.runs/impl_1/seg_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 14:16:02 2022...
