Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 23:22:28 2024
| Host         : 102-035 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     996         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1405)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2586)
5. checking no_input_delay (15)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1405)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[6] (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 558 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: comp_clk1Hz/pulse_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[0]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[2]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hcount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_rand_num_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_rand_num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_rand_num_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_rand_num_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_rand_num_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_rand_num_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mushroom/center_button_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: refresh_screen_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: selected_scene_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[28]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[30]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: selected_scene_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ssd_control/comp_clk100Hz/pulse_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[3]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[4]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2586)
---------------------------------------------------
 There are 2586 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2621          inf        0.000                      0                 2621           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2621 Endpoints
Min Delay          2621 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][28][34]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.223ns  (logic 7.716ns (18.274%)  route 34.507ns (81.726%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.826    42.223    keyboard_display_img[2][0]
    SLICE_X51Y7          FDSE                                         r  keyboard_display_img_reg[2][28][34]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][94][40]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.223ns  (logic 7.716ns (18.274%)  route 34.507ns (81.726%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.826    42.223    keyboard_display_img[2][0]
    SLICE_X51Y7          FDRE                                         r  keyboard_display_img_reg[2][94][40]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][56][88]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.034ns  (logic 7.716ns (18.357%)  route 34.318ns (81.643%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.637    42.034    keyboard_display_img[2][0]
    SLICE_X50Y7          FDSE                                         r  keyboard_display_img_reg[2][56][88]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][42][84]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.912ns  (logic 7.716ns (18.410%)  route 34.196ns (81.590%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.516    41.912    keyboard_display_img[2][0]
    SLICE_X49Y4          FDSE                                         r  keyboard_display_img_reg[2][42][84]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][74][22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.889ns  (logic 7.716ns (18.420%)  route 34.173ns (81.580%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.492    41.889    keyboard_display_img[2][0]
    SLICE_X48Y7          FDSE                                         r  keyboard_display_img_reg[2][74][22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][86][44]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.889ns  (logic 7.716ns (18.420%)  route 34.173ns (81.580%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.492    41.889    keyboard_display_img[2][0]
    SLICE_X48Y7          FDRE                                         r  keyboard_display_img_reg[2][86][44]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][92][42]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.889ns  (logic 7.716ns (18.420%)  route 34.173ns (81.580%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.492    41.889    keyboard_display_img[2][0]
    SLICE_X48Y7          FDRE                                         r  keyboard_display_img_reg[2][92][42]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][94][50]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.889ns  (logic 7.716ns (18.420%)  route 34.173ns (81.580%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.492    41.889    keyboard_display_img[2][0]
    SLICE_X48Y7          FDSE                                         r  keyboard_display_img_reg[2][94][50]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][62][50]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.747ns  (logic 7.716ns (18.483%)  route 34.031ns (81.517%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.350    41.747    keyboard_display_img[2][0]
    SLICE_X47Y3          FDSE                                         r  keyboard_display_img_reg[2][62][50]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard_display_img_reg[2][62][56]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.747ns  (logic 7.716ns (18.483%)  route 34.031ns (81.517%))
  Logic Levels:           29  (CARRY4=10 FDRE=1 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y12         FDRE                         0.000     0.000 r  vcount_reg[2]/C
    SLICE_X67Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[2]/Q
                         net (fo=1140, routed)        9.693    10.149    vcount_reg_n_0_[2]
    SLICE_X71Y19         LUT1 (Prop_lut1_I0_O)        0.124    10.273 r  wire_rand_num[0]_i_14/O
                         net (fo=1, routed)           0.000    10.273    wire_rand_num[0]_i_14_n_0
    SLICE_X71Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.823 r  wire_rand_num_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    wire_rand_num_reg[0]_i_10_n_0
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.937    g0_b0_i_29_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  wire_rand_num_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    11.051    wire_rand_num_reg[0]_i_123_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.273 r  wire_rand_num_reg[0]_i_124/O[0]
                         net (fo=8, routed)           2.638    13.911    keyboard_rand_num5[13]
    SLICE_X68Y15         LUT3 (Prop_lut3_I0_O)        0.327    14.238 r  wire_rand_num[0]_i_125/O
                         net (fo=25, routed)          0.708    14.946    wire_rand_num[0]_i_125_n_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I0_O)        0.326    15.272 r  wire_rand_num[0]_i_162/O
                         net (fo=7, routed)           1.283    16.555    wire_rand_num[0]_i_162_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.679 r  g0_b0_i_222/O
                         net (fo=1, routed)           0.000    16.679    g0_b0_i_222_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.080 r  g0_b0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.080    g0_b0_i_105_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.319 r  g0_b0_i_74/O[2]
                         net (fo=4, routed)           1.202    18.521    g0_b0_i_74_n_5
    SLICE_X79Y21         LUT3 (Prop_lut3_I1_O)        0.302    18.823 r  g0_b0_i_79/O
                         net (fo=1, routed)           1.142    19.965    g0_b0_i_79_n_0
    SLICE_X80Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.089 r  g0_b0_i_47/O
                         net (fo=2, routed)           0.798    20.887    g0_b0_i_47_n_0
    SLICE_X78Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.011 r  g0_b0_i_51/O
                         net (fo=1, routed)           0.000    21.011    g0_b0_i_51_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.558 f  g0_b0_i_31/O[2]
                         net (fo=4, routed)           0.678    22.236    g0_b0_i_31_n_5
    SLICE_X80Y19         LUT1 (Prop_lut1_I0_O)        0.302    22.538 r  g0_b0_i_34/O
                         net (fo=1, routed)           0.000    22.538    g0_b0_i_34_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.178 r  g0_b0_i_28/O[3]
                         net (fo=1, routed)           0.690    23.868    g0_b0_i_28_n_4
    SLICE_X81Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.174 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.000    24.174    g0_b0_i_18_n_0
    SLICE_X81Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.575 r  g0_b0_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.575    g0_b0_i_8_n_0
    SLICE_X81Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.797 f  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.841    25.638    g0_b0_i_10_n_7
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.299    25.937 r  g0_b0_i_22/O
                         net (fo=1, routed)           0.452    26.389    g0_b0_i_22_n_0
    SLICE_X82Y20         LUT2 (Prop_lut2_I0_O)        0.150    26.539 r  g0_b0_i_9/O
                         net (fo=5, routed)           0.835    27.374    g0_b0_i_9_n_0
    SLICE_X83Y19         LUT4 (Prop_lut4_I1_O)        0.328    27.702 f  g0_b0_i_3/O
                         net (fo=17, routed)          0.818    28.519    sel__0__0[2]
    SLICE_X83Y20         LUT3 (Prop_lut3_I1_O)        0.124    28.643 r  g0_b0_i_13/O
                         net (fo=1, routed)           0.517    29.160    g0_b0_i_13_n_0
    SLICE_X82Y20         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  g0_b0_i_7/O
                         net (fo=3, routed)           0.948    30.232    g0_b0_i_7_n_0
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.152    30.384 f  g0_b0_i_2/O
                         net (fo=13, routed)          2.266    32.650    sel__0__0[1]
    SLICE_X77Y9          LUT5 (Prop_lut5_I0_O)        0.326    32.976 r  g0_b5/O
                         net (fo=128, routed)         5.739    38.715    g0_b5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    38.839 f  keyboard_display_img[2][34][40]_i_4/O
                         net (fo=1, routed)           0.433    39.273    keyboard_display_img[2][34][40]_i_4_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.124    39.397 r  keyboard_display_img[2][34][40]_i_2/O
                         net (fo=63, routed)          2.350    41.747    keyboard_display_img[2][0]
    SLICE_X47Y3          FDRE                                         r  keyboard_display_img_reg[2][62][56]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mushroom/spi_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/x_position_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE                         0.000     0.000 r  mushroom/spi_rx_data_reg[2]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mushroom/spi_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.103     0.244    mushroom/spi_rx_data_reg_n_0_[2]
    SLICE_X9Y7           FDRE                                         r  mushroom/x_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/x_position_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE                         0.000     0.000 r  mushroom/spi_rx_data_reg[3]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mushroom/spi_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    mushroom/spi_rx_data_reg_n_0_[3]
    SLICE_X9Y7           FDRE                                         r  mushroom/x_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/spi_master_0/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  mushroom/spi_master_0/rx_buffer_reg[7]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mushroom/spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=1, routed)           0.114     0.262    mushroom/spi_master_0/rx_buffer[7]
    SLICE_X7Y6           FDRE                                         r  mushroom/spi_master_0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/y_position_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.166%)  route 0.120ns (44.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  mushroom/spi_rx_data_reg[14]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mushroom/spi_rx_data_reg[14]/Q
                         net (fo=1, routed)           0.120     0.268    mushroom/p_1_in[6]
    SLICE_X10Y7          FDRE                                         r  mushroom/y_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_master_0/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/spi_master_0/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.149%)  route 0.125ns (45.851%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  mushroom/spi_master_0/rx_buffer_reg[4]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mushroom/spi_master_0/rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.125     0.273    mushroom/spi_master_0/rx_buffer[4]
    SLICE_X7Y6           FDRE                                         r  mushroom/spi_master_0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/x_position_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE                         0.000     0.000 r  mushroom/spi_rx_data_reg[4]/C
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mushroom/spi_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.112     0.276    mushroom/spi_rx_data_reg_n_0_[4]
    SLICE_X9Y7           FDRE                                         r  mushroom/x_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/x_position_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE                         0.000     0.000 r  mushroom/spi_rx_data_reg[5]/C
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mushroom/spi_rx_data_reg[5]/Q
                         net (fo=1, routed)           0.112     0.276    mushroom/spi_rx_data_reg_n_0_[5]
    SLICE_X9Y7           FDRE                                         r  mushroom/x_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/spi_master_0/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (58.984%)  route 0.114ns (41.016%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  mushroom/spi_master_0/rx_buffer_reg[0]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mushroom/spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.114     0.278    mushroom/spi_master_0/rx_buffer[0]
    SLICE_X7Y6           FDRE                                         r  mushroom/spi_master_0/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_master_0/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/spi_master_0/rx_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.041%)  route 0.131ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  mushroom/spi_master_0/rx_buffer_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mushroom/spi_master_0/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.131     0.279    mushroom/spi_master_0/rx_buffer[5]
    SLICE_X6Y6           FDRE                                         r  mushroom/spi_master_0/rx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mushroom/spi_master_0/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mushroom/spi_master_0/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.041%)  route 0.131ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  mushroom/spi_master_0/rx_buffer_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mushroom/spi_master_0/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.131     0.279    mushroom/spi_master_0/rx_buffer[5]
    SLICE_X7Y6           FDRE                                         r  mushroom/spi_master_0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





