<stg><name>tiled_conv_Pipeline_CHANNEL_KERN_I</name>


<trans_list>

<trans id="429" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %val_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %chan = alloca i32 1

]]></Node>
<StgValue><ssdm name="chan"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten279 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten279"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %add_ln52_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln52_4

]]></Node>
<StgValue><ssdm name="add_ln52_4_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %add_ln52_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln52_3

]]></Node>
<StgValue><ssdm name="add_ln52_3_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %add_ln52_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln52_2

]]></Node>
<StgValue><ssdm name="add_ln52_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %add_ln52_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln52_1

]]></Node>
<StgValue><ssdm name="add_ln52_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %add_ln52_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %or_ln52_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %or_ln52

]]></Node>
<StgValue><ssdm name="or_ln52_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:10 %select_ln34_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln34_1

]]></Node>
<StgValue><ssdm name="select_ln34_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:11 %select_ln34_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln34_4

]]></Node>
<StgValue><ssdm name="select_ln34_4_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:12 %sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:13 %sub_ln1319_cast = sext i6 %sub_ln1319_read

]]></Node>
<StgValue><ssdm name="sub_ln1319_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i5 0, i5 %indvar_flatten279

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i2 0, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i16 0, i16 %val_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body16.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body16.i:0 %chan_1 = load i2 %chan

]]></Node>
<StgValue><ssdm name="chan_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body16.i:1 %indvar_flatten279_load = load i5 %indvar_flatten279

]]></Node>
<StgValue><ssdm name="indvar_flatten279_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="2">
<![CDATA[
for.body16.i:2 %zext_ln1319 = zext i2 %chan_1

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body16.i:3 %add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1319

]]></Node>
<StgValue><ssdm name="add_ln1319"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body16.i:4 %shl_ln1319 = shl i7 %add_ln1319, i7 3

]]></Node>
<StgValue><ssdm name="shl_ln1319"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body16.i:5 %sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body16.i:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body16.i:7 %icmp_ln42 = icmp_eq  i5 %indvar_flatten279_load, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body16.i:8 %add_ln42_1 = add i5 %indvar_flatten279_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16.i:9 %br_ln42 = br i1 %icmp_ln42, void %for.inc50.i, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc50.i:1 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc50.i:2 %add_ln42 = add i2 %chan_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc50.i:5 %icmp_ln45 = icmp_eq  i3 %i_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc50.i:6 %select_ln42 = select i1 %icmp_ln45, i3 0, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="2">
<![CDATA[
for.inc50.i:7 %zext_ln1319_1 = zext i2 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln1319_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:8 %add_ln1319_1 = add i7 %sub_ln1319_cast, i7 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="add_ln1319_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:9 %shl_ln1319_1 = shl i7 %add_ln1319_1, i7 3

]]></Node>
<StgValue><ssdm name="shl_ln1319_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:10 %sub_ln1319_2 = sub i7 %shl_ln1319_1, i7 %add_ln1319_1

]]></Node>
<StgValue><ssdm name="sub_ln1319_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc50.i:11 %select_ln42_1 = select i1 %icmp_ln45, i2 %add_ln42, i2 %chan_1

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc50.i:14 %select_ln42_2 = select i1 %icmp_ln45, i7 %sub_ln1319_2, i7 %sub_ln1319_1

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc50.i:272 %add_ln45 = add i3 %select_ln42, i3 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:273 %store_ln45 = store i5 %add_ln42_1, i5 %indvar_flatten279

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:274 %store_ln45 = store i2 %select_ln42_1, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:275 %store_ln45 = store i3 %add_ln45, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="2">
<![CDATA[
for.inc50.i:12 %select_ln42_1_cast = zext i2 %select_ln42_1

]]></Node>
<StgValue><ssdm name="select_ln42_1_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.i:13 %empty_49 = mul i8 %select_ln42_1_cast, i8 52

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:15 %zext_ln1319_2 = zext i7 %select_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln1319_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:16 %conv_wt_buf_V_addr = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:17 %conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:18 %conv_wt_buf_V_1_addr = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:19 %conv_wt_buf_V_1_load = load i7 %conv_wt_buf_V_1_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:20 %conv_wt_buf_V_2_addr = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:21 %conv_wt_buf_V_2_load = load i7 %conv_wt_buf_V_2_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:22 %conv_wt_buf_V_3_addr = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:23 %conv_wt_buf_V_3_load = load i7 %conv_wt_buf_V_3_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:24 %conv_wt_buf_V_4_addr = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:25 %conv_wt_buf_V_4_load = load i7 %conv_wt_buf_V_4_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:26 %conv_wt_buf_V_5_addr = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:27 %conv_wt_buf_V_5_load = load i7 %conv_wt_buf_V_5_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:28 %conv_wt_buf_V_6_addr = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:29 %conv_wt_buf_V_6_load = load i7 %conv_wt_buf_V_6_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:30 %add_ln42_2 = add i7 %select_ln42_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:31 %zext_ln1319_3 = zext i7 %add_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln1319_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:32 %conv_wt_buf_V_addr_1 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:33 %conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:34 %conv_wt_buf_V_1_addr_1 = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:35 %conv_wt_buf_V_1_load_1 = load i7 %conv_wt_buf_V_1_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:36 %conv_wt_buf_V_2_addr_1 = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:37 %conv_wt_buf_V_2_load_1 = load i7 %conv_wt_buf_V_2_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:38 %conv_wt_buf_V_3_addr_1 = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:39 %conv_wt_buf_V_3_load_1 = load i7 %conv_wt_buf_V_3_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:40 %conv_wt_buf_V_4_addr_1 = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:41 %conv_wt_buf_V_4_load_1 = load i7 %conv_wt_buf_V_4_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:42 %conv_wt_buf_V_5_addr_1 = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:43 %conv_wt_buf_V_5_load_1 = load i7 %conv_wt_buf_V_5_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:44 %conv_wt_buf_V_6_addr_1 = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:45 %conv_wt_buf_V_6_load_1 = load i7 %conv_wt_buf_V_6_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:46 %add_ln42_3 = add i7 %select_ln42_2, i7 2

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:47 %zext_ln1319_4 = zext i7 %add_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln1319_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:48 %conv_wt_buf_V_addr_2 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:49 %conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:50 %conv_wt_buf_V_1_addr_2 = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:51 %conv_wt_buf_V_1_load_2 = load i7 %conv_wt_buf_V_1_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:52 %conv_wt_buf_V_2_addr_2 = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:53 %conv_wt_buf_V_2_load_2 = load i7 %conv_wt_buf_V_2_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:54 %conv_wt_buf_V_3_addr_2 = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:55 %conv_wt_buf_V_3_load_2 = load i7 %conv_wt_buf_V_3_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:56 %conv_wt_buf_V_4_addr_2 = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:57 %conv_wt_buf_V_4_load_2 = load i7 %conv_wt_buf_V_4_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:58 %conv_wt_buf_V_5_addr_2 = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:59 %conv_wt_buf_V_5_load_2 = load i7 %conv_wt_buf_V_5_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:60 %conv_wt_buf_V_6_addr_2 = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:61 %conv_wt_buf_V_6_load_2 = load i7 %conv_wt_buf_V_6_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:62 %add_ln42_4 = add i7 %select_ln42_2, i7 3

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:63 %zext_ln1319_5 = zext i7 %add_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln1319_5"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:64 %conv_wt_buf_V_addr_3 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:65 %conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:66 %conv_wt_buf_V_1_addr_3 = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_addr_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:67 %conv_wt_buf_V_1_load_3 = load i7 %conv_wt_buf_V_1_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:68 %conv_wt_buf_V_2_addr_3 = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:69 %conv_wt_buf_V_2_load_3 = load i7 %conv_wt_buf_V_2_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:70 %conv_wt_buf_V_3_addr_3 = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:71 %conv_wt_buf_V_3_load_3 = load i7 %conv_wt_buf_V_3_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:72 %conv_wt_buf_V_4_addr_3 = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:73 %conv_wt_buf_V_4_load_3 = load i7 %conv_wt_buf_V_4_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_3"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:74 %conv_wt_buf_V_5_addr_3 = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:75 %conv_wt_buf_V_5_load_3 = load i7 %conv_wt_buf_V_5_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:76 %conv_wt_buf_V_6_addr_3 = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:77 %conv_wt_buf_V_6_load_3 = load i7 %conv_wt_buf_V_6_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:78 %add_ln42_5 = add i7 %select_ln42_2, i7 4

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:79 %zext_ln1319_6 = zext i7 %add_ln42_5

]]></Node>
<StgValue><ssdm name="zext_ln1319_6"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:80 %conv_wt_buf_V_addr_4 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_4"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:81 %conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_4"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:82 %conv_wt_buf_V_1_addr_4 = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:83 %conv_wt_buf_V_1_load_4 = load i7 %conv_wt_buf_V_1_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_4"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:84 %conv_wt_buf_V_2_addr_4 = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_addr_4"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:85 %conv_wt_buf_V_2_load_4 = load i7 %conv_wt_buf_V_2_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_4"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:86 %conv_wt_buf_V_3_addr_4 = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_addr_4"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:87 %conv_wt_buf_V_3_load_4 = load i7 %conv_wt_buf_V_3_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:88 %conv_wt_buf_V_4_addr_4 = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:89 %conv_wt_buf_V_4_load_4 = load i7 %conv_wt_buf_V_4_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_4"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:90 %conv_wt_buf_V_5_addr_4 = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_addr_4"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:91 %conv_wt_buf_V_5_load_4 = load i7 %conv_wt_buf_V_5_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:92 %conv_wt_buf_V_6_addr_4 = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_addr_4"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:93 %conv_wt_buf_V_6_load_4 = load i7 %conv_wt_buf_V_6_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:94 %add_ln42_6 = add i7 %select_ln42_2, i7 5

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:95 %zext_ln1319_7 = zext i7 %add_ln42_6

]]></Node>
<StgValue><ssdm name="zext_ln1319_7"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:96 %conv_wt_buf_V_addr_5 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_5"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:97 %conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_5"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:98 %conv_wt_buf_V_1_addr_5 = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_addr_5"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:99 %conv_wt_buf_V_1_load_5 = load i7 %conv_wt_buf_V_1_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_5"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:100 %conv_wt_buf_V_2_addr_5 = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:101 %conv_wt_buf_V_2_load_5 = load i7 %conv_wt_buf_V_2_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_5"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:102 %conv_wt_buf_V_3_addr_5 = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:103 %conv_wt_buf_V_3_load_5 = load i7 %conv_wt_buf_V_3_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_5"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:104 %conv_wt_buf_V_4_addr_5 = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_addr_5"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:105 %conv_wt_buf_V_4_load_5 = load i7 %conv_wt_buf_V_4_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_5"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:106 %conv_wt_buf_V_5_addr_5 = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:107 %conv_wt_buf_V_5_load_5 = load i7 %conv_wt_buf_V_5_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_5"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:108 %conv_wt_buf_V_6_addr_5 = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_addr_5"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:109 %conv_wt_buf_V_6_load_5 = load i7 %conv_wt_buf_V_6_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_5"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:110 %add_ln42_7 = add i7 %select_ln42_2, i7 6

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:111 %zext_ln1319_8 = zext i7 %add_ln42_7

]]></Node>
<StgValue><ssdm name="zext_ln1319_8"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:112 %conv_wt_buf_V_addr_6 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_6"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:113 %conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_6"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:114 %conv_wt_buf_V_1_addr_6 = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_addr_6"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:115 %conv_wt_buf_V_1_load_6 = load i7 %conv_wt_buf_V_1_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_6"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:116 %conv_wt_buf_V_2_addr_6 = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_addr_6"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:117 %conv_wt_buf_V_2_load_6 = load i7 %conv_wt_buf_V_2_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_6"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:118 %conv_wt_buf_V_3_addr_6 = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_addr_6"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:119 %conv_wt_buf_V_3_load_6 = load i7 %conv_wt_buf_V_3_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_6"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:120 %conv_wt_buf_V_4_addr_6 = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_addr_6"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:121 %conv_wt_buf_V_4_load_6 = load i7 %conv_wt_buf_V_4_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_6"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:122 %conv_wt_buf_V_5_addr_6 = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_addr_6"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:123 %conv_wt_buf_V_5_load_6 = load i7 %conv_wt_buf_V_5_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_6"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:124 %conv_wt_buf_V_6_addr_6 = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:125 %conv_wt_buf_V_6_load_6 = load i7 %conv_wt_buf_V_6_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_6"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="3">
<![CDATA[
for.inc50.i:127 %i_1_cast = zext i3 %select_ln42

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc50.i:129 %empty_50 = add i6 %i_1_cast, i6 %select_ln34_4_read

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
for.inc50.i:130 %p_cast = zext i6 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.i:131 %empty_51 = add i8 %empty_49, i8 %p_cast

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
for.inc50.i:132 %p_cast1 = zext i8 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:133 %conv_in_buf_0_addr = getelementptr i16 %conv_in_buf_0, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_0_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:134 %conv_in_buf_1_addr = getelementptr i16 %conv_in_buf_1, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_1_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:135 %conv_in_buf_2_addr = getelementptr i16 %conv_in_buf_2, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:136 %conv_in_buf_3_addr = getelementptr i16 %conv_in_buf_3, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_3_addr"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:137 %conv_in_buf_4_addr = getelementptr i16 %conv_in_buf_4, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_4_addr"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:138 %conv_in_buf_5_addr = getelementptr i16 %conv_in_buf_5, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_5_addr"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:139 %conv_in_buf_6_addr = getelementptr i16 %conv_in_buf_6, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_6_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:140 %conv_in_buf_7_addr = getelementptr i16 %conv_in_buf_7, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_7_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:141 %conv_in_buf_8_addr = getelementptr i16 %conv_in_buf_8, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_8_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:142 %conv_in_buf_9_addr = getelementptr i16 %conv_in_buf_9, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_9_addr"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:143 %conv_in_buf_10_addr = getelementptr i16 %conv_in_buf_10, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_10_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:144 %conv_in_buf_11_addr = getelementptr i16 %conv_in_buf_11, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_11_addr"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:145 %conv_in_buf_12_addr = getelementptr i16 %conv_in_buf_12, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_12_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:146 %conv_in_buf_13_addr = getelementptr i16 %conv_in_buf_13, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_13_addr"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:147 %conv_in_buf_14_addr = getelementptr i16 %conv_in_buf_14, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_14_addr"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:148 %conv_in_buf_15_addr = getelementptr i16 %conv_in_buf_15, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_15_addr"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:149 %conv_in_buf_16_addr = getelementptr i16 %conv_in_buf_16, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_16_addr"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:150 %conv_in_buf_17_addr = getelementptr i16 %conv_in_buf_17, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_17_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:151 %conv_in_buf_18_addr = getelementptr i16 %conv_in_buf_18, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_18_addr"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:152 %conv_in_buf_19_addr = getelementptr i16 %conv_in_buf_19, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_19_addr"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:153 %conv_in_buf_20_addr = getelementptr i16 %conv_in_buf_20, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_20_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:154 %conv_in_buf_21_addr = getelementptr i16 %conv_in_buf_21, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_21_addr"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:155 %conv_in_buf_22_addr = getelementptr i16 %conv_in_buf_22, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_22_addr"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:156 %conv_in_buf_23_addr = getelementptr i16 %conv_in_buf_23, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_23_addr"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:157 %conv_in_buf_24_addr = getelementptr i16 %conv_in_buf_24, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_24_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:158 %conv_in_buf_25_addr = getelementptr i16 %conv_in_buf_25, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_25_addr"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:159 %conv_in_buf_26_addr = getelementptr i16 %conv_in_buf_26, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_26_addr"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:160 %conv_in_buf_27_addr = getelementptr i16 %conv_in_buf_27, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_27_addr"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:161 %conv_in_buf_28_addr = getelementptr i16 %conv_in_buf_28, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_28_addr"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:162 %conv_in_buf_29_addr = getelementptr i16 %conv_in_buf_29, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_29_addr"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:163 %conv_in_buf_30_addr = getelementptr i16 %conv_in_buf_30, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_30_addr"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:164 %conv_in_buf_31_addr = getelementptr i16 %conv_in_buf_31, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_31_addr"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:165 %conv_in_buf_32_addr = getelementptr i16 %conv_in_buf_32, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_32_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:166 %conv_in_buf_33_addr = getelementptr i16 %conv_in_buf_33, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_33_addr"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:167 %conv_in_buf_34_addr = getelementptr i16 %conv_in_buf_34, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_34_addr"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:168 %conv_in_buf_35_addr = getelementptr i16 %conv_in_buf_35, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_35_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:169 %conv_in_buf_36_addr = getelementptr i16 %conv_in_buf_36, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_36_addr"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:170 %conv_in_buf_37_addr = getelementptr i16 %conv_in_buf_37, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_37_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:171 %conv_in_buf_38_addr = getelementptr i16 %conv_in_buf_38, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_38_addr"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:172 %conv_in_buf_39_addr = getelementptr i16 %conv_in_buf_39, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_39_addr"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:173 %conv_in_buf_40_addr = getelementptr i16 %conv_in_buf_40, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_40_addr"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:174 %conv_in_buf_41_addr = getelementptr i16 %conv_in_buf_41, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_41_addr"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:175 %conv_in_buf_42_addr = getelementptr i16 %conv_in_buf_42, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_42_addr"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:176 %conv_in_buf_43_addr = getelementptr i16 %conv_in_buf_43, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_43_addr"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:177 %conv_in_buf_44_addr = getelementptr i16 %conv_in_buf_44, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_44_addr"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:178 %conv_in_buf_0_load = load i8 %conv_in_buf_0_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_0_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:179 %conv_in_buf_1_load = load i8 %conv_in_buf_1_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_1_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:180 %conv_in_buf_2_load = load i8 %conv_in_buf_2_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_2_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:181 %conv_in_buf_3_load = load i8 %conv_in_buf_3_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_3_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:182 %conv_in_buf_4_load = load i8 %conv_in_buf_4_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_4_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:183 %conv_in_buf_5_load = load i8 %conv_in_buf_5_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_5_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:184 %conv_in_buf_6_load = load i8 %conv_in_buf_6_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_6_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:185 %conv_in_buf_7_load = load i8 %conv_in_buf_7_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_7_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:186 %conv_in_buf_8_load = load i8 %conv_in_buf_8_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_8_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:187 %conv_in_buf_9_load = load i8 %conv_in_buf_9_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_9_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:188 %conv_in_buf_10_load = load i8 %conv_in_buf_10_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_10_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:189 %conv_in_buf_11_load = load i8 %conv_in_buf_11_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_11_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:190 %conv_in_buf_12_load = load i8 %conv_in_buf_12_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_12_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:191 %conv_in_buf_13_load = load i8 %conv_in_buf_13_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_13_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:192 %conv_in_buf_14_load = load i8 %conv_in_buf_14_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_14_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:193 %conv_in_buf_15_load = load i8 %conv_in_buf_15_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_15_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:194 %conv_in_buf_16_load = load i8 %conv_in_buf_16_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_16_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:195 %conv_in_buf_17_load = load i8 %conv_in_buf_17_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_17_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:196 %conv_in_buf_18_load = load i8 %conv_in_buf_18_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_18_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:197 %conv_in_buf_19_load = load i8 %conv_in_buf_19_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_19_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:198 %conv_in_buf_20_load = load i8 %conv_in_buf_20_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_20_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:199 %conv_in_buf_21_load = load i8 %conv_in_buf_21_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_21_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:200 %conv_in_buf_22_load = load i8 %conv_in_buf_22_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_22_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:201 %conv_in_buf_23_load = load i8 %conv_in_buf_23_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_23_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:202 %conv_in_buf_24_load = load i8 %conv_in_buf_24_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_24_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:203 %conv_in_buf_25_load = load i8 %conv_in_buf_25_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_25_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:204 %conv_in_buf_26_load = load i8 %conv_in_buf_26_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_26_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:205 %conv_in_buf_27_load = load i8 %conv_in_buf_27_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_27_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:206 %conv_in_buf_28_load = load i8 %conv_in_buf_28_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_28_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:207 %conv_in_buf_29_load = load i8 %conv_in_buf_29_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_29_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:208 %conv_in_buf_30_load = load i8 %conv_in_buf_30_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_30_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:209 %conv_in_buf_31_load = load i8 %conv_in_buf_31_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_31_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:210 %conv_in_buf_32_load = load i8 %conv_in_buf_32_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_32_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:211 %conv_in_buf_33_load = load i8 %conv_in_buf_33_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_33_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:212 %conv_in_buf_34_load = load i8 %conv_in_buf_34_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_34_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:213 %conv_in_buf_35_load = load i8 %conv_in_buf_35_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_35_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:214 %conv_in_buf_36_load = load i8 %conv_in_buf_36_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_36_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:215 %conv_in_buf_37_load = load i8 %conv_in_buf_37_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_37_load"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:216 %conv_in_buf_38_load = load i8 %conv_in_buf_38_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_38_load"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:217 %conv_in_buf_39_load = load i8 %conv_in_buf_39_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_39_load"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:218 %conv_in_buf_40_load = load i8 %conv_in_buf_40_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_40_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:219 %conv_in_buf_41_load = load i8 %conv_in_buf_41_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_41_load"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:220 %conv_in_buf_42_load = load i8 %conv_in_buf_42_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_42_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:221 %conv_in_buf_43_load = load i8 %conv_in_buf_43_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_43_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:222 %conv_in_buf_44_load = load i8 %conv_in_buf_44_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_44_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:17 %conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:19 %conv_wt_buf_V_1_load = load i7 %conv_wt_buf_V_1_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:21 %conv_wt_buf_V_2_load = load i7 %conv_wt_buf_V_2_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:23 %conv_wt_buf_V_3_load = load i7 %conv_wt_buf_V_3_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:25 %conv_wt_buf_V_4_load = load i7 %conv_wt_buf_V_4_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:27 %conv_wt_buf_V_5_load = load i7 %conv_wt_buf_V_5_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:29 %conv_wt_buf_V_6_load = load i7 %conv_wt_buf_V_6_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:33 %conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_1"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:35 %conv_wt_buf_V_1_load_1 = load i7 %conv_wt_buf_V_1_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:37 %conv_wt_buf_V_2_load_1 = load i7 %conv_wt_buf_V_2_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:39 %conv_wt_buf_V_3_load_1 = load i7 %conv_wt_buf_V_3_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:41 %conv_wt_buf_V_4_load_1 = load i7 %conv_wt_buf_V_4_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_1"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:43 %conv_wt_buf_V_5_load_1 = load i7 %conv_wt_buf_V_5_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:45 %conv_wt_buf_V_6_load_1 = load i7 %conv_wt_buf_V_6_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:49 %conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_2"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:51 %conv_wt_buf_V_1_load_2 = load i7 %conv_wt_buf_V_1_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_2"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:53 %conv_wt_buf_V_2_load_2 = load i7 %conv_wt_buf_V_2_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_2"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:55 %conv_wt_buf_V_3_load_2 = load i7 %conv_wt_buf_V_3_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:57 %conv_wt_buf_V_4_load_2 = load i7 %conv_wt_buf_V_4_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:59 %conv_wt_buf_V_5_load_2 = load i7 %conv_wt_buf_V_5_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_2"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:61 %conv_wt_buf_V_6_load_2 = load i7 %conv_wt_buf_V_6_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_2"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:65 %conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_3"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:67 %conv_wt_buf_V_1_load_3 = load i7 %conv_wt_buf_V_1_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_3"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:69 %conv_wt_buf_V_2_load_3 = load i7 %conv_wt_buf_V_2_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_3"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:71 %conv_wt_buf_V_3_load_3 = load i7 %conv_wt_buf_V_3_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_3"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:73 %conv_wt_buf_V_4_load_3 = load i7 %conv_wt_buf_V_4_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_3"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:75 %conv_wt_buf_V_5_load_3 = load i7 %conv_wt_buf_V_5_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_3"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:77 %conv_wt_buf_V_6_load_3 = load i7 %conv_wt_buf_V_6_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_3"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:81 %conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_4"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:83 %conv_wt_buf_V_1_load_4 = load i7 %conv_wt_buf_V_1_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_4"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:85 %conv_wt_buf_V_2_load_4 = load i7 %conv_wt_buf_V_2_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_4"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:87 %conv_wt_buf_V_3_load_4 = load i7 %conv_wt_buf_V_3_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_4"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:89 %conv_wt_buf_V_4_load_4 = load i7 %conv_wt_buf_V_4_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_4"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:91 %conv_wt_buf_V_5_load_4 = load i7 %conv_wt_buf_V_5_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_4"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:93 %conv_wt_buf_V_6_load_4 = load i7 %conv_wt_buf_V_6_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_4"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:97 %conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_5"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:99 %conv_wt_buf_V_1_load_5 = load i7 %conv_wt_buf_V_1_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_5"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:101 %conv_wt_buf_V_2_load_5 = load i7 %conv_wt_buf_V_2_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_5"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:103 %conv_wt_buf_V_3_load_5 = load i7 %conv_wt_buf_V_3_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_5"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:105 %conv_wt_buf_V_4_load_5 = load i7 %conv_wt_buf_V_4_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_5"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:107 %conv_wt_buf_V_5_load_5 = load i7 %conv_wt_buf_V_5_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_5"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:109 %conv_wt_buf_V_6_load_5 = load i7 %conv_wt_buf_V_6_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_5"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:113 %conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_6"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:115 %conv_wt_buf_V_1_load_6 = load i7 %conv_wt_buf_V_1_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1_load_6"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:117 %conv_wt_buf_V_2_load_6 = load i7 %conv_wt_buf_V_2_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2_load_6"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:119 %conv_wt_buf_V_3_load_6 = load i7 %conv_wt_buf_V_3_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3_load_6"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:121 %conv_wt_buf_V_4_load_6 = load i7 %conv_wt_buf_V_4_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4_load_6"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:123 %conv_wt_buf_V_5_load_6 = load i7 %conv_wt_buf_V_5_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5_load_6"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="7">
<![CDATA[
for.inc50.i:125 %conv_wt_buf_V_6_load_6 = load i7 %conv_wt_buf_V_6_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6_load_6"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:178 %conv_in_buf_0_load = load i8 %conv_in_buf_0_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_0_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:179 %conv_in_buf_1_load = load i8 %conv_in_buf_1_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_1_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:180 %conv_in_buf_2_load = load i8 %conv_in_buf_2_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_2_load"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:181 %conv_in_buf_3_load = load i8 %conv_in_buf_3_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_3_load"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:182 %conv_in_buf_4_load = load i8 %conv_in_buf_4_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_4_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:183 %conv_in_buf_5_load = load i8 %conv_in_buf_5_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_5_load"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:184 %conv_in_buf_6_load = load i8 %conv_in_buf_6_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_6_load"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:185 %conv_in_buf_7_load = load i8 %conv_in_buf_7_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_7_load"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:186 %conv_in_buf_8_load = load i8 %conv_in_buf_8_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_8_load"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:187 %conv_in_buf_9_load = load i8 %conv_in_buf_9_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_9_load"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:188 %conv_in_buf_10_load = load i8 %conv_in_buf_10_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_10_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:189 %conv_in_buf_11_load = load i8 %conv_in_buf_11_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_11_load"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:190 %conv_in_buf_12_load = load i8 %conv_in_buf_12_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_12_load"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:191 %conv_in_buf_13_load = load i8 %conv_in_buf_13_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_13_load"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:192 %conv_in_buf_14_load = load i8 %conv_in_buf_14_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_14_load"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:193 %conv_in_buf_15_load = load i8 %conv_in_buf_15_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_15_load"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:194 %conv_in_buf_16_load = load i8 %conv_in_buf_16_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_16_load"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:195 %conv_in_buf_17_load = load i8 %conv_in_buf_17_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_17_load"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:196 %conv_in_buf_18_load = load i8 %conv_in_buf_18_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_18_load"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:197 %conv_in_buf_19_load = load i8 %conv_in_buf_19_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_19_load"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:198 %conv_in_buf_20_load = load i8 %conv_in_buf_20_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_20_load"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:199 %conv_in_buf_21_load = load i8 %conv_in_buf_21_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_21_load"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:200 %conv_in_buf_22_load = load i8 %conv_in_buf_22_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_22_load"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:201 %conv_in_buf_23_load = load i8 %conv_in_buf_23_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_23_load"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:202 %conv_in_buf_24_load = load i8 %conv_in_buf_24_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_24_load"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:203 %conv_in_buf_25_load = load i8 %conv_in_buf_25_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_25_load"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:204 %conv_in_buf_26_load = load i8 %conv_in_buf_26_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_26_load"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:205 %conv_in_buf_27_load = load i8 %conv_in_buf_27_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_27_load"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:206 %conv_in_buf_28_load = load i8 %conv_in_buf_28_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_28_load"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:207 %conv_in_buf_29_load = load i8 %conv_in_buf_29_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_29_load"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:208 %conv_in_buf_30_load = load i8 %conv_in_buf_30_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_30_load"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:209 %conv_in_buf_31_load = load i8 %conv_in_buf_31_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_31_load"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:210 %conv_in_buf_32_load = load i8 %conv_in_buf_32_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_32_load"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:211 %conv_in_buf_33_load = load i8 %conv_in_buf_33_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_33_load"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:212 %conv_in_buf_34_load = load i8 %conv_in_buf_34_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_34_load"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:213 %conv_in_buf_35_load = load i8 %conv_in_buf_35_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_35_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:214 %conv_in_buf_36_load = load i8 %conv_in_buf_36_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_36_load"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:215 %conv_in_buf_37_load = load i8 %conv_in_buf_37_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_37_load"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:216 %conv_in_buf_38_load = load i8 %conv_in_buf_38_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_38_load"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:217 %conv_in_buf_39_load = load i8 %conv_in_buf_39_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_39_load"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:218 %conv_in_buf_40_load = load i8 %conv_in_buf_40_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_40_load"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:219 %conv_in_buf_41_load = load i8 %conv_in_buf_41_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_41_load"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:220 %conv_in_buf_42_load = load i8 %conv_in_buf_42_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_42_load"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:221 %conv_in_buf_43_load = load i8 %conv_in_buf_43_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_43_load"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="8">
<![CDATA[
for.inc50.i:222 %conv_in_buf_44_load = load i8 %conv_in_buf_44_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_44_load"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="6">
<![CDATA[
for.inc50.i:223 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.41i16.i6, i16 %conv_in_buf_0_load, i16 0, i16 %conv_in_buf_2_load, i16 0, i16 %conv_in_buf_4_load, i16 0, i16 %conv_in_buf_6_load, i16 0, i16 %conv_in_buf_8_load, i16 0, i16 %conv_in_buf_10_load, i16 0, i16 %conv_in_buf_12_load, i16 0, i16 %conv_in_buf_14_load, i16 0, i16 %conv_in_buf_16_load, i16 0, i16 %conv_in_buf_18_load, i16 0, i16 %conv_in_buf_20_load, i16 0, i16 %conv_in_buf_22_load, i16 0, i16 %conv_in_buf_24_load, i16 0, i16 %conv_in_buf_26_load, i16 0, i16 %conv_in_buf_28_load, i16 0, i16 %conv_in_buf_30_load, i16 0, i16 %conv_in_buf_32_load, i16 0, i16 %conv_in_buf_34_load, i16 0, i16 %conv_in_buf_36_load, i16 0, i16 %conv_in_buf_38_load, i16 0, i16 %conv_in_buf_40_load, i6 %select_ln34_1_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
for.inc50.i:225 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %conv_wt_buf_V_load, i16 %conv_wt_buf_V_1_load, i16 %conv_wt_buf_V_2_load, i16 %conv_wt_buf_V_3_load, i16 %conv_wt_buf_V_4_load, i16 %conv_wt_buf_V_5_load, i16 %conv_wt_buf_V_6_load, i3 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="6">
<![CDATA[
for.inc50.i:229 %tmp_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.44i16.i6, i16 0, i16 %conv_in_buf_1_load, i16 0, i16 %conv_in_buf_3_load, i16 0, i16 %conv_in_buf_5_load, i16 0, i16 %conv_in_buf_7_load, i16 0, i16 %conv_in_buf_9_load, i16 0, i16 %conv_in_buf_11_load, i16 0, i16 %conv_in_buf_13_load, i16 0, i16 %conv_in_buf_15_load, i16 0, i16 %conv_in_buf_17_load, i16 0, i16 %conv_in_buf_19_load, i16 0, i16 %conv_in_buf_21_load, i16 0, i16 %conv_in_buf_23_load, i16 0, i16 %conv_in_buf_25_load, i16 0, i16 %conv_in_buf_27_load, i16 0, i16 %conv_in_buf_29_load, i16 0, i16 %conv_in_buf_31_load, i16 0, i16 %conv_in_buf_33_load, i16 0, i16 %conv_in_buf_35_load, i16 0, i16 %conv_in_buf_37_load, i16 0, i16 %conv_in_buf_39_load, i16 0, i16 %conv_in_buf_41_load, i16 0, i16 %conv_in_buf_43_load, i6 %or_ln52_read

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
for.inc50.i:231 %tmp_2_1 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %conv_wt_buf_V_load_1, i16 %conv_wt_buf_V_1_load_1, i16 %conv_wt_buf_V_2_load_1, i16 %conv_wt_buf_V_3_load_1, i16 %conv_wt_buf_V_4_load_1, i16 %conv_wt_buf_V_5_load_1, i16 %conv_wt_buf_V_6_load_1, i3 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="6">
<![CDATA[
for.inc50.i:235 %tmp_1_2 = mux i16 @_ssdm_op_Mux.ap_auto.41i16.i6, i16 0, i16 0, i16 %conv_in_buf_2_load, i16 0, i16 %conv_in_buf_4_load, i16 0, i16 %conv_in_buf_6_load, i16 0, i16 %conv_in_buf_8_load, i16 0, i16 %conv_in_buf_10_load, i16 0, i16 %conv_in_buf_12_load, i16 0, i16 %conv_in_buf_14_load, i16 0, i16 %conv_in_buf_16_load, i16 0, i16 %conv_in_buf_18_load, i16 0, i16 %conv_in_buf_20_load, i16 0, i16 %conv_in_buf_22_load, i16 0, i16 %conv_in_buf_24_load, i16 0, i16 %conv_in_buf_26_load, i16 0, i16 %conv_in_buf_28_load, i16 0, i16 %conv_in_buf_30_load, i16 0, i16 %conv_in_buf_32_load, i16 0, i16 %conv_in_buf_34_load, i16 0, i16 %conv_in_buf_36_load, i16 0, i16 %conv_in_buf_38_load, i16 0, i16 %conv_in_buf_40_load, i6 %add_ln52_read

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
for.inc50.i:237 %tmp_2_2 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %conv_wt_buf_V_load_2, i16 %conv_wt_buf_V_1_load_2, i16 %conv_wt_buf_V_2_load_2, i16 %conv_wt_buf_V_3_load_2, i16 %conv_wt_buf_V_4_load_2, i16 %conv_wt_buf_V_5_load_2, i16 %conv_wt_buf_V_6_load_2, i3 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="6">
<![CDATA[
for.inc50.i:241 %tmp_1_3 = mux i16 @_ssdm_op_Mux.ap_auto.42i16.i6, i16 0, i16 0, i16 0, i16 %conv_in_buf_3_load, i16 0, i16 %conv_in_buf_5_load, i16 0, i16 %conv_in_buf_7_load, i16 0, i16 %conv_in_buf_9_load, i16 0, i16 %conv_in_buf_11_load, i16 0, i16 %conv_in_buf_13_load, i16 0, i16 %conv_in_buf_15_load, i16 0, i16 %conv_in_buf_17_load, i16 0, i16 %conv_in_buf_19_load, i16 0, i16 %conv_in_buf_21_load, i16 0, i16 %conv_in_buf_23_load, i16 0, i16 %conv_in_buf_25_load, i16 0, i16 %conv_in_buf_27_load, i16 0, i16 %conv_in_buf_29_load, i16 0, i16 %conv_in_buf_31_load, i16 0, i16 %conv_in_buf_33_load, i16 0, i16 %conv_in_buf_35_load, i16 0, i16 %conv_in_buf_37_load, i16 0, i16 %conv_in_buf_39_load, i16 0, i16 %conv_in_buf_41_load, i6 %add_ln52_1_read

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
for.inc50.i:243 %tmp_2_3 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %conv_wt_buf_V_load_3, i16 %conv_wt_buf_V_1_load_3, i16 %conv_wt_buf_V_2_load_3, i16 %conv_wt_buf_V_3_load_3, i16 %conv_wt_buf_V_4_load_3, i16 %conv_wt_buf_V_5_load_3, i16 %conv_wt_buf_V_6_load_3, i3 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="6">
<![CDATA[
for.inc50.i:247 %tmp_1_4 = mux i16 @_ssdm_op_Mux.ap_auto.43i16.i6, i16 0, i16 0, i16 0, i16 0, i16 %conv_in_buf_4_load, i16 0, i16 %conv_in_buf_6_load, i16 0, i16 %conv_in_buf_8_load, i16 0, i16 %conv_in_buf_10_load, i16 0, i16 %conv_in_buf_12_load, i16 0, i16 %conv_in_buf_14_load, i16 0, i16 %conv_in_buf_16_load, i16 0, i16 %conv_in_buf_18_load, i16 0, i16 %conv_in_buf_20_load, i16 0, i16 %conv_in_buf_22_load, i16 0, i16 %conv_in_buf_24_load, i16 0, i16 %conv_in_buf_26_load, i16 0, i16 %conv_in_buf_28_load, i16 0, i16 %conv_in_buf_30_load, i16 0, i16 %conv_in_buf_32_load, i16 0, i16 %conv_in_buf_34_load, i16 0, i16 %conv_in_buf_36_load, i16 0, i16 %conv_in_buf_38_load, i16 0, i16 %conv_in_buf_40_load, i16 0, i16 %conv_in_buf_42_load, i6 %add_ln52_2_read

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
for.inc50.i:249 %tmp_2_4 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %conv_wt_buf_V_load_4, i16 %conv_wt_buf_V_1_load_4, i16 %conv_wt_buf_V_2_load_4, i16 %conv_wt_buf_V_3_load_4, i16 %conv_wt_buf_V_4_load_4, i16 %conv_wt_buf_V_5_load_4, i16 %conv_wt_buf_V_6_load_4, i3 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="6">
<![CDATA[
for.inc50.i:253 %tmp_1_5 = mux i16 @_ssdm_op_Mux.ap_auto.44i16.i6, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %conv_in_buf_5_load, i16 0, i16 %conv_in_buf_7_load, i16 0, i16 %conv_in_buf_9_load, i16 0, i16 %conv_in_buf_11_load, i16 0, i16 %conv_in_buf_13_load, i16 0, i16 %conv_in_buf_15_load, i16 0, i16 %conv_in_buf_17_load, i16 0, i16 %conv_in_buf_19_load, i16 0, i16 %conv_in_buf_21_load, i16 0, i16 %conv_in_buf_23_load, i16 0, i16 %conv_in_buf_25_load, i16 0, i16 %conv_in_buf_27_load, i16 0, i16 %conv_in_buf_29_load, i16 0, i16 %conv_in_buf_31_load, i16 0, i16 %conv_in_buf_33_load, i16 0, i16 %conv_in_buf_35_load, i16 0, i16 %conv_in_buf_37_load, i16 0, i16 %conv_in_buf_39_load, i16 0, i16 %conv_in_buf_41_load, i16 0, i16 %conv_in_buf_43_load, i6 %add_ln52_3_read

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
for.inc50.i:255 %tmp_2_5 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %conv_wt_buf_V_load_5, i16 %conv_wt_buf_V_1_load_5, i16 %conv_wt_buf_V_2_load_5, i16 %conv_wt_buf_V_3_load_5, i16 %conv_wt_buf_V_4_load_5, i16 %conv_wt_buf_V_5_load_5, i16 %conv_wt_buf_V_6_load_5, i3 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="6">
<![CDATA[
for.inc50.i:259 %tmp_1_6 = mux i16 @_ssdm_op_Mux.ap_auto.45i16.i6, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %conv_in_buf_6_load, i16 0, i16 %conv_in_buf_8_load, i16 0, i16 %conv_in_buf_10_load, i16 0, i16 %conv_in_buf_12_load, i16 0, i16 %conv_in_buf_14_load, i16 0, i16 %conv_in_buf_16_load, i16 0, i16 %conv_in_buf_18_load, i16 0, i16 %conv_in_buf_20_load, i16 0, i16 %conv_in_buf_22_load, i16 0, i16 %conv_in_buf_24_load, i16 0, i16 %conv_in_buf_26_load, i16 0, i16 %conv_in_buf_28_load, i16 0, i16 %conv_in_buf_30_load, i16 0, i16 %conv_in_buf_32_load, i16 0, i16 %conv_in_buf_34_load, i16 0, i16 %conv_in_buf_36_load, i16 0, i16 %conv_in_buf_38_load, i16 0, i16 %conv_in_buf_40_load, i16 0, i16 %conv_in_buf_42_load, i16 0, i16 %conv_in_buf_44_load, i6 %add_ln52_4_read

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
for.inc50.i:261 %tmp_2_6 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %conv_wt_buf_V_load_6, i16 %conv_wt_buf_V_1_load_6, i16 %conv_wt_buf_V_2_load_6, i16 %conv_wt_buf_V_3_load_6, i16 %conv_wt_buf_V_4_load_6, i16 %conv_wt_buf_V_5_load_6, i16 %conv_wt_buf_V_6_load_6, i3 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:224 %sext_ln864 = sext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln864"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:226 %sext_ln864_1 = sext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln864_1"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:227 %mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:230 %sext_ln864_2 = sext i16 %tmp_1_1

]]></Node>
<StgValue><ssdm name="sext_ln864_2"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:232 %sext_ln864_3 = sext i16 %tmp_2_1

]]></Node>
<StgValue><ssdm name="sext_ln864_3"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:233 %mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2

]]></Node>
<StgValue><ssdm name="mul_ln864_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:236 %sext_ln864_4 = sext i16 %tmp_1_2

]]></Node>
<StgValue><ssdm name="sext_ln864_4"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:238 %sext_ln864_5 = sext i16 %tmp_2_2

]]></Node>
<StgValue><ssdm name="sext_ln864_5"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:239 %mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4

]]></Node>
<StgValue><ssdm name="mul_ln864_2"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:242 %sext_ln864_6 = sext i16 %tmp_1_3

]]></Node>
<StgValue><ssdm name="sext_ln864_6"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:244 %sext_ln864_7 = sext i16 %tmp_2_3

]]></Node>
<StgValue><ssdm name="sext_ln864_7"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:245 %mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6

]]></Node>
<StgValue><ssdm name="mul_ln864_3"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:248 %sext_ln864_8 = sext i16 %tmp_1_4

]]></Node>
<StgValue><ssdm name="sext_ln864_8"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:250 %sext_ln864_9 = sext i16 %tmp_2_4

]]></Node>
<StgValue><ssdm name="sext_ln864_9"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:251 %mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8

]]></Node>
<StgValue><ssdm name="mul_ln864_4"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:254 %sext_ln864_10 = sext i16 %tmp_1_5

]]></Node>
<StgValue><ssdm name="sext_ln864_10"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:256 %sext_ln864_11 = sext i16 %tmp_2_5

]]></Node>
<StgValue><ssdm name="sext_ln864_11"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:257 %mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10

]]></Node>
<StgValue><ssdm name="mul_ln864_5"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:260 %sext_ln864_12 = sext i16 %tmp_1_6

]]></Node>
<StgValue><ssdm name="sext_ln864_12"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:262 %sext_ln864_13 = sext i16 %tmp_2_6

]]></Node>
<StgValue><ssdm name="sext_ln864_13"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:263 %mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12

]]></Node>
<StgValue><ssdm name="mul_ln864_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:228 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:234 %trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:240 %trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_2"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:246 %trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:252 %trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_4"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:258 %trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_5"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:264 %trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_6, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_6"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:265 %add_ln859 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:266 %add_ln859_1 = add i16 %add_ln859, i16 %trunc_ln6

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:267 %add_ln859_2 = add i16 %trunc_ln864_4, i16 %trunc_ln864_3

]]></Node>
<StgValue><ssdm name="add_ln859_2"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:268 %add_ln859_3 = add i16 %add_ln859_2, i16 %trunc_ln864_5

]]></Node>
<StgValue><ssdm name="add_ln859_3"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:269 %add_ln859_4 = add i16 %add_ln859_3, i16 %trunc_ln864_6

]]></Node>
<StgValue><ssdm name="add_ln859_4"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:0 %val_V_load_1 = load i16 %val_V

]]></Node>
<StgValue><ssdm name="val_V_load_1"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %val_V_out, i16 %val_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc50.i:0 %val_V_load = load i16 %val_V

]]></Node>
<StgValue><ssdm name="val_V_load"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc50.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc50.i:126 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50.i:128 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:270 %add_ln859_5 = add i16 %add_ln859_4, i16 %add_ln859_1

]]></Node>
<StgValue><ssdm name="add_ln859_5"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:271 %add_ln859_6 = add i16 %add_ln859_5, i16 %val_V_load

]]></Node>
<StgValue><ssdm name="add_ln859_6"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:276 %store_ln45 = store i16 %add_ln859_6, i16 %val_V

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
for.inc50.i:277 %br_ln45 = br void %for.body16.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
