ARM GAS  /tmp/ccNP2aiN.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_Base_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_TIM_Base_MspInit:
  26              	.LVL0:
  27              	.LFB497:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM4 init function */
  30:Core/Src/tim.c **** void MX_TIM4_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  /tmp/ccNP2aiN.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  44:Core/Src/tim.c ****   htim4.Instance = TIM4;
  45:Core/Src/tim.c ****   htim4.Init.Prescaler = 63;
  46:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim4.Init.Period = 20000;
  48:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****     Error_Handler();
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_FORCED_ACTIVE;
  86:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  87:Core/Src/tim.c ****   {
  88:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /tmp/ccNP2aiN.s 			page 3


  89:Core/Src/tim.c ****   }
  90:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
  98:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c **** }
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 103:Core/Src/tim.c **** {
  28              		.loc 1 103 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 103 1 is_stmt 0 view .LVU1
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
  37              		.loc 1 105 3 is_stmt 1 view .LVU2
  38              		.loc 1 105 20 is_stmt 0 view .LVU3
  39 0002 0268     		ldr	r2, [r0]
  40              		.loc 1 105 5 view .LVU4
  41 0004 074B     		ldr	r3, .L4
  42 0006 9A42     		cmp	r2, r3
  43 0008 01D0     		beq	.L3
  44              	.L1:
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 110:Core/Src/tim.c ****     /* TIM4 clock enable */
 111:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c **** }
  45              		.loc 1 116 1 view .LVU5
  46 000a 02B0     		add	sp, sp, #8
  47              		@ sp needed
  48 000c 7047     		bx	lr
  49              	.L3:
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  50              		.loc 1 111 5 is_stmt 1 view .LVU6
  51              	.LBB2:
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  52              		.loc 1 111 5 view .LVU7
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  53              		.loc 1 111 5 view .LVU8
ARM GAS  /tmp/ccNP2aiN.s 			page 4


  54 000e 064A     		ldr	r2, .L4+4
  55 0010 D16B     		ldr	r1, [r2, #60]
  56 0012 0423     		movs	r3, #4
  57 0014 1943     		orrs	r1, r3
  58 0016 D163     		str	r1, [r2, #60]
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  59              		.loc 1 111 5 view .LVU9
  60 0018 D26B     		ldr	r2, [r2, #60]
  61 001a 1340     		ands	r3, r2
  62 001c 0193     		str	r3, [sp, #4]
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  63              		.loc 1 111 5 view .LVU10
  64 001e 019B     		ldr	r3, [sp, #4]
  65              	.LBE2:
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  66              		.loc 1 111 5 discriminator 1 view .LVU11
  67              		.loc 1 116 1 is_stmt 0 view .LVU12
  68 0020 F3E7     		b	.L1
  69              	.L5:
  70 0022 C046     		.align	2
  71              	.L4:
  72 0024 00080040 		.word	1073743872
  73 0028 00100240 		.word	1073876992
  74              		.cfi_endproc
  75              	.LFE497:
  77              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  78              		.align	1
  79              		.global	HAL_TIM_MspPostInit
  80              		.syntax unified
  81              		.code	16
  82              		.thumb_func
  84              	HAL_TIM_MspPostInit:
  85              	.LVL1:
  86              	.LFB498:
 117:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 118:Core/Src/tim.c **** {
  87              		.loc 1 118 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 24
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		.loc 1 118 1 is_stmt 0 view .LVU14
  92 0000 10B5     		push	{r4, lr}
  93              	.LCFI1:
  94              		.cfi_def_cfa_offset 8
  95              		.cfi_offset 4, -8
  96              		.cfi_offset 14, -4
  97 0002 86B0     		sub	sp, sp, #24
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 32
 100 0004 0400     		movs	r4, r0
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 120 3 is_stmt 1 view .LVU15
 102              		.loc 1 120 20 is_stmt 0 view .LVU16
 103 0006 1422     		movs	r2, #20
 104 0008 0021     		movs	r1, #0
 105 000a 01A8     		add	r0, sp, #4
ARM GAS  /tmp/ccNP2aiN.s 			page 5


 106              	.LVL2:
 107              		.loc 1 120 20 view .LVU17
 108 000c FFF7FEFF 		bl	memset
 109              	.LVL3:
 121:Core/Src/tim.c ****   if(timHandle->Instance==TIM4)
 110              		.loc 1 121 3 is_stmt 1 view .LVU18
 111              		.loc 1 121 15 is_stmt 0 view .LVU19
 112 0010 2268     		ldr	r2, [r4]
 113              		.loc 1 121 5 view .LVU20
 114 0012 0C4B     		ldr	r3, .L9
 115 0014 9A42     		cmp	r2, r3
 116 0016 01D0     		beq	.L8
 117              	.L6:
 122:Core/Src/tim.c ****   {
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 128:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 129:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 130:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 131:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 132:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 133:Core/Src/tim.c ****     */
 134:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 135:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 139:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** }
 118              		.loc 1 146 1 view .LVU21
 119 0018 06B0     		add	sp, sp, #24
 120              		@ sp needed
 121              	.LVL4:
 122              		.loc 1 146 1 view .LVU22
 123 001a 10BD     		pop	{r4, pc}
 124              	.LVL5:
 125              	.L8:
 127:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 126              		.loc 1 127 5 is_stmt 1 view .LVU23
 127              	.LBB3:
 127:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 128              		.loc 1 127 5 view .LVU24
 127:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 129              		.loc 1 127 5 view .LVU25
 130 001c 0A4A     		ldr	r2, .L9+4
 131 001e 516B     		ldr	r1, [r2, #52]
 132 0020 0223     		movs	r3, #2
 133 0022 1943     		orrs	r1, r3
ARM GAS  /tmp/ccNP2aiN.s 			page 6


 134 0024 5163     		str	r1, [r2, #52]
 127:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 135              		.loc 1 127 5 view .LVU26
 136 0026 526B     		ldr	r2, [r2, #52]
 137 0028 1A40     		ands	r2, r3
 138 002a 0092     		str	r2, [sp]
 127:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 139              		.loc 1 127 5 view .LVU27
 140 002c 009A     		ldr	r2, [sp]
 141              	.LBE3:
 127:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 142              		.loc 1 127 5 view .LVU28
 134:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 143              		.loc 1 134 5 view .LVU29
 134:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 144              		.loc 1 134 25 is_stmt 0 view .LVU30
 145 002e 01A9     		add	r1, sp, #4
 146 0030 F022     		movs	r2, #240
 147 0032 9200     		lsls	r2, r2, #2
 148 0034 0192     		str	r2, [sp, #4]
 135:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 149              		.loc 1 135 5 is_stmt 1 view .LVU31
 135:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 135 26 is_stmt 0 view .LVU32
 151 0036 4B60     		str	r3, [r1, #4]
 136:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 152              		.loc 1 136 5 is_stmt 1 view .LVU33
 137:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 153              		.loc 1 137 5 view .LVU34
 138:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 154              		.loc 1 138 5 view .LVU35
 138:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 155              		.loc 1 138 31 is_stmt 0 view .LVU36
 156 0038 0733     		adds	r3, r3, #7
 157 003a 0B61     		str	r3, [r1, #16]
 139:Core/Src/tim.c **** 
 158              		.loc 1 139 5 is_stmt 1 view .LVU37
 159 003c 0348     		ldr	r0, .L9+8
 160 003e FFF7FEFF 		bl	HAL_GPIO_Init
 161              	.LVL6:
 162              		.loc 1 146 1 is_stmt 0 view .LVU38
 163 0042 E9E7     		b	.L6
 164              	.L10:
 165              		.align	2
 166              	.L9:
 167 0044 00080040 		.word	1073743872
 168 0048 00100240 		.word	1073876992
 169 004c 00040050 		.word	1342178304
 170              		.cfi_endproc
 171              	.LFE498:
 173              		.section	.text.MX_TIM4_Init,"ax",%progbits
 174              		.align	1
 175              		.global	MX_TIM4_Init
 176              		.syntax unified
 177              		.code	16
 178              		.thumb_func
 180              	MX_TIM4_Init:
ARM GAS  /tmp/ccNP2aiN.s 			page 7


 181              	.LFB496:
  31:Core/Src/tim.c **** 
 182              		.loc 1 31 1 is_stmt 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 56
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186 0000 00B5     		push	{lr}
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 4
 189              		.cfi_offset 14, -4
 190 0002 8FB0     		sub	sp, sp, #60
 191              	.LCFI4:
 192              		.cfi_def_cfa_offset 64
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 193              		.loc 1 37 3 view .LVU40
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 194              		.loc 1 37 26 is_stmt 0 view .LVU41
 195 0004 1022     		movs	r2, #16
 196 0006 0021     		movs	r1, #0
 197 0008 0AA8     		add	r0, sp, #40
 198 000a FFF7FEFF 		bl	memset
 199              	.LVL7:
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 200              		.loc 1 38 3 is_stmt 1 view .LVU42
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 201              		.loc 1 38 27 is_stmt 0 view .LVU43
 202 000e 0C22     		movs	r2, #12
 203 0010 0021     		movs	r1, #0
 204 0012 07A8     		add	r0, sp, #28
 205 0014 FFF7FEFF 		bl	memset
 206              	.LVL8:
  39:Core/Src/tim.c **** 
 207              		.loc 1 39 3 is_stmt 1 view .LVU44
  39:Core/Src/tim.c **** 
 208              		.loc 1 39 22 is_stmt 0 view .LVU45
 209 0018 1C22     		movs	r2, #28
 210 001a 0021     		movs	r1, #0
 211 001c 6846     		mov	r0, sp
 212 001e FFF7FEFF 		bl	memset
 213              	.LVL9:
  44:Core/Src/tim.c ****   htim4.Init.Prescaler = 63;
 214              		.loc 1 44 3 is_stmt 1 view .LVU46
  44:Core/Src/tim.c ****   htim4.Init.Prescaler = 63;
 215              		.loc 1 44 18 is_stmt 0 view .LVU47
 216 0022 3848     		ldr	r0, .L30
 217 0024 384B     		ldr	r3, .L30+4
 218 0026 0360     		str	r3, [r0]
  45:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 219              		.loc 1 45 3 is_stmt 1 view .LVU48
  45:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 220              		.loc 1 45 24 is_stmt 0 view .LVU49
 221 0028 3F23     		movs	r3, #63
 222 002a 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim4.Init.Period = 20000;
 223              		.loc 1 46 3 is_stmt 1 view .LVU50
  46:Core/Src/tim.c ****   htim4.Init.Period = 20000;
 224              		.loc 1 46 26 is_stmt 0 view .LVU51
ARM GAS  /tmp/ccNP2aiN.s 			page 8


 225 002c 0023     		movs	r3, #0
 226 002e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 227              		.loc 1 47 3 is_stmt 1 view .LVU52
  47:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 228              		.loc 1 47 21 is_stmt 0 view .LVU53
 229 0030 364A     		ldr	r2, .L30+8
 230 0032 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 231              		.loc 1 48 3 is_stmt 1 view .LVU54
  48:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 232              		.loc 1 48 28 is_stmt 0 view .LVU55
 233 0034 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 234              		.loc 1 49 3 is_stmt 1 view .LVU56
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 235              		.loc 1 49 32 is_stmt 0 view .LVU57
 236 0036 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   {
 237              		.loc 1 50 3 is_stmt 1 view .LVU58
  50:Core/Src/tim.c ****   {
 238              		.loc 1 50 7 is_stmt 0 view .LVU59
 239 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 240              	.LVL10:
  50:Core/Src/tim.c ****   {
 241              		.loc 1 50 6 discriminator 1 view .LVU60
 242 003c 0028     		cmp	r0, #0
 243 003e 46D1     		bne	.L21
 244              	.L12:
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 245              		.loc 1 54 3 is_stmt 1 view .LVU61
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 246              		.loc 1 54 34 is_stmt 0 view .LVU62
 247 0040 8023     		movs	r3, #128
 248 0042 5B01     		lsls	r3, r3, #5
 249 0044 0A93     		str	r3, [sp, #40]
  55:Core/Src/tim.c ****   {
 250              		.loc 1 55 3 is_stmt 1 view .LVU63
  55:Core/Src/tim.c ****   {
 251              		.loc 1 55 7 is_stmt 0 view .LVU64
 252 0046 2F48     		ldr	r0, .L30
 253 0048 0AA9     		add	r1, sp, #40
 254 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 255              	.LVL11:
  55:Core/Src/tim.c ****   {
 256              		.loc 1 55 6 discriminator 1 view .LVU65
 257 004e 0028     		cmp	r0, #0
 258 0050 40D1     		bne	.L22
 259              	.L13:
  59:Core/Src/tim.c ****   {
 260              		.loc 1 59 3 is_stmt 1 view .LVU66
  59:Core/Src/tim.c ****   {
 261              		.loc 1 59 7 is_stmt 0 view .LVU67
 262 0052 2C48     		ldr	r0, .L30
 263 0054 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 264              	.LVL12:
  59:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccNP2aiN.s 			page 9


 265              		.loc 1 59 6 discriminator 1 view .LVU68
 266 0058 0028     		cmp	r0, #0
 267 005a 3ED1     		bne	.L23
 268              	.L14:
  63:Core/Src/tim.c ****   {
 269              		.loc 1 63 3 is_stmt 1 view .LVU69
  63:Core/Src/tim.c ****   {
 270              		.loc 1 63 7 is_stmt 0 view .LVU70
 271 005c 2948     		ldr	r0, .L30
 272 005e FFF7FEFF 		bl	HAL_TIM_OC_Init
 273              	.LVL13:
  63:Core/Src/tim.c ****   {
 274              		.loc 1 63 6 discriminator 1 view .LVU71
 275 0062 0028     		cmp	r0, #0
 276 0064 3CD1     		bne	.L24
 277              	.L15:
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 278              		.loc 1 67 3 is_stmt 1 view .LVU72
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 279              		.loc 1 67 37 is_stmt 0 view .LVU73
 280 0066 07A9     		add	r1, sp, #28
 281 0068 0023     		movs	r3, #0
 282 006a 0793     		str	r3, [sp, #28]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 283              		.loc 1 68 3 is_stmt 1 view .LVU74
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 284              		.loc 1 68 33 is_stmt 0 view .LVU75
 285 006c 8B60     		str	r3, [r1, #8]
  69:Core/Src/tim.c ****   {
 286              		.loc 1 69 3 is_stmt 1 view .LVU76
  69:Core/Src/tim.c ****   {
 287              		.loc 1 69 7 is_stmt 0 view .LVU77
 288 006e 2548     		ldr	r0, .L30
 289 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 290              	.LVL14:
  69:Core/Src/tim.c ****   {
 291              		.loc 1 69 6 discriminator 1 view .LVU78
 292 0074 0028     		cmp	r0, #0
 293 0076 36D1     		bne	.L25
 294              	.L16:
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 295              		.loc 1 73 3 is_stmt 1 view .LVU79
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 296              		.loc 1 73 20 is_stmt 0 view .LVU80
 297 0078 6946     		mov	r1, sp
 298 007a 6023     		movs	r3, #96
 299 007c 0093     		str	r3, [sp]
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 300              		.loc 1 74 3 is_stmt 1 view .LVU81
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 301              		.loc 1 74 19 is_stmt 0 view .LVU82
 302 007e 0023     		movs	r3, #0
 303 0080 0193     		str	r3, [sp, #4]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 304              		.loc 1 75 3 is_stmt 1 view .LVU83
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 305              		.loc 1 75 24 is_stmt 0 view .LVU84
ARM GAS  /tmp/ccNP2aiN.s 			page 10


 306 0082 0293     		str	r3, [sp, #8]
  76:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 307              		.loc 1 76 3 is_stmt 1 view .LVU85
  76:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 308              		.loc 1 76 24 is_stmt 0 view .LVU86
 309 0084 0493     		str	r3, [sp, #16]
  77:Core/Src/tim.c ****   {
 310              		.loc 1 77 3 is_stmt 1 view .LVU87
  77:Core/Src/tim.c ****   {
 311              		.loc 1 77 7 is_stmt 0 view .LVU88
 312 0086 1F48     		ldr	r0, .L30
 313 0088 0022     		movs	r2, #0
 314 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 315              	.LVL15:
  77:Core/Src/tim.c ****   {
 316              		.loc 1 77 6 discriminator 1 view .LVU89
 317 008e 0028     		cmp	r0, #0
 318 0090 2CD1     		bne	.L26
 319              	.L17:
  81:Core/Src/tim.c ****   {
 320              		.loc 1 81 3 is_stmt 1 view .LVU90
  81:Core/Src/tim.c ****   {
 321              		.loc 1 81 7 is_stmt 0 view .LVU91
 322 0092 1C48     		ldr	r0, .L30
 323 0094 0422     		movs	r2, #4
 324 0096 6946     		mov	r1, sp
 325 0098 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 326              	.LVL16:
  81:Core/Src/tim.c ****   {
 327              		.loc 1 81 6 discriminator 1 view .LVU92
 328 009c 0028     		cmp	r0, #0
 329 009e 28D1     		bne	.L27
 330              	.L18:
  85:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 331              		.loc 1 85 3 is_stmt 1 view .LVU93
  85:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 332              		.loc 1 85 20 is_stmt 0 view .LVU94
 333 00a0 5023     		movs	r3, #80
 334 00a2 0093     		str	r3, [sp]
  86:Core/Src/tim.c ****   {
 335              		.loc 1 86 3 is_stmt 1 view .LVU95
  86:Core/Src/tim.c ****   {
 336              		.loc 1 86 7 is_stmt 0 view .LVU96
 337 00a4 1748     		ldr	r0, .L30
 338 00a6 0822     		movs	r2, #8
 339 00a8 6946     		mov	r1, sp
 340 00aa FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 341              	.LVL17:
  86:Core/Src/tim.c ****   {
 342              		.loc 1 86 6 discriminator 1 view .LVU97
 343 00ae 0028     		cmp	r0, #0
 344 00b0 22D1     		bne	.L28
 345              	.L19:
  90:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 346              		.loc 1 90 3 is_stmt 1 view .LVU98
  90:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 347              		.loc 1 90 20 is_stmt 0 view .LVU99
ARM GAS  /tmp/ccNP2aiN.s 			page 11


 348 00b2 6023     		movs	r3, #96
 349 00b4 0093     		str	r3, [sp]
  91:Core/Src/tim.c ****   {
 350              		.loc 1 91 3 is_stmt 1 view .LVU100
  91:Core/Src/tim.c ****   {
 351              		.loc 1 91 7 is_stmt 0 view .LVU101
 352 00b6 1348     		ldr	r0, .L30
 353 00b8 0C22     		movs	r2, #12
 354 00ba 6946     		mov	r1, sp
 355 00bc FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 356              	.LVL18:
  91:Core/Src/tim.c ****   {
 357              		.loc 1 91 6 discriminator 1 view .LVU102
 358 00c0 0028     		cmp	r0, #0
 359 00c2 1CD1     		bne	.L29
 360              	.L20:
  98:Core/Src/tim.c **** 
 361              		.loc 1 98 3 is_stmt 1 view .LVU103
 362 00c4 0F48     		ldr	r0, .L30
 363 00c6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 364              	.LVL19:
 100:Core/Src/tim.c **** 
 365              		.loc 1 100 1 is_stmt 0 view .LVU104
 366 00ca 0FB0     		add	sp, sp, #60
 367              		@ sp needed
 368 00cc 00BD     		pop	{pc}
 369              	.L21:
  52:Core/Src/tim.c ****   }
 370              		.loc 1 52 5 is_stmt 1 view .LVU105
 371 00ce FFF7FEFF 		bl	Error_Handler
 372              	.LVL20:
 373 00d2 B5E7     		b	.L12
 374              	.L22:
  57:Core/Src/tim.c ****   }
 375              		.loc 1 57 5 view .LVU106
 376 00d4 FFF7FEFF 		bl	Error_Handler
 377              	.LVL21:
 378 00d8 BBE7     		b	.L13
 379              	.L23:
  61:Core/Src/tim.c ****   }
 380              		.loc 1 61 5 view .LVU107
 381 00da FFF7FEFF 		bl	Error_Handler
 382              	.LVL22:
 383 00de BDE7     		b	.L14
 384              	.L24:
  65:Core/Src/tim.c ****   }
 385              		.loc 1 65 5 view .LVU108
 386 00e0 FFF7FEFF 		bl	Error_Handler
 387              	.LVL23:
 388 00e4 BFE7     		b	.L15
 389              	.L25:
  71:Core/Src/tim.c ****   }
 390              		.loc 1 71 5 view .LVU109
 391 00e6 FFF7FEFF 		bl	Error_Handler
 392              	.LVL24:
 393 00ea C5E7     		b	.L16
 394              	.L26:
ARM GAS  /tmp/ccNP2aiN.s 			page 12


  79:Core/Src/tim.c ****   }
 395              		.loc 1 79 5 view .LVU110
 396 00ec FFF7FEFF 		bl	Error_Handler
 397              	.LVL25:
 398 00f0 CFE7     		b	.L17
 399              	.L27:
  83:Core/Src/tim.c ****   }
 400              		.loc 1 83 5 view .LVU111
 401 00f2 FFF7FEFF 		bl	Error_Handler
 402              	.LVL26:
 403 00f6 D3E7     		b	.L18
 404              	.L28:
  88:Core/Src/tim.c ****   }
 405              		.loc 1 88 5 view .LVU112
 406 00f8 FFF7FEFF 		bl	Error_Handler
 407              	.LVL27:
 408 00fc D9E7     		b	.L19
 409              	.L29:
  93:Core/Src/tim.c ****   }
 410              		.loc 1 93 5 view .LVU113
 411 00fe FFF7FEFF 		bl	Error_Handler
 412              	.LVL28:
 413 0102 DFE7     		b	.L20
 414              	.L31:
 415              		.align	2
 416              	.L30:
 417 0104 00000000 		.word	htim4
 418 0108 00080040 		.word	1073743872
 419 010c 204E0000 		.word	20000
 420              		.cfi_endproc
 421              	.LFE496:
 423              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 424              		.align	1
 425              		.global	HAL_TIM_Base_MspDeInit
 426              		.syntax unified
 427              		.code	16
 428              		.thumb_func
 430              	HAL_TIM_Base_MspDeInit:
 431              	.LVL29:
 432              	.LFB499:
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 149:Core/Src/tim.c **** {
 433              		.loc 1 149 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437              		@ link register save eliminated.
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 438              		.loc 1 151 3 view .LVU115
 439              		.loc 1 151 20 is_stmt 0 view .LVU116
 440 0000 0268     		ldr	r2, [r0]
 441              		.loc 1 151 5 view .LVU117
 442 0002 054B     		ldr	r3, .L35
 443 0004 9A42     		cmp	r2, r3
 444 0006 00D0     		beq	.L34
ARM GAS  /tmp/ccNP2aiN.s 			page 13


 445              	.L32:
 152:Core/Src/tim.c ****   {
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 156:Core/Src/tim.c ****     /* Peripheral clock disable */
 157:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c **** }
 446              		.loc 1 162 1 view .LVU118
 447              		@ sp needed
 448 0008 7047     		bx	lr
 449              	.L34:
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 450              		.loc 1 157 5 is_stmt 1 view .LVU119
 451 000a 044A     		ldr	r2, .L35+4
 452 000c D36B     		ldr	r3, [r2, #60]
 453 000e 0421     		movs	r1, #4
 454 0010 8B43     		bics	r3, r1
 455 0012 D363     		str	r3, [r2, #60]
 456              		.loc 1 162 1 is_stmt 0 view .LVU120
 457 0014 F8E7     		b	.L32
 458              	.L36:
 459 0016 C046     		.align	2
 460              	.L35:
 461 0018 00080040 		.word	1073743872
 462 001c 00100240 		.word	1073876992
 463              		.cfi_endproc
 464              	.LFE499:
 466              		.global	htim4
 467              		.section	.bss.htim4,"aw",%nobits
 468              		.align	2
 471              	htim4:
 472 0000 00000000 		.space	76
 472      00000000 
 472      00000000 
 472      00000000 
 472      00000000 
 473              		.text
 474              	.Letext0:
 475              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 476              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 477              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h"
 478              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 479              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 480              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 481              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h"
 482              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h"
 483              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 484              		.file 11 "Core/Inc/tim.h"
 485              		.file 12 "Core/Inc/main.h"
 486              		.file 13 "<built-in>"
ARM GAS  /tmp/ccNP2aiN.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/ccNP2aiN.s:19     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccNP2aiN.s:25     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccNP2aiN.s:72     .text.HAL_TIM_Base_MspInit:00000024 $d
     /tmp/ccNP2aiN.s:78     .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccNP2aiN.s:84     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccNP2aiN.s:167    .text.HAL_TIM_MspPostInit:00000044 $d
     /tmp/ccNP2aiN.s:174    .text.MX_TIM4_Init:00000000 $t
     /tmp/ccNP2aiN.s:180    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
     /tmp/ccNP2aiN.s:417    .text.MX_TIM4_Init:00000104 $d
     /tmp/ccNP2aiN.s:471    .bss.htim4:00000000 htim4
     /tmp/ccNP2aiN.s:424    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccNP2aiN.s:430    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccNP2aiN.s:461    .text.HAL_TIM_Base_MspDeInit:00000018 $d
     /tmp/ccNP2aiN.s:468    .bss.htim4:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_OC_ConfigChannel
Error_Handler
