$date
	Sat Jan 28 23:35:57 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var reg 32 ! opA [31:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 32 " opB [31:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 3 # sel [2:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 32 $ res [31:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 1 % z $end
$upscope $end
$scope module alu_tb $end
$var wire 1 & c $end
$upscope $end
$scope module alu_tb $end
$var wire 1 ' v $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
bx $
bx #
bx "
bx !
$end
#5
b11111111111111111111111111110 $
1'
1&
0%
b10001111111111111111111111111111 "
b10001111111111111111111111111111 !
b0 #
#10
b10000000000000000000000000000000 $
1'
1&
b1111111111111111111111111111 !
b1 #
#15
b11 $
0'
1&
b100 "
b11111111111111111111111111111111 !
b0 #
#20
b1010101010101010101010101010101 $
0&
b1010101010101010101010101010101 "
b10 #
#25
1'
b10000000000000000000000000000000 $
b1000000000000000000000000000000 "
b1000000000000000000000000000000 !
b0 #
#30
1%
b0 $
0'
b0 "
b0 !
#35
1'
b10000000000000000000000000000 $
0%
b1110000000000000000000000000000 "
b10000000000000000000000000000000 !
b1 #
#40
1&
b1 $
0'
b11111111111111111111111111111111 "
b0 !
#45
b101 $
0&
b1 "
b110 !
#50
1%
b0 $
b1 !
#55
1&
b11111111111111111111111111111111 $
0%
b0 !
#60
b0 $
0&
b110 #
#80
