# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/sim/Base_Zynq_MPSoC_axi_gpio_0_0.vhd" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/sim/Base_Zynq_MPSoC_rst_ps8_0_100M_0.vhd" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/sim/Base_Zynq_MPSoC_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
