
Command Line : 
-------------
map C:\controller\smartxplorer_results\run4\top.ngd -ol high -xe n -register_duplication on -w -p xc6slx25-csg324-2 -o top_map.ncd C:\controller\smartxplorer_results\run4\top.pcf

Release 14.3 - Map P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Using target part "6slx25csg324-2".
Mapping design into LUTs...
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dc59d60b) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:dc59d60b) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b7c1fdd7) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b8fccaba) REAL time: 40 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b8fccaba) REAL time: 40 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b8fccaba) REAL time: 40 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b8fccaba) REAL time: 40 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b8fccaba) REAL time: 40 secs 

Phase 9.8  Global Placement
..................................
..........................
............................................
.............
Phase 9.8  Global Placement (Checksum:64a0a680) REAL time: 1 mins 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:64a0a680) REAL time: 1 mins 7 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ec96dc89) REAL time: 1 mins 15 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ec96dc89) REAL time: 1 mins 15 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fc5a55f2) REAL time: 1 mins 15 secs 

Total REAL time to Placer completion: 1 mins 19 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   98
Slice Logic Utilization:
  Number of Slice Registers:                 1,557 out of  30,064    5%
    Number used as Flip Flops:               1,556
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,965 out of  15,032   13%
    Number used as logic:                    1,280 out of  15,032    8%
      Number using O6 output only:             931
      Number using O5 output only:             108
      Number using O5 and O6:                  241
      Number used as ROM:                        0
    Number used as Memory:                     626 out of   3,664   17%
      Number used as Dual Port RAM:            512
        Number using O6 output only:           512
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           114
        Number using O6 output only:           112
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     59
      Number with same-slice register load:     50
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   906 out of   3,758   24%
  Nummber of MUXCYs used:                      304 out of   7,516    4%
  Number of LUT Flip Flop pairs used:        2,602
    Number with an unused Flip Flop:         1,204 out of   2,602   46%
    Number with an unused LUT:                 637 out of   2,602   24%
    Number of fully used LUT-FF pairs:         761 out of   2,602   29%
    Number of unique control sets:             126
    Number of slice register sites lost
      to control set restrictions:             489 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        67 out of     226   29%
    Number of LOCed IOBs:                       67 out of      67  100%
    IOB Flip Flops:                             52

Specific Feature Utilization:
  Number of RAMB16BWERs:                        45 out of      52   86%
  Number of RAMB8BWERs:                          1 out of     104    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  24 out of     272    8%
    Number used as ILOGIC2s:                    24
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                  27 out of     272    9%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           14
Average Fanout of Non-Clock Nets:                4.69

Peak Memory Usage:  278 MB
Total REAL time to MAP completion:  1 mins 29 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.

Command Line : 
-------------
par C:\controller\smartxplorer_results\run4\top.ngd -ol high -xe n -w top.ncd C:\controller\smartxplorer_results\run4\top.pcf

Release 14.3 - par P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.



Constraints file: C:\controller\smartxplorer_results\run4\top.pcf.
Loading device for application Rf_Device from file '6slx25.nph' in environment E:\ISE\14.3\ISE_DS\ISE\.
   "top" is an NCD, version 3.2, device xc6slx25, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,557 out of  30,064    5%
    Number used as Flip Flops:               1,556
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,965 out of  15,032   13%
    Number used as logic:                    1,280 out of  15,032    8%
      Number using O6 output only:             931
      Number using O5 output only:             108
      Number using O5 and O6:                  241
      Number used as ROM:                        0
    Number used as Memory:                     626 out of   3,664   17%
      Number used as Dual Port RAM:            512
        Number using O6 output only:           512
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           114
        Number using O6 output only:           112
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     59
      Number with same-slice register load:     50
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   906 out of   3,758   24%
  Nummber of MUXCYs used:                      304 out of   7,516    4%
  Number of LUT Flip Flop pairs used:        2,602
    Number with an unused Flip Flop:         1,204 out of   2,602   46%
    Number with an unused LUT:                 637 out of   2,602   24%
    Number of fully used LUT-FF pairs:         761 out of   2,602   29%
    Number of slice register sites lost
      to control set restrictions:               0 out of  30,064    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        67 out of     226   29%
    Number of LOCed IOBs:                       67 out of      67  100%
    IOB Flip Flops:                             52

Specific Feature Utilization:
  Number of RAMB16BWERs:                        45 out of      52   86%
  Number of RAMB8BWERs:                          1 out of     104    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  24 out of     272    8%
    Number used as ILOGIC2s:                    24
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                  27 out of     272    9%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router


Phase  1  : 16102 unrouted;      REAL time: 17 secs 

Phase  2  : 12821 unrouted;      REAL time: 20 secs 

Phase  3  : 4158 unrouted;      REAL time: 47 secs 

Phase  4  : 4156 unrouted; (Setup:0, Hold:486562, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:472794, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:472794, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:472794, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:472794, Component Switching Limit:0)     REAL time: 1 mins 24 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 3 connections.The router will continue and try to fix it 
	adc2data<1>:I -> decimator1/N213:DX -2142
	adc2data<1>:I -> decimator1/N179:DX -2108
	adc2data<1>:I -> decimator1/N77:DX -2029


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 26 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 27 secs 
Total REAL time to Router completion: 1 mins 27 secs 
Total CPU time to Router completion: 1 mins 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP |  BUFGMUX_X3Y6| No   |  390 |  0.225     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> |  BUFGMUX_X2Y4| No   |   85 |  0.211     |  1.737      |
+---------------------+--------------+------+------+------------+-------------+
|     clockFtdi_BUFGP | BUFGMUX_X3Y14| No   |  278 |  0.796     |  2.320      |
+---------------------+--------------+------+------+------------+-------------+
|digipot_controller/o |              |      |      |            |             |
|neHundredKhzClock_BU |              |      |      |            |             |
|                  FG |  BUFGMUX_X2Y2| No   |   12 |  0.056     |  1.754      |
+---------------------+--------------+------+------+------------+-------------+
|dac_controller/halfM |              |      |      |            |             |
|        hzClock_BUFG | BUFGMUX_X3Y13| No   |   22 |  0.669     |  2.215      |
+---------------------+--------------+------+------+------------+-------------+
| decimatorclock_BUFG |  BUFGMUX_X2Y3| No   |   39 |  0.836     |  2.393      |
+---------------------+--------------+------+------+------------+-------------+
|   icon_control0<13> |         Local|      |    4 |  0.000     |  1.140      |
+---------------------+--------------+------+------+------------+-------------+
|digipot_controller/d |              |      |      |            |             |
|         elayedClock |         Local|      |    4 |  0.801     |  1.376      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  2.050      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TIMEGRP "adcInput" OFFSET = IN 5.9 ns VAL | SETUP       |     0.014ns|     5.886ns|       0|           0
  ID 4.4 ns BEFORE COMP "clock"         "RI | HOLD        |     0.002ns|            |       0|           0
  SING"                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 8 ns HI | SETUP       |     0.359ns|     7.641ns|       0|           0
  GH 50%                                    | HOLD        |     0.255ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  COMP "wr" OFFSET = OUT 7 ns BEFORE COMP " | MAXDELAY    |     0.514ns|     7.514ns|       0|           0
  clockFtdi"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "rd" OFFSET = OUT 7 ns BEFORE COMP " | MAXDELAY    |     0.514ns|     7.514ns|       0|           0
  clockFtdi"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<0>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.516ns|     7.516ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<4>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.529ns|     7.529ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<1>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.530ns|     7.530ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<2>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.536ns|     7.536ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<3>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.558ns|     7.558ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<7>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.559ns|     7.559ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<5>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.562ns|     7.562ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "adbus<6>" OFFSET = OUT 7 ns BEFORE  | MAXDELAY    |     0.571ns|     7.571ns|       0|           0
  COMP "clockFtdi"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clockFtdi = PERIOD TIMEGRP "clockFtdi" | SETUP       |     5.360ns|    11.307ns|       0|           0
   16.667 ns HIGH 50%                       | HOLD        |     0.408ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.039ns|     2.961ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.854ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.983ns|     1.017ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.418ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    17.354ns|    12.646ns|       0|           0
  IGH 50%                                   | HOLD        |     0.392ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     6.941ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     9.028ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | MAXDELAY    |         N/A|     8.224ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     4.305ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 31 secs 
Total CPU time to PAR completion: 1 mins 22 secs 

Peak Memory Usage:  268 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file top.ncd



PAR done!

Command Line : 
-------------
trce C:\controller\smartxplorer_results\run4\top.ngd C:\controller\smartxplorer_results\run4\top.pcf -xml C:\controller\smartxplorer_results\run4\top.twx -v 3 -s 2 -n 3 -fastpaths -o C:\controller\smartxplorer_results\run4\top.twr

Release 14.3 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx25.nph' in environment
E:\ISE\14.3\ISE_DS\ISE\.
   "top" is an NCD, version 3.2, device xc6slx25, package csg324, speed -2
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\ISE\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
C:\controller\smartxplorer_results\run4\top.ncd
C:\controller\smartxplorer_results\run4\top.pcf -xml
C:\controller\smartxplorer_results\run4\top.twx -v 3 -s 2 -n 3 -fastpaths -o
C:\controller\smartxplorer_results\run4\top.twr


Design file:              top.ncd
Physical constraint file: top.pcf
Device,speed:             xc6slx25,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 69541 paths, 0 nets, and 9210 connections

Design statistics:
   Minimum period:  12.646ns (Maximum frequency:  79.076MHz)
   Maximum path delay from/to any node:   2.961ns
   Minimum input required time before clock:   5.886ns
   Maximum output delay after clock:   7.571ns


Analysis completed Thu May 09 12:31:08 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 18 secs 
