ARM GAS  /tmp/cc9AUdEB.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc9AUdEB.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/cc9AUdEB.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  75:Core/Src/stm32f1xx_hal_msp.c ****   */
  76:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 76 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 76 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 76 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 76 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 76 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 76 3 view .LVU18
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 81 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
ARM GAS  /tmp/cc9AUdEB.s 			page 4


  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_UART_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_UART_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /**
  84:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
  85:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
  87:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f1xx_hal_msp.c **** */
  89:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  90:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 90 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 90 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  91:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 91 3 is_stmt 1 view .LVU22
 119              		.loc 1 91 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0293     		str	r3, [sp, #8]
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 125              		.loc 1 92 3 is_stmt 1 view .LVU24
 126              		.loc 1 92 11 is_stmt 0 view .LVU25
 127 000e 0268     		ldr	r2, [r0]
 128              		.loc 1 92 5 view .LVU26
 129 0010 114B     		ldr	r3, .L9
 130 0012 9A42     		cmp	r2, r3
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
ARM GAS  /tmp/cc9AUdEB.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 102:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c ****   }
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 115 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 98 5 is_stmt 1 view .LVU28
 146              	.LBB5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 98 5 view .LVU29
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 98 5 view .LVU30
 149 001c 03F5E633 		add	r3, r3, #117760
 150 0020 DA69     		ldr	r2, [r3, #28]
 151 0022 42F40032 		orr	r2, r2, #131072
 152 0026 DA61     		str	r2, [r3, #28]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 98 5 view .LVU31
 154 0028 DA69     		ldr	r2, [r3, #28]
 155 002a 02F40032 		and	r2, r2, #131072
 156 002e 0092     		str	r2, [sp]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 98 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 98 5 view .LVU33
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 161              		.loc 1 100 5 view .LVU34
 162              	.LBB6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 163              		.loc 1 100 5 view .LVU35
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 164              		.loc 1 100 5 view .LVU36
ARM GAS  /tmp/cc9AUdEB.s 			page 6


 165 0032 9A69     		ldr	r2, [r3, #24]
 166 0034 42F00402 		orr	r2, r2, #4
 167 0038 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 168              		.loc 1 100 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 172              		.loc 1 100 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 175              		.loc 1 100 5 view .LVU39
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 105 5 view .LVU40
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 105 25 is_stmt 0 view .LVU41
 178 0044 0C23     		movs	r3, #12
 179 0046 0293     		str	r3, [sp, #8]
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 180              		.loc 1 106 5 is_stmt 1 view .LVU42
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 181              		.loc 1 106 26 is_stmt 0 view .LVU43
 182 0048 0223     		movs	r3, #2
 183 004a 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 107 5 is_stmt 1 view .LVU44
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 107 27 is_stmt 0 view .LVU45
 186 004c 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 187              		.loc 1 108 5 is_stmt 1 view .LVU46
 188 004e 02A9     		add	r1, sp, #8
 189 0050 0248     		ldr	r0, .L9+4
 190              	.LVL6:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 191              		.loc 1 108 5 is_stmt 0 view .LVU47
 192 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL7:
 194              		.loc 1 115 1 view .LVU48
 195 0056 DEE7     		b	.L5
 196              	.L10:
 197              		.align	2
 198              	.L9:
 199 0058 00440040 		.word	1073759232
 200 005c 00080140 		.word	1073809408
 201              		.cfi_endproc
 202              	.LFE66:
 204              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_UART_MspDeInit
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 211              	HAL_UART_MspDeInit:
 212              	.LVL8:
ARM GAS  /tmp/cc9AUdEB.s 			page 7


 213              	.LFB67:
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** /**
 118:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 119:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 121:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f1xx_hal_msp.c **** */
 123:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 124:Core/Src/stm32f1xx_hal_msp.c **** {
 214              		.loc 1 124 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		.loc 1 124 1 is_stmt 0 view .LVU50
 219 0000 08B5     		push	{r3, lr}
 220              	.LCFI6:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 3, -8
 223              		.cfi_offset 14, -4
 125:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 224              		.loc 1 125 3 is_stmt 1 view .LVU51
 225              		.loc 1 125 11 is_stmt 0 view .LVU52
 226 0002 0268     		ldr	r2, [r0]
 227              		.loc 1 125 5 view .LVU53
 228 0004 064B     		ldr	r3, .L15
 229 0006 9A42     		cmp	r2, r3
 230 0008 00D0     		beq	.L14
 231              	.LVL9:
 232              	.L11:
 126:Core/Src/stm32f1xx_hal_msp.c ****   {
 127:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 134:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 135:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 136:Core/Src/stm32f1xx_hal_msp.c ****     */
 137:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 142:Core/Src/stm32f1xx_hal_msp.c ****   }
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** }
 233              		.loc 1 144 1 view .LVU54
 234 000a 08BD     		pop	{r3, pc}
 235              	.LVL10:
 236              	.L14:
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 237              		.loc 1 131 5 is_stmt 1 view .LVU55
 238 000c 054A     		ldr	r2, .L15+4
 239 000e D369     		ldr	r3, [r2, #28]
ARM GAS  /tmp/cc9AUdEB.s 			page 8


 240 0010 23F40033 		bic	r3, r3, #131072
 241 0014 D361     		str	r3, [r2, #28]
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 242              		.loc 1 137 5 view .LVU56
 243 0016 0C21     		movs	r1, #12
 244 0018 0348     		ldr	r0, .L15+8
 245              	.LVL11:
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 137 5 is_stmt 0 view .LVU57
 247 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 248              	.LVL12:
 249              		.loc 1 144 1 view .LVU58
 250 001e F4E7     		b	.L11
 251              	.L16:
 252              		.align	2
 253              	.L15:
 254 0020 00440040 		.word	1073759232
 255 0024 00100240 		.word	1073876992
 256 0028 00080140 		.word	1073809408
 257              		.cfi_endproc
 258              	.LFE67:
 260              		.text
 261              	.Letext0:
 262              		.file 2 "/opt/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 263              		.file 3 "/opt/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 264              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 265              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 266              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 267              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 268              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/cc9AUdEB.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc9AUdEB.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc9AUdEB.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc9AUdEB.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/cc9AUdEB.s:97     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc9AUdEB.s:103    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc9AUdEB.s:199    .text.HAL_UART_MspInit:0000000000000058 $d
     /tmp/cc9AUdEB.s:205    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc9AUdEB.s:211    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc9AUdEB.s:254    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
