// (c) Technion IIT, Department of Electrical Engineering 2018 
// Implements mux 4=>1 with case statement
// combinatorial
// Alex Grinshpun

module mux_4to1_case 	
 ( 
   input logic [3:0] datain,
	input logic [1:0] select,
	output logic outd
	);

always_comb
begin


// fill your code here.


end

endmodule

