# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/imports/new/uart_tx.v" \
"../../../../Lab2.srcs/sources_1/imports/new/uart_top.v" \
"../../../../Lab2.srcs/sources_1/imports/new/Debounce_Switch.v" \
"../../../../Lab2.ip_user_files/bd/design_1/ip/design_1_uart_top_0_0/sim/design_1_uart_top_0_0.v" \
"../../../../Lab2.ip_user_files/bd/design_1/ip/design_1_Debounce_Switch_0_0/sim/design_1_Debounce_Switch_0_0.v" \
"../../../../Lab2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Lab2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
