git clone --depth 1 --no-tags https://github.com/shintjoo/ece552-group-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759565480
git clone --depth 1 --no-tags https://github.com/leolin311651055/IClab.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767570344
git clone --depth 1 --no-tags https://github.com/MAC-222/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761609501
git clone --depth 1 --no-tags https://github.com/RustamSubkhankulov/fpga-intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763223849
git clone --depth 1 --no-tags https://github.com/developerMonkey/Verilog_resign_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758336188
git clone --depth 1 --no-tags https://github.com/enzobelline/ELEN122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759240326
git clone --depth 1 --no-tags https://github.com/albouquet/FPGA_compteur_SF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760528314
git clone --depth 1 --no-tags https://github.com/Kozimo7/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760651640
git clone --depth 1 --no-tags https://github.com/losyoply/logic_design-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759828006
git clone --depth 1 --no-tags https://github.com/andychip1/sn74169.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760244596
git clone --depth 1 --no-tags https://github.com/ManfredTrauner/TRNG-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758543844
git clone --depth 1 --no-tags https://github.com/jilinzheng/Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767120279
git clone --depth 1 --no-tags https://github.com/sripadma19/task4.md.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765237525
git clone --depth 1 --no-tags https://github.com/kiencantcode/Bound_Flasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764669513
git clone --depth 1 --no-tags https://github.com/bogdan-iamnitchi/microphone-headphones-vhdl-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767649979
git clone --depth 1 --no-tags https://github.com/rgadea-girones/TEORIA_AULAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761090127
git clone --depth 1 --no-tags https://github.com/NoNounknow/SDRAM-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765750849
git clone --depth 1 --no-tags https://github.com/hyesooklim/d-IBF-Decoding-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757896606
git clone --depth 1 --no-tags https://github.com/Prabhat-Deshmukh022/Digital-design-mini-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762384858
git clone --depth 1 --no-tags https://github.com/MisguidedBadge/tt06-tzeentchFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759624987
git clone --depth 1 --no-tags https://github.com/Nityanandraj001/16x16-Array-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761424816
git clone --depth 1 --no-tags https://github.com/WilliamOrl/inverter_teste.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761744772
git clone --depth 1 --no-tags https://github.com/rehannasar2002/ImageProcessing-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761749455
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/Signed_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762017656
git clone --depth 1 --no-tags https://github.com/zolpew/tt06-delay-line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760231468
git clone --depth 1 --no-tags https://github.com/alexiaaag/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762864037
git clone --depth 1 --no-tags https://github.com/ManikantaGunda/localrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763483604
git clone --depth 1 --no-tags https://github.com/calikusx/chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763437430
git clone --depth 1 --no-tags https://github.com/muthuraman0508/full_adder_using_half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763497185
git clone --depth 1 --no-tags https://github.com/xxHopexx/ARM-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763968156
git clone --depth 1 --no-tags https://github.com/Creciunel/RISC-V-CPU-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763502775
git clone --depth 1 --no-tags https://github.com/DenisOffor/FPGA_UART_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764799509
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/64-bit-register-with-asynchronous-active-low-reset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765104166
git clone --depth 1 --no-tags https://github.com/GauthamM420/Bit-Serial-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765293117
git clone --depth 1 --no-tags https://github.com/muthuraman0508/verilog_testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766071923
git clone --depth 1 --no-tags https://github.com/ZGCiou/2023a-soc-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766134563
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/8-Bit-Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766222966
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2020_grad_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766529193
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/weighted_rr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766669188
git clone --depth 1 --no-tags https://github.com/jms13333333/UART_interface_based_on_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762560534
git clone --depth 1 --no-tags https://github.com/Satya1725/Project-On-Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766117475
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Nibbleadd_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767049164
git clone --depth 1 --no-tags https://github.com/QArchy/Ethernet10G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762645222
git clone --depth 1 --no-tags https://github.com/hs0905/OpenSSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759011765
git clone --depth 1 --no-tags https://github.com/hallba18/efabless-tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763744997
git clone --depth 1 --no-tags https://github.com/chinnapa5264/RTL_Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765089344
git clone --depth 1 --no-tags https://github.com/luot-ai/workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763339501
git clone --depth 1 --no-tags https://github.com/Surendhar-3004/Siliconcraft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761611257
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/Exploring-New-Approach-With-Open-Source-EDA-Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760102111
git clone --depth 1 --no-tags https://github.com/Berkeylddz/KAAN-Integrated-Combat-Management-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759398622
git clone --depth 1 --no-tags https://github.com/yllkaberisha/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758690513
git clone --depth 1 --no-tags https://github.com/kristoffer1110/IC-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758495461
git clone --depth 1 --no-tags https://github.com/Ramagond15/Scambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758425977
git clone --depth 1 --no-tags https://github.com/ParkerManer/Hardware_AES_Encryption_Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760644690
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/ENCODEC_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758360402
git clone --depth 1 --no-tags https://github.com/zihaonian/TaxiFares.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762741927
git clone --depth 1 --no-tags https://github.com/MoBialyy/AtmSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763179349
git clone --depth 1 --no-tags https://github.com/Umbrier/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762836886
git clone --depth 1 --no-tags https://github.com/palzhj/kc705_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760472914
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/periplexapb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763868489
git clone --depth 1 --no-tags https://github.com/tcrdl-ozaki/openmpw_test4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763901520
git clone --depth 1 --no-tags https://github.com/xjtu-qzj/school-work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763816899
git clone --depth 1 --no-tags https://github.com/NeedForSpeed1/FPGA_AND_Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766994922
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW1_NORLatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765301858
git clone --depth 1 --no-tags https://github.com/ChunTaoPengim/NtuEE-computer-architectureure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765299432
git clone --depth 1 --no-tags https://github.com/LuisRosado/Mux4a1-Mux6a1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767034968
git clone --depth 1 --no-tags https://github.com/maraputivishnusai/maraputivishnusai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759268412
git clone --depth 1 --no-tags https://github.com/ThomasHadner/jku-tt06-pwm-analyzer-hadner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767245233
git clone --depth 1 --no-tags https://github.com/FPGAmaster-wyc/LVDS_RX_DATA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767300578
git clone --depth 1 --no-tags https://github.com/a1coughlin/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763746504
git clone --depth 1 --no-tags https://github.com/Siris-Limx/edge-training-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761869476
git clone --depth 1 --no-tags https://github.com/elsiery/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766023963
git clone --depth 1 --no-tags https://github.com/nayakmaithreyi/4-Week-VSD-internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766173745
git clone --depth 1 --no-tags https://github.com/summersfrost/verilog-act.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763060767
git clone --depth 1 --no-tags https://github.com/matahho/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767515346
git clone --depth 1 --no-tags https://github.com/chi-an1997/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763305669
git clone --depth 1 --no-tags https://github.com/cristian-stiven/Electronica-Digital-1-G1-E1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761278576
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Multiplexer_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767048146
git clone --depth 1 --no-tags https://github.com/adamb0403/ELEC473_assignment3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764111072
git clone --depth 1 --no-tags https://github.com/dlrkdgus0625/EE214.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765426818
git clone --depth 1 --no-tags https://github.com/samiyaalizaidi/Direct-Digital-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760388179
git clone --depth 1 --no-tags https://github.com/gitomo0326/Verilog_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759281557
git clone --depth 1 --no-tags https://github.com/Smallpo1226/FMDLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760685954
git clone --depth 1 --no-tags https://github.com/sharkattackk/CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765959735
git clone --depth 1 --no-tags https://github.com/kunzn/552Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765388871
git clone --depth 1 --no-tags https://github.com/Edu4Chip/Didactic-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762227496
git clone --depth 1 --no-tags https://github.com/SatvikiSahu/100-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762134780
git clone --depth 1 --no-tags https://github.com/yagyag12/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758120219
git clone --depth 1 --no-tags https://github.com/KALI-08/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761577316
git clone --depth 1 --no-tags https://github.com/jemjemzzZ/Basic-Arithmetic-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758525775
git clone --depth 1 --no-tags https://github.com/FranciscoCSUN/CSUN_ISOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759503122
git clone --depth 1 --no-tags https://github.com/Sewar-Wesam/Design-and-Verify-Multi-Cycle-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759381232
git clone --depth 1 --no-tags https://github.com/Junkotron/fpga_memtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759939332
git clone --depth 1 --no-tags https://github.com/Ahmedwagdymohy/Spartan6-DSP48A1-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759504996
git clone --depth 1 --no-tags https://github.com/Sharmilas18/AHB2APB-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762022583
git clone --depth 1 --no-tags https://github.com/AxelRueG/rv32i_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762542382
git clone --depth 1 --no-tags https://github.com/chandermani209/MIPS_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762247119
