#ifndef	__IF_ATHP_PCI_H__
#define	__IF_ATHP_PCI_H__

#define	ATHP_PCI_PS_LOCK(psc)		mtx_lock(&(psc)->ps_mtx)
#define	ATHP_PCI_PS_UNLOCK(psc)		mtx_unlock(&(psc)->ps_mtx)
#define	ATHP_PCI_PS_LOCK_ASSERT(psc)	mtx_assert(&(psc)->ps_mtx, MA_OWNED)
#define	ATHP_PCI_PS_UNLOCK_ASSERT(psc)	mtx_assert(&(psc)->ps_mtx, MA_NOTOWNED)

#define	ATHP_PCI_CE_LOCK(psc)		mtx_lock(&(psc)->ce_mtx)
#define	ATHP_PCI_CE_UNLOCK(psc)		mtx_unlock(&(psc)->ce_mtx)
#define	ATHP_PCI_CE_LOCK_ASSERT(psc)	mtx_assert(&(psc)->ce_mtx, MA_OWNED)
#define	ATHP_PCI_CE_UNLOCK_ASSERT(psc)	mtx_assert(&(psc)->ce_mtx, MA_NOTOWNED)

/*
 * PCI specific glue for athp/ath10k.
 */
struct athp_pci_softc {
	struct ath10k		sc_sc;
	struct resource		*sc_sr;         /* memory resource */
	struct resource		*sc_irq;        /* irq resource */
	void			*sc_ih;         /* interrupt handler */

	/* Local copy of device/vendor id */
	int			sc_deviceid;
	int			sc_vendorid;

	/* Copy for doing register access */
	bus_space_tag_t		sc_st;          /* bus space tag */
	bus_space_handle_t	sc_sh;          /* bus handle tag */

	/*
	 * ath10k pci state
	 */
	int			num_msi_intrs;
	uint16_t		link_ctl;

	/* Power management state */
	struct mtx		ps_mtx;
	bool			ps_awake;
	unsigned long		ps_wake_refcount;

	/* Copy engine state */
	struct mtx		ce_mtx;
	struct ath10k_ce_pipe	*ce_diag;
	struct ath10k_ce_pipe	ce_states[CE_COUNT_MAX];

	/* Pipe state */
	struct ath10k_pci_pipe	pipe_info[CE_COUNT_MAX];
	struct taskqueue	*pipe_taskq;

	/* Current callbacks */
	struct ath10k_hif_cb msg_callbacks_current;

	/* Various tasks */
	/* Shared interrupt handler; deferred */
	struct task		intr_task;
	/* msi firmware task */
	struct task		msi_fw_error;
	/* rx post timeout retry task */
	struct timeout_task	rx_post_retry;
};

#endif	/* __IF_ATHP_PCI_H__ */
