ISim log file
Running: /media/akilarif/Akil/Studies/Semester 4/EC-252 Xilinx Projects/VariablePrecisionMultiplier/TestBench_VPAC_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/akilarif/Akil/Studies/Semester 4/EC-252 Xilinx Projects/VariablePrecisionMultiplier/TestBench_VPAC_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance M1/Add/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance M1/Subtract/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance M2/Add/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance M2/Subtract/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance M3/Add/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance M3/Subtract/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance M4/Add/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance M4/Subtract/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/S48E_1/, width 1 of formal port Signed is not equal to width 32 of actual constant.
WARNING:  For instance uut/S48E_2/, width 1 of formal port Signed is not equal to width 32 of actual constant.
WARNING:  For instance uut/CPA1/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/CPA2/, width 1 of formal port Cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/S64E/, width 1 of formal port Signed is not equal to width 32 of actual constant.
WARNING:  For instance uut/CPA3/, width 1 of formal port Cin is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# exit 0
