
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v' to AST representation.
Generating RTLIL representation for module `\elementwise_add_core_18_18_9'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: elementwise_add_core_18_18_9
Automatically selected elementwise_add_core_18_18_9 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_9

2.3. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_9
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1 in module elementwise_add_core_18_18_9.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$160' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$162' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$164' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$165' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$166' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$167' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$168' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$171' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$172' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$173' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$174' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$175' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$176' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$177' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$178' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$179' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$180' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$181' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$182' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$183' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_A_B' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$184' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_C' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
  created $dff cell `$procdff$185' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
Removing empty process `elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:71$1'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_9.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_9.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_9.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$157 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$152_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$186 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$158 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$147_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$188 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$159 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$142_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$190 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:105$2_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$160 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$137_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$192 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$161 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$132_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$194 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$162 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$127_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$196 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:108$3_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$163 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$122_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$198 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$164 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$117_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$200 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$165 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$112_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$202 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:111$4_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$166 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$107_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$204 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$167 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$102_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$206 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$168 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$97_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$208 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:114$5_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$169 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$92_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$210 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$170 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$87_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$212 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$171 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$82_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$214 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:117$6_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$172 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$77_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$216 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$173 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$72_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$218 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$174 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$67_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$220 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:120$7_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$175 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$62_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$222 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$176 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$57_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$224 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$177 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$52_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$226 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:123$8_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$178 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$47_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$228 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$179 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$42_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$230 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$180 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$37_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$232 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:126$9_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$181 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$32_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$234 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$182 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$27_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$236 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$183 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$22_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$238 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v:129$10_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$184 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$17_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$240 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$185 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$12_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$242 ($sdff) from module elementwise_add_core_18_18_9 (D = \valid_A_B, Q = \valid_C).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Removed 58 unused cells and 146 unused wires.
<suppressed ~59 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_9.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_9.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_9..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_9.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

End of script. Logfile hash: e5dd56ba5f, CPU: user 0.10s system 0.00s, MEM: 13.07 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 2x opt_clean (0 sec), 15% 4x opt_expr (0 sec), ...
