<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Aufgabe4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aufgabe4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="aufgabe4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="aufgabe4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aufgabe4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="aufgabe4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aufgabe4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aufgabe4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aufgabe4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="aufgabe4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aufgabe4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="aufgabe4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="aufgabe4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="aufgabe4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aufgabe4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="aufgabe4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aufgabe4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aufgabe4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="aufgabe4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="aufgabe4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="aufgabe4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aufgabe4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="aufgabe4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aufgabe4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aufgabe4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="aufgabe4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aufgabe4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aufgabe4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aufgabe4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="aufgabe4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="aufgabe4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="aufgabe4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aufgabe4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="aufgabe4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="aufgabe4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aufgabe4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="core_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="core_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="core_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1530172807" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1530172807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530172877" xil_pn:in_ck="-3844734066722217753" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1530172877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../source/hex4x7seg.vhd"/>
      <outfile xil_pn:name="../source2/sync_buffer.vhd"/>
      <outfile xil_pn:name="../source2/sync_module.vhd"/>
      <outfile xil_pn:name="../source4/aufgabe4.vhd"/>
      <outfile xil_pn:name="../source4/core.vhd"/>
      <outfile xil_pn:name="../source4/core_tb.vhd"/>
      <outfile xil_pn:name="../source4/ram_block.vhd"/>
      <outfile xil_pn:name="../source4/rom_block.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1530172807" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8077197071641950765" xil_pn:start_ts="1530172807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530172807" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5130535429112619749" xil_pn:start_ts="1530172807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530172807" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1938781325094159495" xil_pn:start_ts="1530172807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530172877" xil_pn:in_ck="-3844734066722217753" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1530172877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../source/hex4x7seg.vhd"/>
      <outfile xil_pn:name="../source2/sync_buffer.vhd"/>
      <outfile xil_pn:name="../source2/sync_module.vhd"/>
      <outfile xil_pn:name="../source4/aufgabe4.vhd"/>
      <outfile xil_pn:name="../source4/core.vhd"/>
      <outfile xil_pn:name="../source4/core_tb.vhd"/>
      <outfile xil_pn:name="../source4/ram_block.vhd"/>
      <outfile xil_pn:name="../source4/rom_block.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1530172882" xil_pn:in_ck="-3844734066722217753" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5528172844538746434" xil_pn:start_ts="1530172877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="core_tb_beh.prj"/>
      <outfile xil_pn:name="core_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1530173136" xil_pn:in_ck="-6486779178725436307" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7772104434543874795" xil_pn:start_ts="1530173136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="core_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1530002101" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1530002101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530002101" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4066564136964695598" xil_pn:start_ts="1530002101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530002101" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1938781325094159495" xil_pn:start_ts="1530002101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530002101" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1530002101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530002101" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3250311687067867254" xil_pn:start_ts="1530002101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530002101" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1530002101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530002101" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="783048486495823697" xil_pn:start_ts="1530002101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530172873" xil_pn:in_ck="-2939585471318124966" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-2572693536027018223" xil_pn:start_ts="1530172868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aufgabe4.lso"/>
      <outfile xil_pn:name="aufgabe4.ngc"/>
      <outfile xil_pn:name="aufgabe4.ngr"/>
      <outfile xil_pn:name="aufgabe4.prj"/>
      <outfile xil_pn:name="aufgabe4.stx"/>
      <outfile xil_pn:name="aufgabe4.syr"/>
      <outfile xil_pn:name="aufgabe4.xst"/>
      <outfile xil_pn:name="aufgabe4_vhdl.prj"/>
      <outfile xil_pn:name="aufgabe4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1530002109" xil_pn:in_ck="5215740452579272010" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5982175393091940373" xil_pn:start_ts="1530002109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530172911" xil_pn:in_ck="-7461511615455547601" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6315319551320415375" xil_pn:start_ts="1530172908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="aufgabe4.bld"/>
      <outfile xil_pn:name="aufgabe4.ngd"/>
      <outfile xil_pn:name="aufgabe4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1530172914" xil_pn:in_ck="-7461511615455547600" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3855906223012716089" xil_pn:start_ts="1530172911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="aufgabe4.pcf"/>
      <outfile xil_pn:name="aufgabe4_map.map"/>
      <outfile xil_pn:name="aufgabe4_map.mrp"/>
      <outfile xil_pn:name="aufgabe4_map.ncd"/>
      <outfile xil_pn:name="aufgabe4_map.ngm"/>
      <outfile xil_pn:name="aufgabe4_map.xrpt"/>
      <outfile xil_pn:name="aufgabe4_summary.xml"/>
      <outfile xil_pn:name="aufgabe4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1530172922" xil_pn:in_ck="-7758304689438124471" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1530172914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="aufgabe4.ncd"/>
      <outfile xil_pn:name="aufgabe4.pad"/>
      <outfile xil_pn:name="aufgabe4.par"/>
      <outfile xil_pn:name="aufgabe4.ptwx"/>
      <outfile xil_pn:name="aufgabe4.unroutes"/>
      <outfile xil_pn:name="aufgabe4.xpi"/>
      <outfile xil_pn:name="aufgabe4_pad.csv"/>
      <outfile xil_pn:name="aufgabe4_pad.txt"/>
      <outfile xil_pn:name="aufgabe4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1530172928" xil_pn:in_ck="5086662169173068386" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1530172922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="aufgabe4.bgn"/>
      <outfile xil_pn:name="aufgabe4.bit"/>
      <outfile xil_pn:name="aufgabe4.drc"/>
      <outfile xil_pn:name="aufgabe4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1529571899" xil_pn:in_ck="5086662169173055532" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1529571899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1530172930" xil_pn:in_ck="5086662169173055532" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1530172929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530172922" xil_pn:in_ck="-7461511615455547732" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1530172920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="aufgabe4.twr"/>
      <outfile xil_pn:name="aufgabe4.twx"/>
    </transform>
  </transforms>

</generated_project>
