V3 34
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/BCD_converter.vhd 2018/10/27.08:18:22 P.15xf
EN work/BCD_converter 1540664936 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/BCD_converter.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/BCD_converter/logic 1540664937 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/BCD_converter.vhd \
      EN work/BCD_converter 1540664936 CP binary_to_bcd_digit
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/binary_to_bcd_digit.vhd 2018/10/22.16:41:25 P.15xf
EN work/binary_to_bcd_digit 1540664934 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/binary_to_bcd_digit.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/binary_to_bcd_digit/logic 1540664935 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/binary_to_bcd_digit.vhd \
      EN work/binary_to_bcd_digit 1540664934
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Clock_Divider.vhd 2018/10/27.08:09:10 P.15xf
EN work/Clock_Divider 1540664942 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Clock_Divider.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/std_logic_arith 1335251623 \
      PB ieee/STD_LOGIC_UNSIGNED 1335251625
AR work/Clock_Divider/Behavioral 1540664943 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Clock_Divider.vhd \
      EN work/Clock_Divider 1540664942
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/debounce.vhd 2018/10/19.11:12:19 P.15xf
EN work/debounce 1539961522 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/debounce.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/STD_LOGIC_UNSIGNED 1335251625
AR work/debounce/logic 1539961523 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/debounce.vhd \
      EN work/debounce 1539961522
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Counter.vhd 2018/10/25.16:27:43 P.15xf
EN work/Encoder_Counter 1540664946 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Counter.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/NUMERIC_STD 1335251627 \
      PB ieee/STD_LOGIC_UNSIGNED 1335251625 PB ieee/std_logic_arith 1335251623
AR work/Encoder_Counter/Behavioral 1540664947 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Counter.vhd \
      EN work/Encoder_Counter 1540664946 CP BCD_converter \
      CP Encoder_Rotativo_Teste
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Rotativo_Teste.vhd 2018/10/27.08:21:20 P.15xf
EN work/Encoder_Rotativo_Teste 1540664938 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Rotativo_Teste.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/NUMERIC_STD 1335251627 \
      PB ieee/STD_LOGIC_UNSIGNED 1335251625 PB ieee/std_logic_arith 1335251623
AR work/Encoder_Rotativo_Teste/Behavioral 1540664939 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Rotativo_Teste.vhd \
      EN work/Encoder_Rotativo_Teste 1540664938
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Decoder_Module.vhd 2018/10/27.08:08:30 P.15xf
EN work/Segment_Decoder_Module 1540664940 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Decoder_Module.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/Segment_Decoder_Module/Behavioral 1540664941 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Decoder_Module.vhd \
      EN work/Segment_Decoder_Module 1540664940
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Driver.vhd 2018/10/27.08:08:07 P.15xf
EN work/Segment_Driver 1540664944 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Driver.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/std_logic_arith 1335251623 \
      PB ieee/STD_LOGIC_UNSIGNED 1335251625
AR work/Segment_Driver/Behavioral 1540664945 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Driver.vhd \
      EN work/Segment_Driver 1540664944 CP Segment_Decoder_Module CP Clock_Divider
FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Top_Encoder_Module.vhd 2018/10/27.08:06:29 P.15xf
EN work/Top_Encoder_Module 1540664948 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Top_Encoder_Module.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/Top_Encoder_Module/Behavioral 1540664949 \
      FL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Top_Encoder_Module.vhd \
      EN work/Top_Encoder_Module 1540664948 CP segment_driver CP Encoder_Counter
