#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562068d16700 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x562068d435f0_0 .net "DataAdr", 31 0, v0x562068d33110_0;  1 drivers
v0x562068d436d0_0 .net "MemWrite", 0 0, v0x562068d27780_0;  1 drivers
v0x562068d43790_0 .net "WriteData", 31 0, v0x562068d36e20_0;  1 drivers
v0x562068d43830_0 .var "clk", 0 0;
v0x562068d438d0_0 .var "reset", 0 0;
E_0x562068ca7d20 .event negedge, v0x562068cf0090_0;
S_0x562068d12350 .scope module, "dut" "top" 2 7, 3 1 0, S_0x562068d16700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x562068d42d90_0 .net "DataAdr", 31 0, v0x562068d33110_0;  alias, 1 drivers
v0x562068d42e50_0 .net "Instr", 31 0, L_0x562068d59400;  1 drivers
v0x562068d42fa0_0 .net "MemWrite", 0 0, v0x562068d27780_0;  alias, 1 drivers
v0x562068d430d0_0 .net "PC", 31 0, v0x562068d3ad70_0;  1 drivers
v0x562068d43170_0 .net "ReadData", 31 0, L_0x562068d59650;  1 drivers
v0x562068d432c0_0 .net "WriteData", 31 0, v0x562068d36e20_0;  alias, 1 drivers
v0x562068d43410_0 .net "clk", 0 0, v0x562068d43830_0;  1 drivers
v0x562068d434b0_0 .net "reset", 0 0, v0x562068d438d0_0;  1 drivers
S_0x562068d041a0 .scope module, "arm" "arm" 3 16, 4 1 0, S_0x562068d12350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x562068d40680_0 .net "ALUControl", 1 0, v0x562068cf0750_0;  1 drivers
v0x562068d40760_0 .net "ALUFlags", 3 0, L_0x562068d59040;  1 drivers
v0x562068d40820_0 .net "ALUResult", 31 0, v0x562068d33110_0;  alias, 1 drivers
v0x562068d408c0_0 .net "ALUSrc", 0 0, v0x562068cef9d0_0;  1 drivers
v0x562068d409f0_0 .net "ImmSrc", 1 0, L_0x562068d43aa0;  1 drivers
v0x562068d40b40_0 .net "Instr", 31 0, L_0x562068d59400;  alias, 1 drivers
v0x562068d40c00_0 .net "InstrD", 31 0, v0x562068d33d90_0;  1 drivers
v0x562068d40cc0_0 .net "MemWrite", 0 0, v0x562068d27780_0;  alias, 1 drivers
v0x562068d40d60_0 .net "MemtoReg", 0 0, v0x562068d29ac0_0;  1 drivers
v0x562068d40f20_0 .net "PC", 31 0, v0x562068d3ad70_0;  alias, 1 drivers
v0x562068d40fe0_0 .net "PCSrc", 0 0, v0x562068d2a1b0_0;  1 drivers
v0x562068d41110_0 .net "ReadData", 31 0, L_0x562068d59650;  alias, 1 drivers
v0x562068d411d0_0 .net "RegSrc", 1 0, L_0x562068d43970;  1 drivers
v0x562068d41290_0 .net "RegWrite", 0 0, v0x562068d2b9c0_0;  1 drivers
v0x562068d413c0_0 .net "WriteData", 31 0, v0x562068d36e20_0;  alias, 1 drivers
v0x562068d41480_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d41930_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
L_0x562068d45c40 .part v0x562068d33d90_0, 12, 20;
S_0x562068d07150 .scope module, "c" "controller" 4 28, 5 1 0, S_0x562068d041a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ImmSrcD";
    .port_info 7 /OUTPUT 1 "ALUSrcE";
    .port_info 8 /OUTPUT 2 "ALUControlE";
    .port_info 9 /OUTPUT 1 "MemWriteM";
    .port_info 10 /OUTPUT 1 "MemtoRegW";
    .port_info 11 /OUTPUT 1 "PCSrcW";
v0x562068d30170_0 .net "ALUControlD", 1 0, v0x562068d2eff0_0;  1 drivers
v0x562068d30250_0 .net "ALUControlE", 1 0, v0x562068cf0750_0;  alias, 1 drivers
v0x562068d30310_0 .net "ALUFlags", 3 0, L_0x562068d59040;  alias, 1 drivers
v0x562068d30410_0 .net "ALUFlagsResult", 3 0, L_0x562068d45780;  1 drivers
v0x562068d304b0_0 .net "ALUSrcD", 0 0, L_0x562068d43b40;  1 drivers
v0x562068d305f0_0 .net "ALUSrcE", 0 0, v0x562068cef9d0_0;  alias, 1 drivers
v0x562068d30690_0 .net "BranchD", 0 0, L_0x562068d43ec0;  1 drivers
v0x562068d30780_0 .net "BranchE", 0 0, v0x562068d25660_0;  1 drivers
v0x562068d30870_0 .net "CondE", 3 0, v0x562068d25ce0_0;  1 drivers
v0x562068d30910_0 .net "FlagWriteD", 1 0, v0x562068d2f370_0;  1 drivers
v0x562068d309b0_0 .net "FlagWriteE", 1 0, v0x562068d26390_0;  1 drivers
v0x562068d30ac0_0 .net "FlagsE", 3 0, v0x562068d26980_0;  1 drivers
v0x562068d30bd0_0 .net "ImmSrcD", 1 0, L_0x562068d43aa0;  alias, 1 drivers
v0x562068d30c90_0 .net "Instr", 31 12, L_0x562068d45c40;  1 drivers
v0x562068d30d50_0 .net "MemWriteBM", 0 0, L_0x562068d45b90;  1 drivers
v0x562068d30e40_0 .net "MemWriteD", 0 0, L_0x562068d43de0;  1 drivers
v0x562068d30f30_0 .net "MemWriteE", 0 0, v0x562068d27080_0;  1 drivers
v0x562068d31130_0 .net "MemWriteM", 0 0, v0x562068d27780_0;  alias, 1 drivers
v0x562068d311d0_0 .net "MemtoRegD", 0 0, L_0x562068d43be0;  1 drivers
v0x562068d312c0_0 .net "MemtoRegE", 0 0, v0x562068d27ec0_0;  1 drivers
v0x562068d313b0_0 .net "MemtoRegM", 0 0, v0x562068d285d0_0;  1 drivers
v0x562068d314a0_0 .net "MemtoRegW", 0 0, v0x562068d29ac0_0;  alias, 1 drivers
v0x562068d31540_0 .net "PCSD", 0 0, L_0x562068d442e0;  1 drivers
v0x562068d31630_0 .net "PCSE", 0 0, v0x562068d28cb0_0;  1 drivers
v0x562068d31720_0 .net "PCSrcE", 0 0, L_0x562068d45a30;  1 drivers
v0x562068d31810_0 .net "PCSrcM", 0 0, v0x562068d293b0_0;  1 drivers
v0x562068d31900_0 .net "PCSrcW", 0 0, v0x562068d2a1b0_0;  alias, 1 drivers
v0x562068d319a0_0 .net "RegSrcD", 1 0, L_0x562068d43970;  alias, 1 drivers
v0x562068d31a40_0 .net "RegWriteBM", 0 0, L_0x562068d45b20;  1 drivers
v0x562068d31b30_0 .net "RegWriteD", 0 0, L_0x562068d43d40;  1 drivers
v0x562068d31c20_0 .net "RegWriteE", 0 0, v0x562068d2a890_0;  1 drivers
v0x562068d31d10_0 .net "RegWriteM", 0 0, v0x562068d2af90_0;  1 drivers
v0x562068d31e00_0 .net "RegWriteW", 0 0, v0x562068d2b9c0_0;  alias, 1 drivers
v0x562068d320b0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d32150_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
L_0x562068d443e0 .part L_0x562068d45c40, 14, 2;
L_0x562068d44480 .part L_0x562068d45c40, 8, 6;
L_0x562068d44520 .part L_0x562068d45c40, 0, 4;
L_0x562068d445c0 .part L_0x562068d45c40, 16, 4;
S_0x562068d05a30 .scope module, "ModAluControlE" "flopr" 5 111, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
P_0x562068ca08d0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000010>;
v0x562068cf0090_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068cf0650_0 .net "d", 1 0, v0x562068d2eff0_0;  alias, 1 drivers
v0x562068cf0750_0 .var "q", 1 0;
v0x562068cef210_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
E_0x562068ca8180 .event posedge, v0x562068cef210_0, v0x562068cf0090_0;
S_0x562068d24ce0 .scope module, "ModAluSrcE" "flopr" 5 125, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d24ee0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068cef310_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068cef8d0_0 .net "d", 0 0, L_0x562068d43b40;  alias, 1 drivers
v0x562068cef9d0_0 .var "q", 0 0;
v0x562068d25050_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d251b0 .scope module, "ModBranchE" "flopr" 5 118, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d25390 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d25490_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d25580_0 .net "d", 0 0, L_0x562068d43ec0;  alias, 1 drivers
v0x562068d25660_0 .var "q", 0 0;
v0x562068d25720_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d25890 .scope module, "ModCondE" "flopr" 5 139, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x562068d25a70 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000100>;
v0x562068d25b40_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d25c00_0 .net "d", 3 0, L_0x562068d445c0;  1 drivers
v0x562068d25ce0_0 .var "q", 3 0;
v0x562068d25dd0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d25f20 .scope module, "ModFlagWriteE" "flopr" 5 132, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
P_0x562068d26150 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000010>;
v0x562068d261f0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d262b0_0 .net "d", 1 0, v0x562068d2f370_0;  alias, 1 drivers
v0x562068d26390_0 .var "q", 1 0;
v0x562068d26480_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d265d0 .scope module, "ModFlagsE" "flopr" 5 146, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x562068d25530 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000100>;
v0x562068d267e0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d268a0_0 .net "d", 3 0, L_0x562068d45780;  alias, 1 drivers
v0x562068d26980_0 .var "q", 3 0;
v0x562068d26a70_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d26bc0 .scope module, "ModMemWriteE" "flopr" 5 104, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d26da0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d26ee0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d26fa0_0 .net "d", 0 0, L_0x562068d43de0;  alias, 1 drivers
v0x562068d27080_0 .var "q", 0 0;
v0x562068d27170_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d272c0 .scope module, "ModMemWriteM" "flopr" 5 189, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d274a0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d275e0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d276a0_0 .net "d", 0 0, L_0x562068d45b90;  alias, 1 drivers
v0x562068d27780_0 .var "q", 0 0;
v0x562068d27870_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d279c0 .scope module, "ModMemtoRegE" "flopr" 5 97, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d26100 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d27d20_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d27de0_0 .net "d", 0 0, L_0x562068d43be0;  alias, 1 drivers
v0x562068d27ec0_0 .var "q", 0 0;
v0x562068d27fb0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d28100 .scope module, "ModMemtoregM" "flopr" 5 197, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d282e0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d28420_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d284e0_0 .net "d", 0 0, v0x562068d27ec0_0;  alias, 1 drivers
v0x562068d285d0_0 .var "q", 0 0;
v0x562068d286a0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d287f0 .scope module, "ModPCSE" "flopr" 5 83, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d289d0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d28b10_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d28bd0_0 .net "d", 0 0, L_0x562068d442e0;  alias, 1 drivers
v0x562068d28cb0_0 .var "q", 0 0;
v0x562068d28da0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d28ef0 .scope module, "ModPCSrcM" "flopr" 5 175, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d290d0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d29210_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d292d0_0 .net "d", 0 0, L_0x562068d45a30;  alias, 1 drivers
v0x562068d293b0_0 .var "q", 0 0;
v0x562068d294a0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d295f0 .scope module, "ModRegMemtoRegW" "flopr" 5 220, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d297d0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d29910_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d299d0_0 .net "d", 0 0, v0x562068d285d0_0;  alias, 1 drivers
v0x562068d29ac0_0 .var "q", 0 0;
v0x562068d29b90_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d29ce0 .scope module, "ModRegPCSrcW" "flopr" 5 206, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d29ec0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d2a000_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d2a0c0_0 .net "d", 0 0, v0x562068d293b0_0;  alias, 1 drivers
v0x562068d2a1b0_0 .var "q", 0 0;
v0x562068d2a280_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d2a3d0 .scope module, "ModRegWriteE" "flopr" 5 90, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d2a5b0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d2a6f0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d2a7b0_0 .net "d", 0 0, L_0x562068d43d40;  alias, 1 drivers
v0x562068d2a890_0 .var "q", 0 0;
v0x562068d2a980_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d2aad0 .scope module, "ModRegWriteM" "flopr" 5 182, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d2acb0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d2adf0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d2aeb0_0 .net "d", 0 0, L_0x562068d45b20;  alias, 1 drivers
v0x562068d2af90_0 .var "q", 0 0;
v0x562068d2b080_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d2b1d0 .scope module, "ModRegWriteW" "flopr" 5 213, 6 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x562068d2b4c0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0x562068d2b600_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d2b8d0_0 .net "d", 0 0, v0x562068d2af90_0;  alias, 1 drivers
v0x562068d2b9c0_0 .var "q", 0 0;
v0x562068d2ba90_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d2bdf0 .scope module, "cl" "condunit" 5 154, 7 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "FlagsE";
    .port_info 4 /INPUT 4 "ALUFlags";
    .port_info 5 /INPUT 2 "FlagW";
    .port_info 6 /OUTPUT 4 "ALUFlagsResult";
    .port_info 7 /INPUT 1 "PCS";
    .port_info 8 /INPUT 1 "RegW";
    .port_info 9 /INPUT 1 "MemW";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 1 "MemWrite";
L_0x562068d44d20 .functor AND 2, v0x562068d26390_0, L_0x562068d44c30, C4<11>, C4<11>;
L_0x562068d458c0 .functor AND 1, v0x562068d28cb0_0, v0x562068d2d430_0, C4<1>, C4<1>;
L_0x562068d459c0 .functor AND 1, v0x562068d25660_0, v0x562068d2d430_0, C4<1>, C4<1>;
L_0x562068d45a30 .functor OR 1, L_0x562068d458c0, L_0x562068d459c0, C4<0>, C4<0>;
L_0x562068d45b20 .functor AND 1, v0x562068d2a890_0, v0x562068d2d430_0, C4<1>, C4<1>;
L_0x562068d45b90 .functor AND 1, v0x562068d27080_0, v0x562068d2d430_0, C4<1>, C4<1>;
v0x562068d2db20_0 .net "ALUFlags", 3 0, L_0x562068d59040;  alias, 1 drivers
v0x562068d2dc00_0 .net "ALUFlagsResult", 3 0, L_0x562068d45780;  alias, 1 drivers
v0x562068d2dcc0_0 .net "Branch", 0 0, v0x562068d25660_0;  alias, 1 drivers
v0x562068d2dd60_0 .net "Cond", 3 0, v0x562068d25ce0_0;  alias, 1 drivers
v0x562068d2de50_0 .net "CondEx", 0 0, v0x562068d2d430_0;  1 drivers
v0x562068d2df40_0 .net "FlagW", 1 0, v0x562068d26390_0;  alias, 1 drivers
v0x562068d2dfe0_0 .net "FlagWrite", 0 0, L_0x562068d44de0;  1 drivers
v0x562068d2e080_0 .net "FlagsE", 3 0, v0x562068d26980_0;  alias, 1 drivers
v0x562068d2e150_0 .net "MemW", 0 0, v0x562068d27080_0;  alias, 1 drivers
v0x562068d2e220_0 .net "MemWrite", 0 0, L_0x562068d45b90;  alias, 1 drivers
v0x562068d2e2f0_0 .net "PCS", 0 0, v0x562068d28cb0_0;  alias, 1 drivers
v0x562068d2e3c0_0 .net "PCSrc", 0 0, L_0x562068d45a30;  alias, 1 drivers
v0x562068d2e490_0 .net "RegW", 0 0, v0x562068d2a890_0;  alias, 1 drivers
v0x562068d2e560_0 .net "RegWrite", 0 0, L_0x562068d45b20;  alias, 1 drivers
v0x562068d2e630_0 .net *"_ivl_0", 1 0, L_0x562068d44c30;  1 drivers
v0x562068d2e6d0_0 .net *"_ivl_2", 1 0, L_0x562068d44d20;  1 drivers
v0x562068d2e770_0 .net *"_ivl_23", 0 0, L_0x562068d458c0;  1 drivers
v0x562068d2e810_0 .net *"_ivl_25", 0 0, L_0x562068d459c0;  1 drivers
v0x562068d2e8d0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d2e970_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
L_0x562068d44c30 .concat [ 1 1 0 0], v0x562068d2d430_0, v0x562068d2d430_0;
L_0x562068d44de0 .part L_0x562068d44d20, 0, 1;
L_0x562068d44fd0 .part v0x562068d26980_0, 2, 2;
L_0x562068d450c0 .part L_0x562068d59040, 2, 2;
L_0x562068d451e0 .part v0x562068d26390_0, 1, 1;
L_0x562068d45430 .part v0x562068d26980_0, 0, 2;
L_0x562068d455a0 .part L_0x562068d59040, 0, 2;
L_0x562068d45640 .part v0x562068d26390_0, 0, 1;
L_0x562068d45780 .concat8 [ 2 2 0 0], L_0x562068d45360, L_0x562068d44ed0;
S_0x562068d2c1b0 .scope module, "Flags_first" "mux2" 7 44, 8 1 0, S_0x562068d2bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_0x562068d2c3b0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000010>;
v0x562068d2c4f0_0 .net "d0", 1 0, L_0x562068d44fd0;  1 drivers
v0x562068d2c5f0_0 .net "d1", 1 0, L_0x562068d450c0;  1 drivers
v0x562068d2c6d0_0 .net "s", 0 0, L_0x562068d451e0;  1 drivers
v0x562068d2c7a0_0 .net "y", 1 0, L_0x562068d44ed0;  1 drivers
L_0x562068d44ed0 .functor MUXZ 2, L_0x562068d44fd0, L_0x562068d450c0, L_0x562068d451e0, C4<>;
S_0x562068d2c930 .scope module, "Flags_second" "mux2" 7 51, 8 1 0, S_0x562068d2bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_0x562068d2cb30 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000010>;
v0x562068d2cc70_0 .net "d0", 1 0, L_0x562068d45430;  1 drivers
v0x562068d2cd50_0 .net "d1", 1 0, L_0x562068d455a0;  1 drivers
v0x562068d2ce30_0 .net "s", 0 0, L_0x562068d45640;  1 drivers
v0x562068d2cf00_0 .net "y", 1 0, L_0x562068d45360;  1 drivers
L_0x562068d45360 .functor MUXZ 2, L_0x562068d45430, L_0x562068d455a0, L_0x562068d45640, C4<>;
S_0x562068d2d090 .scope module, "cc" "condcheck" 7 36, 9 1 0, S_0x562068d2bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x562068d44a90 .functor BUFZ 4, L_0x562068d45780, C4<0000>, C4<0000>, C4<0000>;
L_0x562068d44b90 .functor XNOR 1, L_0x562068d446f0, L_0x562068d44900, C4<0>, C4<0>;
v0x562068d2d320_0 .net "Cond", 3 0, v0x562068d25ce0_0;  alias, 1 drivers
v0x562068d2d430_0 .var "CondEx", 0 0;
v0x562068d2d4d0_0 .net "Flags", 3 0, L_0x562068d45780;  alias, 1 drivers
v0x562068d2d5d0_0 .net *"_ivl_6", 3 0, L_0x562068d44a90;  1 drivers
v0x562068d2d690_0 .net "carry", 0 0, L_0x562068d44860;  1 drivers
v0x562068d2d7a0_0 .net "ge", 0 0, L_0x562068d44b90;  1 drivers
v0x562068d2d860_0 .net "neg", 0 0, L_0x562068d446f0;  1 drivers
v0x562068d2d920_0 .net "overflow", 0 0, L_0x562068d44900;  1 drivers
v0x562068d2d9e0_0 .net "zero", 0 0, L_0x562068d44790;  1 drivers
E_0x562068ca85e0/0 .event edge, v0x562068d25ce0_0, v0x562068d2d9e0_0, v0x562068d2d690_0, v0x562068d2d860_0;
E_0x562068ca85e0/1 .event edge, v0x562068d2d920_0, v0x562068d2d7a0_0;
E_0x562068ca85e0 .event/or E_0x562068ca85e0/0, E_0x562068ca85e0/1;
L_0x562068d446f0 .part L_0x562068d44a90, 3, 1;
L_0x562068d44790 .part L_0x562068d44a90, 2, 1;
L_0x562068d44860 .part L_0x562068d44a90, 1, 1;
L_0x562068d44900 .part L_0x562068d44a90, 0, 1;
S_0x562068d2ec50 .scope module, "dec" "decode" 5 63, 10 1 0, S_0x562068d07150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
    .port_info 12 /OUTPUT 1 "Branch";
L_0x562068d44270 .functor AND 1, L_0x562068d441d0, L_0x562068d43d40, C4<1>, C4<1>;
L_0x562068d442e0 .functor OR 1, L_0x562068d44270, L_0x562068d43ec0, C4<0>, C4<0>;
v0x562068d2eff0_0 .var "ALUControl", 1 0;
v0x562068d2f100_0 .net "ALUOp", 0 0, L_0x562068d43f60;  1 drivers
v0x562068d2f1a0_0 .net "ALUSrc", 0 0, L_0x562068d43b40;  alias, 1 drivers
v0x562068d2f2a0_0 .net "Branch", 0 0, L_0x562068d43ec0;  alias, 1 drivers
v0x562068d2f370_0 .var "FlagW", 1 0;
v0x562068d2f460_0 .net "Funct", 5 0, L_0x562068d44480;  1 drivers
v0x562068d2f500_0 .net "ImmSrc", 1 0, L_0x562068d43aa0;  alias, 1 drivers
v0x562068d2f5c0_0 .net "MemW", 0 0, L_0x562068d43de0;  alias, 1 drivers
v0x562068d2f690_0 .net "MemtoReg", 0 0, L_0x562068d43be0;  alias, 1 drivers
v0x562068d2f760_0 .net "Op", 1 0, L_0x562068d443e0;  1 drivers
v0x562068d2f800_0 .net "PCS", 0 0, L_0x562068d442e0;  alias, 1 drivers
v0x562068d2f8d0_0 .net "Rd", 3 0, L_0x562068d44520;  1 drivers
v0x562068d2f990_0 .net "RegSrc", 1 0, L_0x562068d43970;  alias, 1 drivers
v0x562068d2fa70_0 .net "RegW", 0 0, L_0x562068d43d40;  alias, 1 drivers
v0x562068d2fb40_0 .net *"_ivl_10", 9 0, v0x562068d2fe80_0;  1 drivers
L_0x7fba3d532018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562068d2fc00_0 .net/2u *"_ivl_11", 3 0, L_0x7fba3d532018;  1 drivers
v0x562068d2fce0_0 .net *"_ivl_13", 0 0, L_0x562068d441d0;  1 drivers
v0x562068d2fda0_0 .net *"_ivl_15", 0 0, L_0x562068d44270;  1 drivers
v0x562068d2fe80_0 .var "controls", 9 0;
E_0x562068c5de10 .event edge, v0x562068d2f100_0, v0x562068d2f460_0, v0x562068cf0650_0;
E_0x562068d16530 .event edge, v0x562068d2f760_0, v0x562068d2f460_0;
L_0x562068d43970 .part v0x562068d2fe80_0, 8, 2;
L_0x562068d43aa0 .part v0x562068d2fe80_0, 6, 2;
L_0x562068d43b40 .part v0x562068d2fe80_0, 5, 1;
L_0x562068d43be0 .part v0x562068d2fe80_0, 4, 1;
L_0x562068d43d40 .part v0x562068d2fe80_0, 3, 1;
L_0x562068d43de0 .part v0x562068d2fe80_0, 2, 1;
L_0x562068d43ec0 .part v0x562068d2fe80_0, 1, 1;
L_0x562068d43f60 .part v0x562068d2fe80_0, 0, 1;
L_0x562068d441d0 .cmp/eq 4, L_0x562068d44520, L_0x7fba3d532018;
S_0x562068d322f0 .scope module, "dp" "datapath" 4 42, 11 1 0, S_0x562068d041a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 1 "RegWriteW";
    .port_info 4 /INPUT 2 "ImmSrcD";
    .port_info 5 /INPUT 1 "ALUSrcE";
    .port_info 6 /INPUT 2 "ALUControlE";
    .port_info 7 /INPUT 1 "MemtoRegW";
    .port_info 8 /INPUT 1 "PCSrcW";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PCF";
    .port_info 11 /INPUT 32 "InstrF";
    .port_info 12 /OUTPUT 32 "InstrD";
    .port_info 13 /OUTPUT 32 "ALUOutM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /INPUT 32 "ReadDataM";
L_0x562068d45ce0 .functor NOT 1, v0x562068d43830_0, C4<0>, C4<0>, C4<0>;
v0x562068d3e300_0 .net "ALUControlE", 1 0, v0x562068cf0750_0;  alias, 1 drivers
v0x562068d3e3e0_0 .net "ALUFlags", 3 0, L_0x562068d59040;  alias, 1 drivers
v0x562068d3e4a0_0 .net "ALUOutM", 31 0, v0x562068d33110_0;  alias, 1 drivers
v0x562068d3e590_0 .net "ALUOutW", 31 0, v0x562068d32aa0_0;  1 drivers
v0x562068d3e6a0_0 .net "ALUResultE", 31 0, v0x562068d374b0_0;  1 drivers
v0x562068d3e800_0 .net "ALUSrcE", 0 0, v0x562068cef9d0_0;  alias, 1 drivers
v0x562068d3e8a0_0 .net "ExtImmD", 31 0, v0x562068d397e0_0;  1 drivers
v0x562068d3e9b0_0 .net "ExtImmE", 31 0, v0x562068d33720_0;  1 drivers
v0x562068d3eac0_0 .net "ImmSrcD", 1 0, L_0x562068d43aa0;  alias, 1 drivers
v0x562068d3eb80_0 .net "InstrD", 31 0, v0x562068d33d90_0;  alias, 1 drivers
v0x562068d3ec40_0 .net "InstrF", 31 0, L_0x562068d59400;  alias, 1 drivers
v0x562068d3ece0_0 .net "MemtoRegW", 0 0, v0x562068d29ac0_0;  alias, 1 drivers
v0x562068d3ed80_0 .net "PCF", 31 0, v0x562068d3ad70_0;  alias, 1 drivers
v0x562068d3ee20_0 .net "PCNext", 31 0, L_0x562068d45ed0;  1 drivers
v0x562068d3ef30_0 .net "PCPlus4F8D", 31 0, L_0x562068d46090;  1 drivers
v0x562068d3eff0_0 .net "PCSrcW", 0 0, v0x562068d2a1b0_0;  alias, 1 drivers
v0x562068d3f090_0 .net "RA1", 3 0, L_0x562068d561b0;  1 drivers
v0x562068d3f2b0_0 .net "RA2", 3 0, L_0x562068d563e0;  1 drivers
v0x562068d3f3c0_0 .net "ReadDataM", 31 0, L_0x562068d59650;  alias, 1 drivers
v0x562068d3f480_0 .net "ReadDataW", 31 0, v0x562068d35280_0;  1 drivers
v0x562068d3f570_0 .net "RegSrcD", 1 0, L_0x562068d43970;  alias, 1 drivers
v0x562068d3f680_0 .net "RegWriteW", 0 0, v0x562068d2b9c0_0;  alias, 1 drivers
v0x562068d3f720_0 .net "ResultW", 31 0, L_0x562068d57140;  1 drivers
v0x562068d3f7e0_0 .net "SrcAD", 31 0, L_0x562068d56af0;  1 drivers
v0x562068d3f8f0_0 .net "SrcAE", 31 0, v0x562068d34480_0;  1 drivers
v0x562068d3fa00_0 .net "SrcBE", 31 0, L_0x562068d57390;  1 drivers
v0x562068d3fb10_0 .net "WA3E", 3 0, v0x562068d35980_0;  1 drivers
v0x562068d3fc20_0 .net "WA3M", 3 0, v0x562068d36040_0;  1 drivers
v0x562068d3fd30_0 .net "WA3W", 3 0, v0x562068d36730_0;  1 drivers
v0x562068d3fe40_0 .net "WriteDataD", 31 0, L_0x562068d56fb0;  1 drivers
v0x562068d3ff50_0 .net "WriteDataE", 31 0, v0x562068d34b80_0;  1 drivers
v0x562068d40010_0 .net "WriteDataM", 31 0, v0x562068d36e20_0;  alias, 1 drivers
v0x562068d400d0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d40380_0 .net "n_clk", 0 0, L_0x562068d45ce0;  1 drivers
v0x562068d40420_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
L_0x562068d45da0 .part v0x562068d33d90_0, 12, 4;
L_0x562068d56250 .part v0x562068d33d90_0, 16, 4;
L_0x562068d562f0 .part L_0x562068d43970, 0, 1;
L_0x562068d56480 .part v0x562068d33d90_0, 0, 4;
L_0x562068d56570 .part v0x562068d33d90_0, 12, 4;
L_0x562068d56660 .part L_0x562068d43970, 1, 1;
L_0x562068d571e0 .part v0x562068d33d90_0, 0, 24;
S_0x562068d32680 .scope module, "RegALUOutM" "flopr" 11 118, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d32860 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d32900_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d329c0_0 .net "d", 31 0, v0x562068d33110_0;  alias, 1 drivers
v0x562068d32aa0_0 .var "q", 31 0;
v0x562068d32b60_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d32c80 .scope module, "RegAlu" "flopr" 11 92, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d32e80 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d32f90_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d33030_0 .net "d", 31 0, v0x562068d374b0_0;  alias, 1 drivers
v0x562068d33110_0 .var "q", 31 0;
v0x562068d331b0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d332b0 .scope module, "RegExtend" "flopr" 11 77, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d33490 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d335a0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d33640_0 .net "d", 31 0, v0x562068d397e0_0;  alias, 1 drivers
v0x562068d33720_0 .var "q", 31 0;
v0x562068d337e0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d33900 .scope module, "RegInsr" "flopr" 11 55, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d33ae0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d33bf0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d33cb0_0 .net "d", 31 0, L_0x562068d59400;  alias, 1 drivers
v0x562068d33d90_0 .var "q", 31 0;
v0x562068d33e50_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d33fa0 .scope module, "RegRD1" "flopr" 11 63, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d341d0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d342e0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d343a0_0 .net "d", 31 0, L_0x562068d56af0;  alias, 1 drivers
v0x562068d34480_0 .var "q", 31 0;
v0x562068d34570_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d346c0 .scope module, "RegRD2" "flopr" 11 70, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d348a0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d349e0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d34aa0_0 .net "d", 31 0, L_0x562068d56fb0;  alias, 1 drivers
v0x562068d34b80_0 .var "q", 31 0;
v0x562068d34c70_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d34dc0 .scope module, "RegReadData" "flopr" 11 112, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d34fa0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d350e0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d351a0_0 .net "d", 31 0, L_0x562068d59650;  alias, 1 drivers
v0x562068d35280_0 .var "q", 31 0;
v0x562068d35370_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d354c0 .scope module, "RegWA3E" "flopr" 11 84, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x562068d356a0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000100>;
v0x562068d357e0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d358a0_0 .net "d", 3 0, L_0x562068d45da0;  1 drivers
v0x562068d35980_0 .var "q", 3 0;
v0x562068d35a70_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d35bc0 .scope module, "RegWA3M" "flopr" 11 105, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x562068d34180 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000100>;
v0x562068d35e90_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d35f50_0 .net "d", 3 0, v0x562068d35980_0;  alias, 1 drivers
v0x562068d36040_0 .var "q", 3 0;
v0x562068d36110_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d36260 .scope module, "RegWA3W" "flopr" 11 125, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x562068d36440 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000100>;
v0x562068d36580_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d36640_0 .net "d", 3 0, v0x562068d36040_0;  alias, 1 drivers
v0x562068d36730_0 .var "q", 3 0;
v0x562068d36800_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d36950 .scope module, "RegWriteDataM" "flopr" 11 99, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d36b30 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d36c70_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d36d30_0 .net "d", 31 0, v0x562068d34b80_0;  alias, 1 drivers
v0x562068d36e20_0 .var "q", 31 0;
v0x562068d36ef0_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d37040 .scope module, "alu" "alu" 11 191, 12 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x562068d46130 .functor NOT 33, L_0x562068d57570, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x562068d577d0 .functor NOT 1, L_0x562068d57f30, C4<0>, C4<0>, C4<0>;
L_0x562068d58120 .functor AND 1, L_0x562068d577d0, L_0x562068d58030, C4<1>, C4<1>;
L_0x562068d58340 .functor NOT 1, L_0x562068d58230, C4<0>, C4<0>, C4<0>;
L_0x562068d582d0 .functor XOR 1, L_0x562068d58430, L_0x562068d58560, C4<0>, C4<0>;
L_0x562068d58880 .functor XOR 1, L_0x562068d582d0, L_0x562068d586d0, C4<0>, C4<0>;
L_0x562068d589d0 .functor NOT 1, L_0x562068d58880, C4<0>, C4<0>, C4<0>;
L_0x562068d58a90 .functor AND 1, L_0x562068d58340, L_0x562068d589d0, C4<1>, C4<1>;
L_0x562068d58dc0 .functor XOR 1, L_0x562068d58bf0, L_0x562068d58d20, C4<0>, C4<0>;
L_0x562068d58ed0 .functor AND 1, L_0x562068d58a90, L_0x562068d58dc0, C4<1>, C4<1>;
v0x562068d37270_0 .net "ALUControl", 1 0, v0x562068cf0750_0;  alias, 1 drivers
v0x562068d373a0_0 .net "ALUFlags", 3 0, L_0x562068d59040;  alias, 1 drivers
v0x562068d374b0_0 .var "ALUResult", 31 0;
v0x562068d37550_0 .net "SrcA", 31 0, v0x562068d34480_0;  alias, 1 drivers
v0x562068d37620_0 .net "SrcB", 31 0, L_0x562068d57390;  alias, 1 drivers
v0x562068d37730_0 .net *"_ivl_0", 32 0, L_0x562068d57430;  1 drivers
v0x562068d37810_0 .net *"_ivl_10", 32 0, L_0x562068d46130;  1 drivers
L_0x7fba3d5322a0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562068d378f0_0 .net/2u *"_ivl_12", 32 0, L_0x7fba3d5322a0;  1 drivers
v0x562068d379d0_0 .net *"_ivl_14", 32 0, L_0x562068d57730;  1 drivers
v0x562068d37ab0_0 .net *"_ivl_16", 32 0, L_0x562068d57910;  1 drivers
L_0x7fba3d5322e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562068d37b90_0 .net *"_ivl_19", 0 0, L_0x7fba3d5322e8;  1 drivers
v0x562068d37c70_0 .net *"_ivl_20", 32 0, L_0x562068d57a00;  1 drivers
L_0x7fba3d532330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562068d37d50_0 .net/2u *"_ivl_26", 31 0, L_0x7fba3d532330;  1 drivers
L_0x7fba3d532210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562068d37e30_0 .net *"_ivl_3", 0 0, L_0x7fba3d532210;  1 drivers
v0x562068d37f10_0 .net *"_ivl_31", 0 0, L_0x562068d57f30;  1 drivers
v0x562068d37ff0_0 .net *"_ivl_32", 0 0, L_0x562068d577d0;  1 drivers
v0x562068d380d0_0 .net *"_ivl_35", 0 0, L_0x562068d58030;  1 drivers
v0x562068d381b0_0 .net *"_ivl_39", 0 0, L_0x562068d58230;  1 drivers
v0x562068d38290_0 .net *"_ivl_40", 0 0, L_0x562068d58340;  1 drivers
v0x562068d38370_0 .net *"_ivl_43", 0 0, L_0x562068d58430;  1 drivers
v0x562068d38450_0 .net *"_ivl_45", 0 0, L_0x562068d58560;  1 drivers
v0x562068d38530_0 .net *"_ivl_46", 0 0, L_0x562068d582d0;  1 drivers
v0x562068d38610_0 .net *"_ivl_49", 0 0, L_0x562068d586d0;  1 drivers
v0x562068d386f0_0 .net *"_ivl_5", 0 0, L_0x562068d574d0;  1 drivers
v0x562068d387d0_0 .net *"_ivl_50", 0 0, L_0x562068d58880;  1 drivers
v0x562068d388b0_0 .net *"_ivl_52", 0 0, L_0x562068d589d0;  1 drivers
v0x562068d38990_0 .net *"_ivl_54", 0 0, L_0x562068d58a90;  1 drivers
v0x562068d38a70_0 .net *"_ivl_57", 0 0, L_0x562068d58bf0;  1 drivers
v0x562068d38b50_0 .net *"_ivl_59", 0 0, L_0x562068d58d20;  1 drivers
v0x562068d38c30_0 .net *"_ivl_6", 32 0, L_0x562068d57570;  1 drivers
v0x562068d38d10_0 .net *"_ivl_60", 0 0, L_0x562068d58dc0;  1 drivers
L_0x7fba3d532258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562068d38df0_0 .net *"_ivl_9", 0 0, L_0x7fba3d532258;  1 drivers
v0x562068d38ed0_0 .net "carry", 0 0, L_0x562068d58120;  1 drivers
v0x562068d391a0_0 .net "neg", 0 0, L_0x562068d57d10;  1 drivers
v0x562068d39260_0 .net "overflow", 0 0, L_0x562068d58ed0;  1 drivers
v0x562068d39320_0 .net "sum", 32 0, L_0x562068d57bd0;  1 drivers
v0x562068d39400_0 .net "zero", 0 0, L_0x562068d57e00;  1 drivers
E_0x562068d16570 .event edge, v0x562068cf0750_0, v0x562068d39320_0, v0x562068d34480_0, v0x562068d37620_0;
L_0x562068d57430 .concat [ 32 1 0 0], v0x562068d34480_0, L_0x7fba3d532210;
L_0x562068d574d0 .part v0x562068cf0750_0, 0, 1;
L_0x562068d57570 .concat [ 32 1 0 0], L_0x562068d57390, L_0x7fba3d532258;
L_0x562068d57730 .arith/sum 33, L_0x562068d46130, L_0x7fba3d5322a0;
L_0x562068d57910 .concat [ 32 1 0 0], L_0x562068d57390, L_0x7fba3d5322e8;
L_0x562068d57a00 .functor MUXZ 33, L_0x562068d57910, L_0x562068d57730, L_0x562068d574d0, C4<>;
L_0x562068d57bd0 .arith/sum 33, L_0x562068d57430, L_0x562068d57a00;
L_0x562068d57d10 .part v0x562068d374b0_0, 31, 1;
L_0x562068d57e00 .cmp/eq 32, v0x562068d374b0_0, L_0x7fba3d532330;
L_0x562068d57f30 .part v0x562068cf0750_0, 1, 1;
L_0x562068d58030 .part L_0x562068d57bd0, 32, 1;
L_0x562068d58230 .part v0x562068cf0750_0, 1, 1;
L_0x562068d58430 .part v0x562068d34480_0, 31, 1;
L_0x562068d58560 .part L_0x562068d57390, 31, 1;
L_0x562068d586d0 .part v0x562068cf0750_0, 0, 1;
L_0x562068d58bf0 .part v0x562068d34480_0, 31, 1;
L_0x562068d58d20 .part L_0x562068d57bd0, 31, 1;
L_0x562068d59040 .concat [ 1 1 1 1], L_0x562068d58ed0, L_0x562068d58120, L_0x562068d57e00, L_0x562068d57d10;
S_0x562068d39560 .scope module, "ext" "extend" 11 180, 13 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x562068d397e0_0 .var "ExtImm", 31 0;
v0x562068d398c0_0 .net "ImmSrc", 1 0, L_0x562068d43aa0;  alias, 1 drivers
v0x562068d399b0_0 .net "Instr", 23 0, L_0x562068d571e0;  1 drivers
E_0x562068d39760 .event edge, v0x562068d2f500_0, v0x562068d399b0_0;
S_0x562068d39af0 .scope module, "pcadd" "adder" 11 145, 14 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x562068d39cd0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v0x562068d39df0_0 .net "a", 31 0, v0x562068d3ad70_0;  alias, 1 drivers
L_0x7fba3d532060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562068d39ef0_0 .net "b", 31 0, L_0x7fba3d532060;  1 drivers
v0x562068d39fd0_0 .net "y", 31 0, L_0x562068d46090;  alias, 1 drivers
L_0x562068d46090 .arith/sum 32, v0x562068d3ad70_0, L_0x7fba3d532060;
S_0x562068d3a140 .scope module, "pcmux" "mux2" 11 133, 8 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x562068d3a320 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v0x562068d3a490_0 .net "d0", 31 0, L_0x562068d46090;  alias, 1 drivers
v0x562068d3a580_0 .net "d1", 31 0, L_0x562068d57140;  alias, 1 drivers
v0x562068d3a640_0 .net "s", 0 0, v0x562068d2a1b0_0;  alias, 1 drivers
v0x562068d3a760_0 .net "y", 31 0, L_0x562068d45ed0;  alias, 1 drivers
L_0x562068d45ed0 .functor MUXZ 32, L_0x562068d46090, L_0x562068d57140, v0x562068d2a1b0_0, C4<>;
S_0x562068d3a8a0 .scope module, "pcreg" "flopr" 11 139, 6 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x562068d3aa80 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
v0x562068d3abc0_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d3ac80_0 .net "d", 31 0, L_0x562068d45ed0;  alias, 1 drivers
v0x562068d3ad70_0 .var "q", 31 0;
v0x562068d3ae70_0 .net "reset", 0 0, v0x562068d438d0_0;  alias, 1 drivers
S_0x562068d3af80 .scope module, "ra1mux" "mux2" 11 150, 8 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x562068d3b160 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000100>;
v0x562068d3b2a0_0 .net "d0", 3 0, L_0x562068d56250;  1 drivers
L_0x7fba3d5320a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562068d3b3a0_0 .net "d1", 3 0, L_0x7fba3d5320a8;  1 drivers
v0x562068d3b480_0 .net "s", 0 0, L_0x562068d562f0;  1 drivers
v0x562068d3b550_0 .net "y", 3 0, L_0x562068d561b0;  alias, 1 drivers
L_0x562068d561b0 .functor MUXZ 4, L_0x562068d56250, L_0x7fba3d5320a8, L_0x562068d562f0, C4<>;
S_0x562068d3b6e0 .scope module, "ra2mux" "mux2" 11 156, 8 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x562068d3b8c0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000100>;
v0x562068d3ba00_0 .net "d0", 3 0, L_0x562068d56480;  1 drivers
v0x562068d3bb00_0 .net "d1", 3 0, L_0x562068d56570;  1 drivers
v0x562068d3bbe0_0 .net "s", 0 0, L_0x562068d56660;  1 drivers
v0x562068d3bcb0_0 .net "y", 3 0, L_0x562068d563e0;  alias, 1 drivers
L_0x562068d563e0 .functor MUXZ 4, L_0x562068d56480, L_0x562068d56570, L_0x562068d56660, C4<>;
S_0x562068d3be40 .scope module, "resmux" "mux2" 11 174, 8 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x562068d3c020 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v0x562068d3c160_0 .net "d0", 31 0, v0x562068d32aa0_0;  alias, 1 drivers
v0x562068d3c270_0 .net "d1", 31 0, v0x562068d35280_0;  alias, 1 drivers
v0x562068d3c340_0 .net "s", 0 0, v0x562068d29ac0_0;  alias, 1 drivers
v0x562068d3c460_0 .net "y", 31 0, L_0x562068d57140;  alias, 1 drivers
L_0x562068d57140 .functor MUXZ 32, v0x562068d32aa0_0, v0x562068d35280_0, v0x562068d29ac0_0, C4<>;
S_0x562068d3c570 .scope module, "rf" "regfile" 11 162, 15 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7fba3d5320f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562068d3c900_0 .net/2u *"_ivl_0", 3 0, L_0x7fba3d5320f0;  1 drivers
L_0x7fba3d532180 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562068d3ca00_0 .net/2u *"_ivl_12", 3 0, L_0x7fba3d532180;  1 drivers
v0x562068d3cae0_0 .net *"_ivl_14", 0 0, L_0x562068d56c60;  1 drivers
v0x562068d3cb80_0 .net *"_ivl_16", 31 0, L_0x562068d56d90;  1 drivers
v0x562068d3cc60_0 .net *"_ivl_18", 5 0, L_0x562068d56e70;  1 drivers
v0x562068d3cd90_0 .net *"_ivl_2", 0 0, L_0x562068d56790;  1 drivers
L_0x7fba3d5321c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562068d3ce50_0 .net *"_ivl_21", 1 0, L_0x7fba3d5321c8;  1 drivers
v0x562068d3cf30_0 .net *"_ivl_4", 31 0, L_0x562068d568c0;  1 drivers
v0x562068d3d010_0 .net *"_ivl_6", 5 0, L_0x562068d56960;  1 drivers
L_0x7fba3d532138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562068d3d0f0_0 .net *"_ivl_9", 1 0, L_0x7fba3d532138;  1 drivers
v0x562068d3d1d0_0 .net "clk", 0 0, L_0x562068d45ce0;  alias, 1 drivers
v0x562068d3d290_0 .net "r15", 31 0, L_0x562068d46090;  alias, 1 drivers
v0x562068d3d350_0 .net "ra1", 3 0, L_0x562068d561b0;  alias, 1 drivers
v0x562068d3d410_0 .net "ra2", 3 0, L_0x562068d563e0;  alias, 1 drivers
v0x562068d3d4b0_0 .net "rd1", 31 0, L_0x562068d56af0;  alias, 1 drivers
v0x562068d3d580_0 .net "rd2", 31 0, L_0x562068d56fb0;  alias, 1 drivers
v0x562068d3d650 .array "rf", 0 14, 31 0;
v0x562068d3d800_0 .net "wa3", 3 0, v0x562068d36730_0;  alias, 1 drivers
v0x562068d3d8f0_0 .net "wd3", 31 0, L_0x562068d57140;  alias, 1 drivers
v0x562068d3d9e0_0 .net "we3", 0 0, v0x562068d2b9c0_0;  alias, 1 drivers
E_0x562068d3c880 .event posedge, v0x562068d3d1d0_0;
L_0x562068d56790 .cmp/eq 4, L_0x562068d561b0, L_0x7fba3d5320f0;
L_0x562068d568c0 .array/port v0x562068d3d650, L_0x562068d56960;
L_0x562068d56960 .concat [ 4 2 0 0], L_0x562068d561b0, L_0x7fba3d532138;
L_0x562068d56af0 .functor MUXZ 32, L_0x562068d568c0, L_0x562068d46090, L_0x562068d56790, C4<>;
L_0x562068d56c60 .cmp/eq 4, L_0x562068d563e0, L_0x7fba3d532180;
L_0x562068d56d90 .array/port v0x562068d3d650, L_0x562068d56e70;
L_0x562068d56e70 .concat [ 4 2 0 0], L_0x562068d563e0, L_0x7fba3d5321c8;
L_0x562068d56fb0 .functor MUXZ 32, L_0x562068d56d90, L_0x562068d46090, L_0x562068d56c60, C4<>;
S_0x562068d3dc40 .scope module, "srcbmux" "mux2" 11 185, 8 1 0, S_0x562068d322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x562068d3ddd0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v0x562068d3dee0_0 .net "d0", 31 0, v0x562068d34b80_0;  alias, 1 drivers
v0x562068d3e010_0 .net "d1", 31 0, v0x562068d33720_0;  alias, 1 drivers
v0x562068d3e0d0_0 .net "s", 0 0, v0x562068cef9d0_0;  alias, 1 drivers
v0x562068d3e1f0_0 .net "y", 31 0, L_0x562068d57390;  alias, 1 drivers
L_0x562068d57390 .functor MUXZ 32, v0x562068d34b80_0, v0x562068d33720_0, v0x562068cef9d0_0, C4<>;
S_0x562068d41de0 .scope module, "dmem" "dmem" 3 30, 16 1 0, S_0x562068d12350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x562068d59650 .functor BUFZ 32, L_0x562068d594c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562068d42030 .array "RAM", 0 63, 31 0;
v0x562068d420d0_0 .net *"_ivl_0", 31 0, L_0x562068d594c0;  1 drivers
v0x562068d421d0_0 .net *"_ivl_3", 29 0, L_0x562068d59560;  1 drivers
v0x562068d42290_0 .net "a", 31 0, v0x562068d33110_0;  alias, 1 drivers
v0x562068d42350_0 .net "clk", 0 0, v0x562068d43830_0;  alias, 1 drivers
v0x562068d423f0_0 .net "rd", 31 0, L_0x562068d59650;  alias, 1 drivers
v0x562068d424b0_0 .net "wd", 31 0, v0x562068d36e20_0;  alias, 1 drivers
v0x562068d42570_0 .net "we", 0 0, v0x562068d27780_0;  alias, 1 drivers
E_0x562068d41ff0 .event posedge, v0x562068cf0090_0;
L_0x562068d594c0 .array/port v0x562068d42030, L_0x562068d59560;
L_0x562068d59560 .part v0x562068d33110_0, 2, 30;
S_0x562068d426b0 .scope module, "imem" "imem" 3 26, 17 1 0, S_0x562068d12350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x562068d59400 .functor BUFZ 32, L_0x562068d59270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562068d428a0 .array "RAM", 0 63, 31 0;
v0x562068d42980_0 .net *"_ivl_0", 31 0, L_0x562068d59270;  1 drivers
v0x562068d42a60_0 .net *"_ivl_3", 29 0, L_0x562068d59310;  1 drivers
v0x562068d42b20_0 .net "a", 31 0, v0x562068d3ad70_0;  alias, 1 drivers
v0x562068d42c70_0 .net "rd", 31 0, L_0x562068d59400;  alias, 1 drivers
L_0x562068d59270 .array/port v0x562068d428a0, L_0x562068d59310;
L_0x562068d59310 .part v0x562068d3ad70_0, 2, 30;
    .scope S_0x562068d2ec50;
T_0 ;
    %wait E_0x562068d16530;
    %load/vec4 v0x562068d2f760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x562068d2fe80_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x562068d2f460_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x562068d2fe80_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x562068d2fe80_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x562068d2f460_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x562068d2fe80_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x562068d2fe80_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x562068d2fe80_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562068d2ec50;
T_1 ;
    %wait E_0x562068c5de10;
    %load/vec4 v0x562068d2f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x562068d2f460_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x562068d2eff0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562068d2eff0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562068d2eff0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562068d2eff0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562068d2eff0_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x562068d2f460_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x562068d2f370_0, 4, 1;
    %load/vec4 v0x562068d2f460_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x562068d2eff0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562068d2eff0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x562068d2f370_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562068d2eff0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562068d2f370_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562068d287f0;
T_2 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d28da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d28cb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562068d28bd0_0;
    %assign/vec4 v0x562068d28cb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562068d2a3d0;
T_3 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d2a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d2a890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562068d2a7b0_0;
    %assign/vec4 v0x562068d2a890_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562068d279c0;
T_4 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d27fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d27ec0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562068d27de0_0;
    %assign/vec4 v0x562068d27ec0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562068d26bc0;
T_5 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d27170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d27080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562068d26fa0_0;
    %assign/vec4 v0x562068d27080_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562068d05a30;
T_6 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068cef210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562068cf0750_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x562068cf0650_0;
    %assign/vec4 v0x562068cf0750_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562068d251b0;
T_7 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d25720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d25660_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562068d25580_0;
    %assign/vec4 v0x562068d25660_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562068d24ce0;
T_8 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d25050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068cef9d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x562068cef8d0_0;
    %assign/vec4 v0x562068cef9d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562068d25f20;
T_9 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d26480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562068d26390_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x562068d262b0_0;
    %assign/vec4 v0x562068d26390_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x562068d25890;
T_10 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d25dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562068d25ce0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x562068d25c00_0;
    %assign/vec4 v0x562068d25ce0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562068d265d0;
T_11 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d26a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562068d26980_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x562068d268a0_0;
    %assign/vec4 v0x562068d26980_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x562068d2d090;
T_12 ;
    %wait E_0x562068ca85e0;
    %load/vec4 v0x562068d2d320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0x562068d2d9e0_0;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0x562068d2d9e0_0;
    %inv;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0x562068d2d690_0;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0x562068d2d690_0;
    %inv;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0x562068d2d860_0;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0x562068d2d860_0;
    %inv;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0x562068d2d920_0;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0x562068d2d920_0;
    %inv;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0x562068d2d690_0;
    %load/vec4 v0x562068d2d9e0_0;
    %inv;
    %and;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0x562068d2d690_0;
    %load/vec4 v0x562068d2d9e0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0x562068d2d7a0_0;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0x562068d2d7a0_0;
    %inv;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0x562068d2d9e0_0;
    %inv;
    %load/vec4 v0x562068d2d7a0_0;
    %and;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0x562068d2d9e0_0;
    %inv;
    %load/vec4 v0x562068d2d7a0_0;
    %and;
    %inv;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562068d2d430_0, 0, 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x562068d28ef0;
T_13 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d294a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d293b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x562068d292d0_0;
    %assign/vec4 v0x562068d293b0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x562068d2aad0;
T_14 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d2b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d2af90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x562068d2aeb0_0;
    %assign/vec4 v0x562068d2af90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x562068d272c0;
T_15 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d27870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d27780_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x562068d276a0_0;
    %assign/vec4 v0x562068d27780_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x562068d28100;
T_16 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d286a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d285d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x562068d284e0_0;
    %assign/vec4 v0x562068d285d0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x562068d29ce0;
T_17 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d2a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d2a1b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x562068d2a0c0_0;
    %assign/vec4 v0x562068d2a1b0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x562068d2b1d0;
T_18 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d2ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d2b9c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x562068d2b8d0_0;
    %assign/vec4 v0x562068d2b9c0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x562068d295f0;
T_19 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d29b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d29ac0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x562068d299d0_0;
    %assign/vec4 v0x562068d29ac0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x562068d33900;
T_20 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d33e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d33d90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x562068d33cb0_0;
    %assign/vec4 v0x562068d33d90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x562068d33fa0;
T_21 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d34570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d34480_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x562068d343a0_0;
    %assign/vec4 v0x562068d34480_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x562068d346c0;
T_22 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d34c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d34b80_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x562068d34aa0_0;
    %assign/vec4 v0x562068d34b80_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x562068d332b0;
T_23 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d337e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d33720_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x562068d33640_0;
    %assign/vec4 v0x562068d33720_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x562068d354c0;
T_24 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d35a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562068d35980_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x562068d358a0_0;
    %assign/vec4 v0x562068d35980_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x562068d32c80;
T_25 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d331b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d33110_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x562068d33030_0;
    %assign/vec4 v0x562068d33110_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x562068d36950;
T_26 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d36ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d36e20_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x562068d36d30_0;
    %assign/vec4 v0x562068d36e20_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x562068d35bc0;
T_27 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d36110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562068d36040_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x562068d35f50_0;
    %assign/vec4 v0x562068d36040_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x562068d34dc0;
T_28 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d35370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d35280_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x562068d351a0_0;
    %assign/vec4 v0x562068d35280_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x562068d32680;
T_29 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d32b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d32aa0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x562068d329c0_0;
    %assign/vec4 v0x562068d32aa0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x562068d36260;
T_30 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d36800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562068d36730_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x562068d36640_0;
    %assign/vec4 v0x562068d36730_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x562068d3a8a0;
T_31 ;
    %wait E_0x562068ca8180;
    %load/vec4 v0x562068d3ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562068d3ad70_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x562068d3ac80_0;
    %assign/vec4 v0x562068d3ad70_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x562068d3c570;
T_32 ;
    %wait E_0x562068d3c880;
    %load/vec4 v0x562068d3d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x562068d3d8f0_0;
    %load/vec4 v0x562068d3d800_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562068d3d650, 0, 4;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x562068d39560;
T_33 ;
    %wait E_0x562068d39760;
    %load/vec4 v0x562068d398c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x562068d397e0_0, 0, 32;
    %jmp T_33.4;
T_33.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x562068d399b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562068d397e0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x562068d399b0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562068d397e0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x562068d399b0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x562068d399b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x562068d397e0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x562068d37040;
T_34 ;
    %wait E_0x562068d16570;
    %load/vec4 v0x562068d37270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x562068d39320_0;
    %pad/u 32;
    %store/vec4 v0x562068d374b0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x562068d39320_0;
    %pad/u 32;
    %store/vec4 v0x562068d374b0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x562068d37550_0;
    %load/vec4 v0x562068d37620_0;
    %and;
    %store/vec4 v0x562068d374b0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x562068d37550_0;
    %load/vec4 v0x562068d37620_0;
    %or;
    %store/vec4 v0x562068d374b0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x562068d426b0;
T_35 ;
    %vpi_call 17 8 "$readmemh", "memfile.dat", v0x562068d428a0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x562068d41de0;
T_36 ;
    %wait E_0x562068d41ff0;
    %load/vec4 v0x562068d42570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x562068d424b0_0;
    %load/vec4 v0x562068d42290_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562068d42030, 0, 4;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x562068d16700;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562068d438d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d438d0_0, 0;
    %end;
    .thread T_37;
    .scope S_0x562068d16700;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562068d43830_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562068d43830_0, 0;
    %delay 5, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x562068d16700;
T_39 ;
    %wait E_0x562068ca7d20;
    %load/vec4 v0x562068d436d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x562068d43790_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_39.2, 6;
    %vpi_call 2 33 "$display", "Simulation succeeded123" {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
T_39.2 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x562068d16700;
T_40 ;
    %vpi_call 2 39 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb_final.v";
    "top.v";
    "arm.v";
    "controller.v";
    "flopr.v";
    "condunit.v";
    "mux2.v";
    "condcheck.v";
    "decode.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "adder.v";
    "regfile.v";
    "dmem.v";
    "imem.v";
