==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.3.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MadgwickAHRS.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 318 ; free virtual = 6526
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 325 ; free virtual = 6526
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 324 ; free virtual = 6526
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise' (MadgwickAHRS.cpp:215) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 358.820 ; gain = 13.391 ; free physical = 323 ; free virtual = 6525
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'integrateQdot' (MadgwickAHRS.cpp:237).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'feedbackStep' (MadgwickAHRS.cpp:229).
INFO: [XFORM 203-501] Unrolling loop 'loop_integrateQdot' (MadgwickAHRS.cpp:238) in function 'integrateQdot' completely.
INFO: [XFORM 203-501] Unrolling loop 'loopfeedbackStep' (MadgwickAHRS.cpp:229) in function 'feedbackStep' completely.
INFO: [XFORM 203-102] Partitioning array 'qDot' (MadgwickAHRS.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'qDot' (MadgwickAHRS.cpp:41) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 's' (MadgwickAHRS.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's' (MadgwickAHRS.cpp:131) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 's' (MadgwickAHRS.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's' (MadgwickAHRS.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise' (MadgwickAHRS.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise.1' (MadgwickAHRS.cpp:215) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:209:44) to (MadgwickAHRS.cpp:209:38) in function 'normalise.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:212:2) to (MadgwickAHRS.cpp:216:33) in function 'normalise.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:219:2) to (MadgwickAHRS.cpp:224:1) in function 'normalise.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:212:2) to (MadgwickAHRS.cpp:216:33) in function 'normalise'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:219:2) to (MadgwickAHRS.cpp:224:1) in function 'normalise'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 486.801 ; gain = 141.371 ; free physical = 303 ; free virtual = 6505
WARNING: [XFORM 203-631] Renaming function 'MadgwickAHRSupdateIMU' (MadgwickAHRS.cpp:136:1) into MadgwickAHRSupdateIM.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 486.801 ; gain = 141.371 ; free physical = 266 ; free virtual = 6468
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MadgwickAHRSupdate' ...
WARNING: [SYN 201-103] Legalizing function name 'normalise.1' to 'normalise_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalise' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.28 seconds; current allocated memory: 112.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 113.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalise_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 113.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 114.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feedbackStep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 114.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 114.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integrateQdot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'integrateQdot'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (6.67ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q' (2.32 ns)
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) (4.35 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 114.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 114.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MadgwickAHRSupdateIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 116.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.53902ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp_6', MadgwickAHRS.cpp:138) (5.54 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 117.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MadgwickAHRSupdate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 120.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.55315ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_71', MadgwickAHRS.cpp:54) (6.55 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 124.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalise' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fmul_32ns_32ns_32_5_max_dsp_1' to 'MadgwickAHRSupdatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fcmp_32ns_32ns_1_4_1' to 'MadgwickAHRSupdatdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalise'.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 125.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalise_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalise_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 127.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fsub_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdateOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdateOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackStep'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 128.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integrateQdot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fadd_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdatfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'integrateQdot'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 129.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MadgwickAHRSupdateIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MadgwickAHRSupdateIM'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 132.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MadgwickAHRSupdate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/g' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MadgwickAHRSupdate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'beta' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'beta' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'q' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_q' to 'MadgwickAHRSupdatg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fsqrt_32ns_32ns_32_28_1' to 'MadgwickAHRSupdathbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdateOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdathbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MadgwickAHRSupdate'.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 141.641 MB.
INFO: [RTMG 210-278] Implementing memory 'MadgwickAHRSupdatg8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 550.801 ; gain = 205.371 ; free physical = 214 ; free virtual = 6432
INFO: [SYSC 207-301] Generating SystemC RTL for MadgwickAHRSupdate.
INFO: [VHDL 208-304] Generating VHDL RTL for MadgwickAHRSupdate.
INFO: [VLOG 209-307] Generating Verilog RTL for MadgwickAHRSupdate.
INFO: [HLS 200-112] Total elapsed time: 38.86 seconds; peak allocated memory: 141.641 MB.
