// Seed: 561031896
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5
    , id_15,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wand id_12,
    output wire id_13
);
  assign id_15 = -1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    output tri  id_0,
    input  wor  _id_1,
    input  tri0 id_2
    , id_5,
    input  tri0 id_3
);
  wire id_6;
  logic [-1 : -1 'h0 ||  id_1  || ""] id_7;
  assign id_6 = id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign id_7 = id_1;
  assign id_5 = id_3;
  assign id_7 = 1;
endmodule
