<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element CPU
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element LED_FOR_TEST
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element RAM
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "139768";
         type = "String";
      }
   }
   element sysid.clk
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element reg_syn_err_time.clk
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element sysid.control_slave
   {
      datum baseAddress
      {
         value = "139760";
         type = "String";
      }
   }
   element cpu_9866_recfg
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element cpu_rd_end
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element cpu_rd_ram
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element cpu_rx_ram_rd_adr
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element cpu_rx_ram_rd_clk
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element cpu_rx_ram_rd_data
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element cpu_rx_ram_rd_en
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element cpu_rx_ram_rd_triger
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element cpu_tx_triger
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element cpu_xmt_ram_rd_adr
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element cpu_xmt_ram_rd_clk
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element cpu_xmt_ram_rd_data
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element cpu_xmt_ram_rd_en
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element cpu_xmt_ram_wr_adr
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element cpu_xmt_ram_wr_clk
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element cpu_xmt_ram_wr_data
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element cpu_xmt_ram_wr_en
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element epcs_flash_controller_0.epcs_control_port
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "135168";
         type = "String";
      }
   }
   element epcs_flash_controller_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element cpu_rx_ram_rd_data.external_connection
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element cpu_xmt_ram_wr_clk.external_connection
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element CPU.jtag_debug_module
   {
      datum baseAddress
      {
         value = "137216";
         type = "String";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element master_slave
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element rcv_ram_data
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element rcv_ram_wr_end
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element rd_adr
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element rd_clk
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element reg_demap_end_time
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element reg_syn_err_time
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element reg_syn_start_time
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element reg_syn_true_time
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element reg_tx_end_time
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element cpu_rx_ram_rd_triger.reset
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element sysid.reset
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element rx_gain
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element reg_syn_true_time.s1
   {
      datum baseAddress
      {
         value = "139328";
         type = "String";
      }
   }
   element cpu_rx_ram_rd_triger.s1
   {
      datum baseAddress
      {
         value = "139728";
         type = "String";
      }
   }
   element cpu_rx_ram_rd_adr.s1
   {
      datum baseAddress
      {
         value = "139440";
         type = "String";
      }
   }
   element cpu_xmt_ram_wr_data.s1
   {
      datum baseAddress
      {
         value = "139488";
         type = "String";
      }
   }
   element cpu_rx_ram_rd_clk.s1
   {
      datum baseAddress
      {
         value = "139472";
         type = "String";
      }
   }
   element rd_adr.s1
   {
      datum baseAddress
      {
         value = "139632";
         type = "String";
      }
   }
   element reg_syn_start_time.s1
   {
      datum baseAddress
      {
         value = "139360";
         type = "String";
      }
   }
   element cpu_xmt_ram_wr_en.s1
   {
      datum baseAddress
      {
         value = "139552";
         type = "String";
      }
   }
   element cpu_xmt_ram_rd_clk.s1
   {
      datum baseAddress
      {
         value = "139520";
         type = "String";
      }
   }
   element cpu_rx_ram_rd_data.s1
   {
      datum baseAddress
      {
         value = "139744";
         type = "String";
      }
   }
   element cpu_xmt_ram_wr_adr.s1
   {
      datum baseAddress
      {
         value = "139536";
         type = "String";
      }
   }
   element cpu_9866_recfg.s1
   {
      datum baseAddress
      {
         value = "139408";
         type = "String";
      }
   }
   element cpu_xmt_ram_rd_en.s1
   {
      datum baseAddress
      {
         value = "139504";
         type = "String";
      }
   }
   element cpu_rx_ram_rd_en.s1
   {
      datum baseAddress
      {
         value = "139456";
         type = "String";
      }
   }
   element rx_gain.s1
   {
      datum baseAddress
      {
         value = "139392";
         type = "String";
      }
   }
   element cpu_rd_ram.s1
   {
      datum baseAddress
      {
         value = "139568";
         type = "String";
      }
   }
   element cpu_xmt_ram_rd_data.s1
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "139584";
         type = "String";
      }
   }
   element reg_syn_err_time.s1
   {
      datum baseAddress
      {
         value = "139344";
         type = "String";
      }
   }
   element master_slave.s1
   {
      datum baseAddress
      {
         value = "139680";
         type = "String";
      }
   }
   element reg_demap_end_time.s1
   {
      datum baseAddress
      {
         value = "139312";
         type = "String";
      }
   }
   element rd_clk.s1
   {
      datum baseAddress
      {
         value = "139616";
         type = "String";
      }
   }
   element rcv_ram_wr_end.s1
   {
      datum baseAddress
      {
         value = "139664";
         type = "String";
      }
   }
   element cpu_rd_end.s1
   {
      datum baseAddress
      {
         value = "139296";
         type = "String";
      }
   }
   element uart.s1
   {
      datum baseAddress
      {
         value = "139264";
         type = "String";
      }
   }
   element LED_FOR_TEST.s1
   {
      datum baseAddress
      {
         value = "139696";
         type = "String";
      }
   }
   element cpu_xmt_ram_wr_clk.s1
   {
      datum baseAddress
      {
         value = "139600";
         type = "String";
      }
   }
   element cpu_xmt_ram_rd_adr.s1
   {
      datum baseAddress
      {
         value = "139424";
         type = "String";
      }
   }
   element cpu_tx_triger.s1
   {
      datum baseAddress
      {
         value = "139712";
         type = "String";
      }
   }
   element RAM.s1
   {
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element rcv_ram_data.s1
   {
      datum baseAddress
      {
         value = "139648";
         type = "String";
      }
   }
   element reg_tx_end_time.s1
   {
      datum baseAddress
      {
         value = "139376";
         type = "String";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element uart
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="plc_design.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1510555513034" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <interface
   name="data_in_external_connection"
   internal="uart.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="epcs_flash_controller_0_external"
   internal="epcs_flash_controller_0.external"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_rx_ram_rd_data"
   internal="cpu_rx_ram_rd_data.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_rx_ram_rd_triger"
   internal="cpu_rx_ram_rd_triger.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_tx_triger"
   internal="cpu_tx_triger.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="led_for_test_external_connection"
   internal="LED_FOR_TEST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="master_slave_external_connection"
   internal="master_slave.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rcv_ram_wr_end_external_connection"
   internal="rcv_ram_wr_end.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rcv_ram_data_external_connection"
   internal="rcv_ram_data.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rd_adr_external_connection"
   internal="rd_adr.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rd_clk_external_connection"
   internal="rd_clk.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_wr_clk"
   internal="cpu_xmt_ram_wr_clk.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_rd_ram"
   internal="cpu_rd_ram.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_wr_en"
   internal="cpu_xmt_ram_wr_en.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_wr_adr"
   internal="cpu_xmt_ram_wr_adr.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_rd_clk"
   internal="cpu_xmt_ram_rd_clk.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_rd_en"
   internal="cpu_xmt_ram_rd_en.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_rd_adr"
   internal="cpu_xmt_ram_rd_adr.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_rx_ram_rd_clk"
   internal="cpu_rx_ram_rd_clk.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_rx_ram_rd_en"
   internal="cpu_rx_ram_rd_en.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_rx_ram_rd_adr"
   internal="cpu_rx_ram_rd_adr.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_rd_data_external_connection"
   internal=".external_connection" />
 <interface
   name="cpu_xmt_ram_rd_data"
   internal="cpu_xmt_ram_rd_data.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_xmt_ram_wr_data"
   internal="cpu_xmt_ram_wr_data.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_9866_recfg"
   internal="cpu_9866_recfg.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rx_gain"
   internal="rx_gain.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="reg_tx_end_time"
   internal="reg_tx_end_time.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="reg_syn_start_time"
   internal="reg_syn_start_time.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="reg_syn_err_time"
   internal="reg_syn_err_time.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="reg_syn_true_time"
   internal="reg_syn_true_time.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="reg_demap_end_time"
   internal="reg_demap_end_time.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cpu_rd_end"
   internal="cpu_rd_end.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="12.1" enabled="1" name="clk">
  <parameter name="clockFrequency" value="25000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_nios2_qsys" version="12.1" enabled="1" name="CPU">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave">epcs_flash_controller_0.epcs_control_port</parameter>
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="exceptionSlave" value="RAM.s1" />
  <parameter name="breakSlave">CPU.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='RAM.s1' start='0x10000' end='0x1C800' /><slave name='epcs_flash_controller_0.epcs_control_port' start='0x21000' end='0x21800' /><slave name='CPU.jtag_debug_module' start='0x21800' end='0x22000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='RAM.s1' start='0x10000' end='0x1C800' /><slave name='epcs_flash_controller_0.epcs_control_port' start='0x21000' end='0x21800' /><slave name='CPU.jtag_debug_module' start='0x21800' end='0x22000' /><slave name='uart.s1' start='0x22000' end='0x22020' /><slave name='cpu_rd_end.s1' start='0x22020' end='0x22030' /><slave name='reg_demap_end_time.s1' start='0x22030' end='0x22040' /><slave name='reg_syn_true_time.s1' start='0x22040' end='0x22050' /><slave name='reg_syn_err_time.s1' start='0x22050' end='0x22060' /><slave name='reg_syn_start_time.s1' start='0x22060' end='0x22070' /><slave name='reg_tx_end_time.s1' start='0x22070' end='0x22080' /><slave name='rx_gain.s1' start='0x22080' end='0x22090' /><slave name='cpu_9866_recfg.s1' start='0x22090' end='0x220A0' /><slave name='cpu_xmt_ram_rd_adr.s1' start='0x220A0' end='0x220B0' /><slave name='cpu_rx_ram_rd_adr.s1' start='0x220B0' end='0x220C0' /><slave name='cpu_rx_ram_rd_en.s1' start='0x220C0' end='0x220D0' /><slave name='cpu_rx_ram_rd_clk.s1' start='0x220D0' end='0x220E0' /><slave name='cpu_xmt_ram_wr_data.s1' start='0x220E0' end='0x220F0' /><slave name='cpu_xmt_ram_rd_en.s1' start='0x220F0' end='0x22100' /><slave name='cpu_xmt_ram_rd_clk.s1' start='0x22100' end='0x22110' /><slave name='cpu_xmt_ram_wr_adr.s1' start='0x22110' end='0x22120' /><slave name='cpu_xmt_ram_wr_en.s1' start='0x22120' end='0x22130' /><slave name='cpu_rd_ram.s1' start='0x22130' end='0x22140' /><slave name='cpu_xmt_ram_rd_data.s1' start='0x22140' end='0x22150' /><slave name='cpu_xmt_ram_wr_clk.s1' start='0x22150' end='0x22160' /><slave name='rd_clk.s1' start='0x22160' end='0x22170' /><slave name='rd_adr.s1' start='0x22170' end='0x22180' /><slave name='rcv_ram_data.s1' start='0x22180' end='0x22190' /><slave name='rcv_ram_wr_end.s1' start='0x22190' end='0x221A0' /><slave name='master_slave.s1' start='0x221A0' end='0x221B0' /><slave name='LED_FOR_TEST.s1' start='0x221B0' end='0x221C0' /><slave name='cpu_tx_triger.s1' start='0x221C0' end='0x221D0' /><slave name='cpu_rx_ram_rd_triger.s1' start='0x221D0' end='0x221E0' /><slave name='cpu_rx_ram_rd_data.s1' start='0x221E0' end='0x221F0' /><slave name='sysid.control_slave' start='0x221F0' end='0x221F8' /><slave name='jtag_uart.avalon_jtag_slave' start='0x221F8' end='0x22200' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="25000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   enabled="1"
   name="RAM">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName" value="$${FILENAME}_RAM" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="RAM" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="51200" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="12.1"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module kind="altera_avalon_uart" version="12.1" enabled="1" name="uart">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <module
   kind="altera_avalon_epcs_flash_controller"
   version="12.1"
   enabled="1"
   name="epcs_flash_controller_0">
  <parameter name="autoSelectASMIAtom" value="true" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="useASMIAtom" value="false" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="12.1"
   enabled="1"
   name="sysid">
  <parameter name="id" value="1" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_rx_ram_rd_data">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_rx_ram_rd_triger">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_tx_triger">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="LED_FOR_TEST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="master_slave">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="rcv_ram_wr_end">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="rcv_ram_data">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
 </module>
 <module kind="altera_avalon_pio" version="12.1" enabled="1" name="rd_adr">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
 </module>
 <module kind="altera_avalon_pio" version="12.1" enabled="1" name="rd_clk">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_wr_clk">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_rd_data">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module kind="altera_avalon_pio" version="12.1" enabled="1" name="cpu_rd_ram">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_wr_en">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_wr_adr">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_rd_clk">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_rd_en">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_rd_adr">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_xmt_ram_wr_data">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_rx_ram_rd_clk">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_rx_ram_rd_en">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_rx_ram_rd_adr">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="cpu_9866_recfg">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module kind="altera_avalon_pio" version="12.1" enabled="1" name="rx_gain">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="6" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="reg_tx_end_time">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="reg_syn_start_time">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="reg_syn_err_time">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="reg_syn_true_time">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="12.1"
   enabled="1"
   name="reg_demap_end_time">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module kind="altera_avalon_pio" version="12.1" enabled="1" name="cpu_rd_end">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.instruction_master"
   end="CPU.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00021800" />
 </connection>
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="CPU.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00021800" />
 </connection>
 <connection kind="avalon" version="12.1" start="CPU.data_master" end="RAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
 </connection>
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.instruction_master"
   end="RAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
 </connection>
 <connection kind="avalon" version="12.1" start="CPU.data_master" end="uart.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022000" />
 </connection>
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000221f8" />
 </connection>
 <connection kind="interrupt" version="12.1" start="CPU.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="interrupt" version="12.1" start="CPU.d_irq" end="uart.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="epcs_flash_controller_0.epcs_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00021000" />
 </connection>
 <connection
   kind="interrupt"
   version="12.1"
   start="CPU.d_irq"
   end="epcs_flash_controller_0.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="reset" version="12.1" start="clk.clk_reset" end="CPU.reset_n" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="CPU.reset_n" />
 <connection kind="reset" version="12.1" start="clk.clk_reset" end="RAM.reset1" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="RAM.reset1" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="jtag_uart.reset" />
 <connection kind="reset" version="12.1" start="clk.clk_reset" end="uart.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="uart.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="epcs_flash_controller_0.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="epcs_flash_controller_0.reset" />
 <connection kind="clock" version="12.1" start="clk.clk" end="CPU.clk" />
 <connection kind="clock" version="12.1" start="clk.clk" end="RAM.clk1" />
 <connection kind="clock" version="12.1" start="clk.clk" end="jtag_uart.clk" />
 <connection kind="clock" version="12.1" start="clk.clk" end="uart.clk" />
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="epcs_flash_controller_0.clk" />
 <connection kind="clock" version="12.1" start="clk.clk" end="sysid.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000221f0" />
 </connection>
 <connection kind="reset" version="12.1" start="clk.clk_reset" end="sysid.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="sysid.reset" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.instruction_master"
   end="epcs_flash_controller_0.epcs_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00021000" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_rx_ram_rd_data.clk" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_rx_ram_rd_data.reset" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_rx_ram_rd_data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000221e0" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_rx_ram_rd_data.reset" />
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_rx_ram_rd_triger.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_rx_ram_rd_triger.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000221d0" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_rx_ram_rd_triger.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_rx_ram_rd_triger.reset" />
 <connection
   kind="interrupt"
   version="12.1"
   start="CPU.d_irq"
   end="cpu_rx_ram_rd_triger.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection kind="clock" version="12.1" start="clk.clk" end="cpu_tx_triger.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_tx_triger.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000221c0" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_tx_triger.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_tx_triger.reset" />
 <connection kind="clock" version="12.1" start="clk.clk" end="LED_FOR_TEST.clk" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="LED_FOR_TEST.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="LED_FOR_TEST.reset" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="LED_FOR_TEST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000221b0" />
 </connection>
 <connection kind="clock" version="12.1" start="clk.clk" end="master_slave.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="master_slave.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000221a0" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="master_slave.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="master_slave.reset" />
 <connection kind="clock" version="12.1" start="clk.clk" end="rcv_ram_wr_end.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="rcv_ram_wr_end.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022190" />
 </connection>
 <connection
   kind="interrupt"
   version="12.1"
   start="CPU.d_irq"
   end="rcv_ram_wr_end.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection kind="clock" version="12.1" start="clk.clk" end="rcv_ram_data.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="rcv_ram_data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022180" />
 </connection>
 <connection kind="clock" version="12.1" start="clk.clk" end="rd_adr.clk" />
 <connection kind="avalon" version="12.1" start="CPU.data_master" end="rd_adr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022170" />
 </connection>
 <connection kind="clock" version="12.1" start="clk.clk" end="rd_clk.clk" />
 <connection kind="avalon" version="12.1" start="CPU.data_master" end="rd_clk.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022160" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="rcv_ram_wr_end.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="rcv_ram_wr_end.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="rcv_ram_data.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="rcv_ram_data.reset" />
 <connection kind="reset" version="12.1" start="clk.clk_reset" end="rd_adr.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="rd_adr.reset" />
 <connection kind="reset" version="12.1" start="clk.clk_reset" end="rd_clk.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="rd_clk.reset" />
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_wr_clk.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_wr_clk.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022150" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_wr_clk.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_wr_clk.reset" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_rd_data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022140" />
 </connection>
 <connection kind="clock" version="12.1" start="clk.clk" end="cpu_rd_ram.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_rd_ram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022130" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_wr_en.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_wr_en.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022120" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_wr_adr.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_wr_adr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022110" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_rd_clk.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_rd_clk.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022100" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_rd_en.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_rd_en.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000220f0" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_rd_adr.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_wr_data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000220e0" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_wr_data.clk" />
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_rx_ram_rd_clk.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_rx_ram_rd_clk.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000220d0" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_rx_ram_rd_en.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_rx_ram_rd_en.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000220c0" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_rx_ram_rd_adr.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_rx_ram_rd_adr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000220b0" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_rd_data.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_rd_ram.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_rd_ram.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_wr_en.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_wr_en.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_wr_adr.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_wr_adr.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_rd_clk.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_rd_clk.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_rd_en.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_rd_en.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_rd_adr.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_rd_adr.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_wr_data.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_xmt_ram_wr_data.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_rx_ram_rd_clk.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_rx_ram_rd_clk.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_rx_ram_rd_en.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_rx_ram_rd_en.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_rx_ram_rd_adr.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_rx_ram_rd_adr.reset" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_xmt_ram_rd_adr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000220a0" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="cpu_xmt_ram_rd_data.clk" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_xmt_ram_rd_data.reset" />
 <connection kind="clock" version="12.1" start="clk.clk" end="cpu_9866_recfg.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_9866_recfg.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022090" />
 </connection>
 <connection kind="clock" version="12.1" start="clk.clk" end="rx_gain.clk" />
 <connection kind="avalon" version="12.1" start="CPU.data_master" end="rx_gain.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022080" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_9866_recfg.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_9866_recfg.reset" />
 <connection kind="reset" version="12.1" start="clk.clk_reset" end="rx_gain.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="rx_gain.reset" />
 <connection kind="clock" version="12.1" start="clk.clk" end="reg_tx_end_time.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="reg_tx_end_time.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022070" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="reg_syn_start_time.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="reg_syn_start_time.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022060" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="reg_syn_err_time.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="reg_syn_err_time.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022050" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="reg_syn_true_time.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="reg_syn_true_time.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022040" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="clk.clk"
   end="reg_demap_end_time.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="reg_demap_end_time.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022030" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="reg_tx_end_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="reg_tx_end_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="reg_syn_start_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="reg_syn_start_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="reg_syn_err_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="reg_syn_err_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="reg_syn_true_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="reg_syn_true_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="reg_demap_end_time.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="reg_demap_end_time.reset" />
 <connection kind="clock" version="12.1" start="clk.clk" end="cpu_rd_end.clk" />
 <connection
   kind="avalon"
   version="12.1"
   start="CPU.data_master"
   end="cpu_rd_end.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00022020" />
 </connection>
 <connection
   kind="reset"
   version="12.1"
   start="clk.clk_reset"
   end="cpu_rd_end.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="CPU.jtag_debug_module_reset"
   end="cpu_rd_end.reset" />
</system>
