{
    "tool": "yosys",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v2.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_area.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl",
    "num_process": 32,
    "timeout": 21600,
    "verific": true,
    "benchmarks": [
        {
            "name": "cavlc",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/cavlc/rtl",
            "top_module": "cavlc"
        },
        {
            "name": "des_ao",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/des_area_opt",
            "top_module": "des_top"
        },
        {
            "name": "i2c_master",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/i2c_master/rtl",
            "top_module": "i2c_master"
        },
        {
            "name": "ata_ocidec-1",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/ocidec-1",
            "top_module": "atahost_top"
        },
        {
            "name": "ata_ocidec-2",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/ocidec-2",
            "top_module": "atahost_top"
        },
        {
            "name": "param_adder",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/param_adder",
            "top_module": "param_adder"
        },
        {
            "name": "param_counter",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/param_counter",
            "top_module": "param_up_counter"
        },
        {
            "name": "sasc",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/sasc/rtl",
            "top_module": "sasc"
        },
        {
            "name": "ss_pcm",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/ss_pcm/rtl/verilog",
            "top_module": "pcm_slv"
        },
        {
            "name": "tv80s",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/tv80s/rtl",
            "top_module": "tv80s_top"
        },
        {
            "name": "usb1_1_phy",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/usb1_1_phy/rtl",
            "top_module": "usb_phy_top"
        },
        {
            "name": "ac97",
            "rtl_path": "benchmarks/verilog/IWLS2005/ac97",
            "top_module": "ac97_top"
        },
        {
            "name": "aes",
            "rtl_path": "benchmarks/verilog/IWLS2005/aes", 
            "top_module": "aes_cipher_top"
        },
        {
            "name": "dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/dma", 
            "top_module": "dma_top"
        },
        {
            "name": "mc",
            "rtl_path": "benchmarks/verilog/IWLS2005/mc",
            "top_module": "mc_top"
        },
        {
            "name": "s38584",
            "rtl_path": "benchmarks/verilog/IWLS2005/s38584",
            "top_module": "s38584"
        },
        {
            "name": "spi",
            "rtl_path": "benchmarks/verilog/IWLS2005/spi",
            "top_module": "spi_top"
        },
        {
            "name": "systemcdes",
            "rtl_path": "benchmarks/verilog/IWLS2005/systemcdes",
            "top_module": "systemcdes"
        },
        {
            "name": "usbf",
            "rtl_path": "benchmarks/verilog/IWLS2005/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_conmax",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "wb_dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_dma",
            "top_module": "wb_dma_top"
        },
        {
            "name": "eth",
            "rtl_path": "benchmarks/verilog/IWLS2005/eth",
            "top_module": "eth_top"
        },
        {
            "name": "IR_Remote",
            "rtl_path": "benchmarks/verilog/ql_designs/IR_Remote", 
            "top_module": "top"
        },
        {
            "name": "KeyExpantion",
            "rtl_path": "benchmarks/verilog/ql_designs/KeyExpantion", 
            "top_module": "top"
        },
        {
            "name": "Simon_bit_serial_top_module",
            "rtl_path": "benchmarks/verilog/ql_designs/Simon_bit_serial_top_module",
            "top_module": "top"
        },
        {
            "name": "VexRiscv",
            "rtl_path": "benchmarks/verilog/ql_designs/VexRiscv",
            "top_module": "VexRiscv"
        },
        {
            "name": "adder_128",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "adder_8",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_8",
            "top_module": "adder_8"
        },
        {
            "name": "adder_FFs",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_FFs",
            "top_module": "adder_FFs"
        },
        {
            "name": "adder_columns",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_columns",
            "top_module": "adder_columns"
        },
        {
            "name": "adder_max",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_max",
            "top_module": "adder_max"
        },
        {
            "name": "and2",
            "rtl_path": "benchmarks/verilog/ql_designs/and2",
            "top_module": "and2"
        },
        {
            "name": "and2_latch",
            "rtl_path": "benchmarks/verilog/ql_designs/and2_latch",
            "top_module": "and2_latch"
        },
        {
            "name": "and2_or2",
            "rtl_path": "benchmarks/verilog/ql_designs/and2_or2",
            "top_module": "and2_or2"
        },
        {
            "name": "bin2bcd",
            "rtl_path": "benchmarks/verilog/ql_designs/bin2bcd",
            "top_module": "bin2bcd"
        },
        {
            "name": "bin2seven",
            "rtl_path": "benchmarks/verilog/ql_designs/bin2seven",
            "top_module": "top"
        },
        {
            "name": "bitonic_mesh",
            "rtl_path": "benchmarks/verilog/ql_designs/bitonic_mesh",
            "top_module": "system100"
        },
        {
            "name": "bram",
            "rtl_path": "benchmarks/verilog/ql_designs/bram",
            "top_module": "BRAM_16x1024"
        },
        {
            "name": "cf_fft_256_8",
            "rtl_path": "benchmarks/verilog/ql_designs/cf_fft_256_8",
            "top_module": "cf_fft_256_8"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "benchmarks/verilog/ql_designs/cf_fir_24_16_16",
            "top_module": "top"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "benchmarks/verilog/ql_designs/cf_rca_16",
            "top_module": "top"
        },
        {
            "name": "clock_test",
            "rtl_path": "benchmarks/verilog/ql_designs/clock_test",
            "top_module": "top"
        },
        {
            "name": "clock_tree_design",
            "rtl_path": "benchmarks/verilog/ql_designs/clock_tree_design",
            "top_module": "clock_tree_design"
        },
        {
            "name": "conv2d",
            "rtl_path": "benchmarks/verilog/ql_designs/conv2d",
            "top_module": "top"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "benchmarks/verilog/ql_designs/conv2d_no_ksa",
            "top_module": "top"
        },
        {
            "name": "counter",
            "rtl_path": "benchmarks/verilog/ql_designs/counter",
            "top_module": "top"
        },
        {
            "name": "counter120bitx5",
            "rtl_path": "benchmarks/verilog/ql_designs/counter120bitx5",
            "top_module": "counter120bitx5"
        },
        {
            "name": "counter_16bit",
            "rtl_path": "benchmarks/verilog/ql_designs/counter_16bit",
            "top_module": "top"
        },
        {
            "name": "counter_32bit",
            "rtl_path": "benchmarks/verilog/ql_designs/counter_32bit",
            "top_module": "top"
        },
        {
            "name": "counter_4clk",
            "rtl_path": "benchmarks/verilog/ql_designs/counter_4clk",
            "top_module": "top"
        },
        {
            "name": "counter_al4s3b",
            "rtl_path": "benchmarks/verilog/ql_designs/counter_al4s3b",
            "top_module": "top"
        },
        {
            "name": "dart",
            "rtl_path": "benchmarks/verilog/ql_designs/dart",
            "top_module": "PackedFIFO"
        },
        {
            "name": "dart32_8x8",
            "rtl_path": "benchmarks/verilog/ql_designs/dart32_8x8",
            "top_module": "dart32_8x8"
        },
        {
            "name": "dct_mac",
            "rtl_path": "benchmarks/verilog/ql_designs/dct_mac",
            "top_module": "dct_syn"
        },
        {
            "name": "des90",
            "rtl_path": "benchmarks/verilog/ql_designs/des90",
            "top_module": "system90"
        },
        {
            "name": "des_perf",
            "rtl_path": "benchmarks/verilog/ql_designs/des_perf",
            "top_module": "des_perf"
        },
        {
            "name": "design6",
            "rtl_path": "benchmarks/verilog/ql_designs/design6",
            "top_module": "top"
        },
        {
            "name": "design9",
            "rtl_path": "benchmarks/verilog/ql_designs/design9",
            "top_module": "top"
        },
        {
            "name": "e_sdio_host_controller",
            "rtl_path": "benchmarks/verilog/ql_designs/e_sdio_host_controller",
            "top_module": "top"
        },
        {
            "name": "full_adder",
            "rtl_path": "benchmarks/verilog/ql_designs/full_adder",
            "top_module": "full_adder"
        },
        {
            "name": "iir",
            "rtl_path": "benchmarks/verilog/ql_designs/iir",
            "top_module": "top"
        },
        {
            "name": "io_max",
            "rtl_path": "benchmarks/verilog/ql_designs/io_max",
            "top_module": "io_max"
        },
        {
            "name": "io_reg",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg",
            "top_module": "io_reg"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg_max",
            "top_module": "io_reg_max"
        },
        {
            "name": "io_reg_tc1",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg_tc1",
            "top_module": "io_reg_tc1"
        },
        {
            "name": "io_tc1",
            "rtl_path": "benchmarks/verilog/ql_designs/io_tc1",
            "top_module": "io_tc1"
        },
        {
            "name": "jpeg_qnr",
            "rtl_path": "benchmarks/verilog/ql_designs/jpeg_qnr",
            "top_module": "jpeg_qnr"
        },
        {
            "name": "lut4_8ffs",
            "rtl_path": "benchmarks/verilog/ql_designs/lut4_8ffs",
            "top_module": "lut4_8ffs"
        },
        {
            "name": "mac_16",
            "rtl_path": "benchmarks/verilog/ql_designs/mac_16",
            "top_module": "mac_16"
        },
        {
            "name": "main_loop_synth",
            "rtl_path": "benchmarks/verilog/ql_designs/main_loop_synth",
            "top_module": "main_loop"
        },
        {
            "name": "multi_enc_decx2x4",
            "rtl_path": "benchmarks/verilog/ql_designs/multi_enc_decx2x4",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "benchmarks/verilog/ql_designs/multiplier_8bit",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "ode",
            "rtl_path": "benchmarks/verilog/ql_designs/ode",
            "top_module": "top"
        },
        {
            "name": "osc_alu",
            "rtl_path": "benchmarks/verilog/ql_designs/osc_alu",
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "benchmarks/verilog/ql_designs/rgb2ycrcb",
            "top_module": "top"
        },
        {
            "name": "routing_test",
            "rtl_path": "benchmarks/verilog/ql_designs/routing_test",
            "top_module": "routing_test"
        },
        {
            "name": "rs_decoder_1",
            "rtl_path": "benchmarks/verilog/ql_designs/rs_decoder_1",
            "top_module": "rs_decoder_1"
        },
        {
            "name": "sdc_controller",
            "rtl_path": "benchmarks/verilog/ql_designs/sdc_controller",
            "top_module": "sdc_controller"
        },
        {
            "name": "sdio_client_top",
            "rtl_path": "benchmarks/verilog/ql_designs/sdio_client_top",
            "top_module": "top"
        },
        {
            "name": "sha256",
            "rtl_path": "benchmarks/verilog/ql_designs/sha256",
            "top_module": "sha256"
        },
        {
            "name": "sha_top",
            "rtl_path": "benchmarks/verilog/ql_designs/sha_top",
            "top_module": "top"
        },
        {
            "name": "shift_reg_1024",
            "rtl_path": "benchmarks/verilog/ql_designs/shift_reg_1024",
            "top_module": "shift_reg_1024"
        },
        {
            "name": "shift_reg_4608",
            "rtl_path": "benchmarks/verilog/ql_designs/shift_reg_4608",
            "top_module": "shift_reg_4608"
        },
        {
            "name": "shift_reg_576",
            "rtl_path": "benchmarks/verilog/ql_designs/shift_reg_576",
            "top_module": "shift_reg_576"
        },
        {
            "name": "shift_reg_8",
            "rtl_path": "benchmarks/verilog/ql_designs/shift_reg_8",
            "top_module": "shift_reg_8"
        },
        {
            "name": "shift_reg_8192",
            "rtl_path": "benchmarks/verilog/ql_designs/shift_reg_8192",
            "top_module": "shift_reg_8192"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "benchmarks/verilog/ql_designs/smithwaterman",
            "top_module": "smithwaterman"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "benchmarks/verilog/ql_designs/spi_master_top",
            "top_module": "spi_master_top"
        },
        {
            "name": "stereovision0",
            "rtl_path": "benchmarks/verilog/ql_designs/stereovision0",
            "top_module": "top"
        },
        {
            "name": "stereovision2",
            "rtl_path": "benchmarks/verilog/ql_designs/stereovision2",
            "top_module": "sv_chip2_hierarchy_no_mem"
        },
        {
            "name": "syn2",
            "rtl_path": "benchmarks/verilog/ql_designs/syn2",
            "top_module": "top"
        },
        {
            "name": "top_120_13",
            "rtl_path": "benchmarks/verilog/ql_designs/top_120_13",
            "top_module": "top_120_13"
        },
        {
            "name": "ucsb_152_tap_fir",
            "rtl_path": "benchmarks/verilog/ql_designs/ucsb_152_tap_fir",
            "top_module": "ucsb_152_tap_fir"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "benchmarks/verilog/ql_designs/unsigned_mult_50",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "benchmarks/verilog/ql_designs/unsigned_mult_80",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "benchmarks/verilog/ql_designs/ycrcb2rgb",
            "top_module": "top"
        },
        {
            "name": "b01",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b01", 
            "top_module": "b01"
        },
        {
            "name": "b02",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b02", 
            "top_module": "b02"
        },
        {
            "name": "b03",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b03", 
            "top_module": "b03"
        },
        {
            "name": "b04",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b04", 
            "top_module": "b04"
        },
        {
            "name": "b05",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b05", 
            "top_module": "b05"
        },
        {
            "name": "b06",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b06", 
            "top_module": "b06"
        },
        {
            "name": "b07",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b07", 
            "top_module": "b07"
        },
        {
            "name": "b08",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b08", 
            "top_module": "b08"
        },
        {
            "name": "b09",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b09", 
            "top_module": "b09"
        },
        {
            "name": "b10",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b10", 
            "top_module": "b10"
        },
        {
            "name": "b11",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b11", 
            "top_module": "b11"
        },
        {
            "name": "b12",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b12", 
            "top_module": "b12"
        },
        {
            "name": "b13",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b13", 
            "top_module": "b13"
        },
        {
            "name": "b14",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b14", 
            "top_module": "b14"
        },
        {
            "name": "b15",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b15", 
            "top_module": "b15"
        },
        {
            "name": "b17",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b17", 
            "top_module": "b17"
        },
        {
            "name": "b18",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b18", 
            "top_module": "b18"
        },
        {
            "name": "b19",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b19", 
            "top_module": "b19"
        },
        {
            "name": "b20",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b20", 
            "top_module": "b20"
        },
        {
            "name": "b21",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b21", 
            "top_module": "b21"
        },
        {
            "name": "b22",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b22", 
            "top_module": "b22"
        }
    ]
}
