{"vcs1":{"timestamp_begin":1684311986.827291796, "rt":1.45, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311988.367927587, "rt":1.21, "ut":0.43, "st":0.15}}
{"link":{"timestamp_begin":1684311989.649670273, "rt":0.50, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311986.165435839}
{"VCS_COMP_START_TIME": 1684311986.165435839}
{"VCS_COMP_END_TIME": 1684311991.676964176}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330640}}
{"stitch_vcselab": {"peak_mem": 211888}}
