// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module two_mm_stream_ijk_ikj_mm2_stage_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v13_address0,
        v13_ce0,
        v13_q0,
        v14_address0,
        v14_ce0,
        v14_we0,
        v14_d0,
        v611_dout,
        v611_empty_n,
        v611_read
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] v13_address0;
output   v13_ce0;
input  [31:0] v13_q0;
output  [11:0] v14_address0;
output   v14_ce0;
output   v14_we0;
output  [31:0] v14_d0;
input  [31:0] v611_dout;
input   v611_empty_n;
output   v611_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg v611_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] trunc_ln77_fu_106_p1;
reg   [5:0] trunc_ln77_reg_133;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln49_fu_94_p2;
wire   [11:0] tmp_3_cast_fu_115_p3;
reg   [11:0] tmp_3_cast_reg_138;
wire    ap_CS_fsm_state6;
reg   [5:0] t_row_address0;
reg    t_row_ce0;
reg    t_row_we0;
wire   [31:0] t_row_q0;
reg   [5:0] d_row_address0;
reg    d_row_ce0;
reg    d_row_we0;
reg   [31:0] d_row_d0;
wire   [31:0] d_row_q0;
reg    d_row_ce1;
wire   [31:0] d_row_q1;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_ready;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_v611_read;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_d0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_ready;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_address0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_ce0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_d0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_ready;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_t_row_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_t_row_ce0;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_v13_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_v13_ce0;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_d0;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_address1;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_ce1;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_ready;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_d0;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_d_row_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_d_row_ce0;
reg    grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start_reg;
reg    grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [6:0] i1_fu_46;
wire   [6:0] add_ln49_fu_100_p2;
reg    ap_block_state1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start_reg = 1'b0;
end

two_mm_stream_ijk_ikj_mm2_stage_0_1_t_row #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
t_row_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_row_address0),
    .ce0(t_row_ce0),
    .we0(t_row_we0),
    .d0(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_d0),
    .q0(t_row_q0)
);

two_mm_stream_ijk_ikj_mm2_stage_0_1_d_row #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
d_row_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_row_address0),
    .ce0(d_row_ce0),
    .we0(d_row_we0),
    .d0(d_row_d0),
    .q0(d_row_q0),
    .address1(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_address1),
    .ce1(d_row_ce1),
    .q1(d_row_q1)
);

two_mm_stream_ijk_ikj_mm2_stage_0_1_Pipeline_l_S_k_0_k1 grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_ready),
    .v611_dout(v611_dout),
    .v611_empty_n(v611_empty_n),
    .v611_read(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_v611_read),
    .t_row_address0(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_address0),
    .t_row_ce0(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_ce0),
    .t_row_we0(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_we0),
    .t_row_d0(grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_d0)
);

two_mm_stream_ijk_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_ready),
    .d_row_address0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_address0),
    .d_row_ce0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_ce0),
    .d_row_we0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_we0),
    .d_row_d0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_d0)
);

two_mm_stream_ijk_ikj_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1 grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_ready),
    .t_row_address0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_t_row_address0),
    .t_row_ce0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_t_row_ce0),
    .t_row_q0(t_row_q0),
    .v13_address0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_v13_address0),
    .v13_ce0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_v13_ce0),
    .v13_q0(v13_q0),
    .d_row_address0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_address0),
    .d_row_ce0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_ce0),
    .d_row_we0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_we0),
    .d_row_d0(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_d0),
    .d_row_address1(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_address1),
    .d_row_ce1(grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_ce1),
    .d_row_q1(d_row_q1)
);

two_mm_stream_ijk_ikj_mm2_stage_0_1_Pipeline_l_S_j_3_j2 grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_ready),
    .zext_ln77(tmp_3_cast_reg_138),
    .v14_address0(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_address0),
    .v14_ce0(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_ce0),
    .v14_we0(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_we0),
    .v14_d0(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_d0),
    .d_row_address0(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_d_row_address0),
    .d_row_ce0(grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_d_row_ce0),
    .d_row_q0(d_row_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln49_fu_94_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln49_fu_94_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln49_fu_94_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_fu_46 <= 7'd0;
    end else if (((icmp_ln49_fu_94_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_fu_46 <= add_ln49_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_3_cast_reg_138[11 : 6] <= tmp_3_cast_fu_115_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln49_fu_94_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln77_reg_133 <= trunc_ln77_fu_106_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_94_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_94_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        d_row_address0 = grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_d_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_row_address0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_row_address0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_address0;
    end else begin
        d_row_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        d_row_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_d_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_row_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_row_ce0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_ce0;
    end else begin
        d_row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_row_ce1 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_ce1;
    end else begin
        d_row_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_row_d0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_row_d0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_d0;
    end else begin
        d_row_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_row_we0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_d_row_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_row_we0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_d_row_we0;
    end else begin
        d_row_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_row_address0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_t_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        t_row_address0 = grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_address0;
    end else begin
        t_row_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_row_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_t_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        t_row_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_ce0;
    end else begin
        t_row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        t_row_we0 = grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_t_row_we0;
    end else begin
        t_row_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v611_read = grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_v611_read;
    end else begin
        v611_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln49_fu_94_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_fu_100_p2 = (i1_fu_46 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_done == 1'b0) | (grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_done == 1'b0));
end

assign grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start_reg;

assign icmp_ln49_fu_94_p2 = ((i1_fu_46 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_3_cast_fu_115_p3 = {{trunc_ln77_reg_133}, {6'd0}};

assign trunc_ln77_fu_106_p1 = i1_fu_46[5:0];

assign v13_address0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_v13_address0;

assign v13_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_v13_ce0;

assign v14_address0 = grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_address0;

assign v14_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_ce0;

assign v14_d0 = grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_d0;

assign v14_we0 = grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_v14_we0;

always @ (posedge ap_clk) begin
    tmp_3_cast_reg_138[5:0] <= 6'b000000;
end

endmodule //two_mm_stream_ijk_ikj_mm2_stage_0_1
