Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 24 09:52:53 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex5_wrapper_timing_summary_routed.rpt -rpx ex5_wrapper_timing_summary_routed.rpx
| Design       : ex5_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.348        0.000                      0                   17        0.250        0.000                      0                   17        4.500        0.000                       0                   274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.348        0.000                      0                   17        0.250        0.000                      0                   17        4.500        0.000                       0                   274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 1.325ns (79.137%)  route 0.349ns (20.863%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.666 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.758 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.758    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.915 r  ex5_i/EightDispControl_0/U0/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.915    ex5_i/EightDispControl_0/U0/div_reg[16]_i_1_n_7
    SLICE_X88Y78         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.213    13.991    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y78         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[16]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y78         FDRE (Setup_fdre_C_D)        0.094    14.263    ex5_i/EightDispControl_0/U0/div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.313ns (78.987%)  route 0.349ns (21.013%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.666 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.903 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.903    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_4
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.213    13.991    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[15]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y77         FDRE (Setup_fdre_C_D)        0.094    14.263    ex5_i/EightDispControl_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 1.299ns (78.808%)  route 0.349ns (21.192%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.666 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.889 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.889    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_6
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.213    13.991    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[13]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y77         FDRE (Setup_fdre_C_D)        0.094    14.263    ex5_i/EightDispControl_0/U0/div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 1.256ns (78.241%)  route 0.349ns (21.759%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.666 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.846 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.846    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.213    13.991    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[14]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y77         FDRE (Setup_fdre_C_D)        0.094    14.263    ex5_i/EightDispControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.440ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 1.233ns (77.924%)  route 0.349ns (22.076%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.666 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.823 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.823    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_7
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.213    13.991    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[12]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y77         FDRE (Setup_fdre_C_D)        0.094    14.263    ex5_i/EightDispControl_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  8.440    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.221ns (77.756%)  route 0.349ns (22.244%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.811 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.811    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.211    13.989    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[11]/C
                         clock pessimism              0.214    14.203    
                         clock uncertainty           -0.035    14.167    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)        0.094    14.261    ex5_i/EightDispControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.207ns (77.555%)  route 0.349ns (22.445%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.797 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.797    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_6
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.211    13.989    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[9]/C
                         clock pessimism              0.214    14.203    
                         clock uncertainty           -0.035    14.167    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)        0.094    14.261    ex5_i/EightDispControl_0/U0/div_reg[9]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 1.164ns (76.918%)  route 0.349ns (23.082%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.754 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.754    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.211    13.989    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism              0.214    14.203    
                         clock uncertainty           -0.035    14.167    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)        0.094    14.261    ex5_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.141ns (76.561%)  route 0.349ns (23.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.574 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.574    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.731 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.731    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_7
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.211    13.989    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[8]/C
                         clock pessimism              0.214    14.203    
                         clock uncertainty           -0.035    14.167    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)        0.094    14.261    ex5_i/EightDispControl_0/U0/div_reg[8]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  8.530    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 1.129ns (76.371%)  route 0.349ns (23.629%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.310     4.241    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.393     4.634 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.975    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.474 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.482    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.719 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.719    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.210    13.988    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[7]/C
                         clock pessimism              0.214    14.202    
                         clock uncertainty           -0.035    14.166    
    SLICE_X88Y75         FDRE (Setup_fdre_C_D)        0.094    14.260    ex5_i/EightDispControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  8.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.595     1.514    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ex5_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.789    ex5_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     2.029    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    ex5_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  ex5_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.788    ex5_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.863     2.028    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134     1.647    ex5_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.274ns (67.771%)  route 0.130ns (32.229%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     1.516    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  ex5_i/EightDispControl_0/U0/div_reg[14]/Q
                         net (fo=9, routed)           0.130     1.811    ex5_i/EightDispControl_0/U0/sel0[0]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.866     2.031    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[14]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134     1.650    ex5_i/EightDispControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.595     1.514    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ex5_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.789    ex5_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.935 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     2.029    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    ex5_i/EightDispControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  ex5_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.788    ex5_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.934 r  ex5_i/EightDispControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    ex5_i/EightDispControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.863     2.028    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y75         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134     1.647    ex5_i/EightDispControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.310ns (70.406%)  route 0.130ns (29.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     1.516    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  ex5_i/EightDispControl_0/U0/div_reg[14]/Q
                         net (fo=9, routed)           0.130     1.811    ex5_i/EightDispControl_0/U0/sel0[0]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.957 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_4
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.866     2.031    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[15]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134     1.650    ex5_i/EightDispControl_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.279ns (63.264%)  route 0.162ns (36.736%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  ex5_i/EightDispControl_0/U0/div_reg[0]/Q
                         net (fo=1, routed)           0.162     1.839    ex5_i/EightDispControl_0/U0/div_reg_n_0_[0]
    SLICE_X88Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  ex5_i/EightDispControl_0/U0/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.884    ex5_i/EightDispControl_0/U0/div[0]_i_5_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.954 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_7
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.863     2.028    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[0]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134     1.647    ex5_i/EightDispControl_0/U0/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     1.516    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  ex5_i/EightDispControl_0/U0/div_reg[13]/Q
                         net (fo=1, routed)           0.168     1.848    ex5_i/EightDispControl_0/U0/div_reg_n_0_[13]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.959 r  ex5_i/EightDispControl_0/U0/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    ex5_i/EightDispControl_0/U0/div_reg[12]_i_1_n_6
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.866     2.031    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[13]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134     1.650    ex5_i/EightDispControl_0/U0/div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  ex5_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.168     1.845    ex5_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.956 r  ex5_i/EightDispControl_0/U0/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    ex5_i/EightDispControl_0/U0/div_reg[0]_i_1_n_6
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.863     2.028    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[1]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134     1.647    ex5_i/EightDispControl_0/U0/div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ex5_i/EightDispControl_0/U0/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/EightDispControl_0/U0/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.595     1.514    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ex5_i/EightDispControl_0/U0/div_reg[9]/Q
                         net (fo=1, routed)           0.168     1.846    ex5_i/EightDispControl_0/U0/div_reg_n_0_[9]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.957 r  ex5_i/EightDispControl_0/U0/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.957    ex5_i/EightDispControl_0/U0/div_reg[8]_i_1_n_6
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     2.029    ex5_i/EightDispControl_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  ex5_i/EightDispControl_0/U0/div_reg[9]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    ex5_i/EightDispControl_0/U0/div_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y9    ex5_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y0    ex5_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y18   ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y0    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y35   ex5_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y6    ex5_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y7    ex5_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y13   ex5_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y1    ex5_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y8    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y77   ex5_i/EightDispControl_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y77   ex5_i/EightDispControl_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y77   ex5_i/EightDispControl_0/U0/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y77   ex5_i/EightDispControl_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78   ex5_i/EightDispControl_0/U0/div_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y116   ex5_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y74   ex5_i/EightDispControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y74   ex5_i/EightDispControl_0/U0/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y76   ex5_i/EightDispControl_0/U0/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y76   ex5_i/EightDispControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115   ex5_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y115   ex5_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y114   ex5_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y116   ex5_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y135  ex5_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y135  ex5_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y101  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y101  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y100  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y100  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



