INFO-FLOW: Workspace /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good opened at Wed Jul 06 20:17:24 CEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.29 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.48 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.37 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.45 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.28 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.37 sec.
Execute     set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 5.19 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.25 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.33 sec.
Command       add_library done; 0.55 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.86 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip
Execute     config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 7.31 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.31 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.4 sec.
Command     add_library done; 0.6 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.77 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip -rtl vhdl 
Execute   source ./hls_linear_combination/good/directives.tcl 
Execute     set_directive_top -name hls_linear_combination hls_linear_combination 
INFO: [HLS 200-1510] Running: set_directive_top -name hls_linear_combination hls_linear_combination 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
Execute     set_directive_interface -mode axis -register -register_mode both hls_linear_combination vecs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination vecs 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
Execute     set_directive_interface -mode axis -register -register_mode both hls_linear_combination coeffs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination coeffs 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
Execute     set_directive_interface -mode axis -register -register_mode both hls_linear_combination out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination out 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
Execute     set_directive_array_partition -type cyclic -factor 16 -dim 1 hls_linear_combination accumulators 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 hls_linear_combination accumulators 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 6 -dim 2 hls_linear_combination vec_l 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 6 -dim 2 hls_linear_combination vec_l 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
Execute     set_directive_pipeline -off hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off hls_linear_combination/READ_LOOP_VEC1 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
Execute     set_directive_unroll -factor 4 hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 hls_linear_combination/READ_LOOP_VEC1 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
INFO-FLOW: Setting directive 'UNROLL' factor=4 
Execute     set_directive_pipeline hls_linear_combination/READ_LOOP_VEC2 
INFO: [HLS 200-1510] Running: set_directive_pipeline hls_linear_combination/READ_LOOP_VEC2 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
INFO-FLOW: Setting directive 'UNROLL' factor=4 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 180.617 MB.
INFO: [HLS 200-10] Analyzing design file 'hls_linear_combination/hls_linear_combination.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_linear_combination/hls_linear_combination.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang hls_linear_combination/hls_linear_combination.cpp -foptimization-record-file=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.hls_linear_combination.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.hls_linear_combination.cpp.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.hls_linear_combination.cpp.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top hls_linear_combination -name=hls_linear_combination 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
INFO-FLOW: Setting directive 'UNROLL' factor=4 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
INFO-FLOW: Setting directive 'UNROLL' factor=4 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
INFO-FLOW: Setting directive 'UNROLL' factor=4 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/.systemc_flag -fix-errors /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/all.directive.json -fix-errors /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.98 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang-tidy.hls_linear_combination.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang-tidy.hls_linear_combination.pp.0.cpp.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang-tidy.hls_linear_combination.pp.0.cpp.err.log 
Command         ap_eval done; 3.74 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 3.84 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/xilinx-dataflow-lawyer.hls_linear_combination.pp.0.cpp.diag.yml /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/xilinx-dataflow-lawyer.hls_linear_combination.pp.0.cpp.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/xilinx-dataflow-lawyer.hls_linear_combination.pp.0.cpp.err.log 
Command       ap_eval done; 2.38 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.hls_linear_combination.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.hls_linear_combination.pp.0.cpp.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.hls_linear_combination.pp.0.cpp.err.log 
Command       ap_eval done; 2.57 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.28 seconds. CPU system time: 0.9 seconds. Elapsed time: 18.45 seconds; current allocated memory: 182.034 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.0.bc -args  "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.g.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.0.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.1.lower.bc -args /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.1.lower.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.2.m1.bc -args /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.2.m1.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 6.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 6.48 sec.
Execute       run_link_or_opt -opt -out /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.3.fpc.bc -args /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_linear_combination -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_linear_combination -reflow-float-conversion -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.3.fpc.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.83 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.84 sec.
Execute       run_link_or_opt -out /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.4.m2.bc -args /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.4.m2.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.5.gdce.bc -args /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_linear_combination 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.5.gdce.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hls_linear_combination -mllvm -hls-db-dir -mllvm /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.ld.5.gdce.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.lto.bc > /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.38 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<axis_data, 0>::read(axis_data&)' into 'hls::stream<axis_data, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<axis_data, 0>::read()' into 'hls_linear_combination(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&, int, hls::stream<axis_data, 0>&)' (hls_linear_combination/hls_linear_combination.cpp:17:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<axis_data, 0>::write(axis_data const&)' into 'hls_linear_combination(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&, int, hls::stream<axis_data, 0>&)' (hls_linear_combination/hls_linear_combination.cpp:54:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<axis_data, 0>::read()' into 'hls_linear_combination(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&, int, hls::stream<axis_data, 0>&)' (hls_linear_combination/hls_linear_combination.cpp:24:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.axis_datas' into 'hls_linear_combination(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&, int, hls::stream<axis_data, 0>&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.56 seconds. CPU system time: 0.45 seconds. Elapsed time: 9.74 seconds; current allocated memory: 184.080 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 184.081 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_linear_combination -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.0.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 189.702 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.1.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.2 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.2.prechk.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 196.013 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.g.1.bc to /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.o.1.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'READ_LOOP_COEFS' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'hls_linear_combination' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EX_LOOP_LC1' (hls_linear_combination/hls_linear_combination.cpp:30) in function 'hls_linear_combination' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EX_LOOP_LC2' (hls_linear_combination/hls_linear_combination.cpp:36) in function 'hls_linear_combination' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_LOOP_OUT' (hls_linear_combination/hls_linear_combination.cpp:47) in function 'hls_linear_combination' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'EX_LOOP_LC1' (hls_linear_combination/hls_linear_combination.cpp:30) in function 'hls_linear_combination' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'READ_LOOP_VEC1' (hls_linear_combination/hls_linear_combination.cpp:15) in function 'hls_linear_combination' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'EX_LOOP_LC12' (hls_linear_combination/hls_linear_combination.cpp:31) in function 'hls_linear_combination' completely with a factor of 60.
INFO: [XFORM 203-101] Partitioning array 'accumulators'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'vec_l' (hls_linear_combination/hls_linear_combination.cpp:8) in dimension 2 with a cyclic factor 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accumulators.15' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'accumulators.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accumulators.15' in dimension 1 completely.
Command         transform done; 0.96 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.o.1.tmp.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.5 seconds; current allocated memory: 224.746 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.o.2.bc -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'READ_LOOP_VEC1' (hls_linear_combination/hls_linear_combination.cpp:15:27) in function 'hls_linear_combination' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'coeffs_l' (hls_linear_combination/hls_linear_combination.cpp:25:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_l' (hls_linear_combination/hls_linear_combination.cpp:41:14)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_l[0]' (hls_linear_combination/hls_linear_combination.cpp:18:17)
Command         transform done; 1.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 225.479 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.67 sec.
Command     elaborate done; 31.9 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_linear_combination' ...
Execute       ap_set_top_model hls_linear_combination 
Execute       get_model_list hls_linear_combination -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_linear_combination 
Execute       get_model_list hls_linear_combination -filter all-wo-channel 
INFO-FLOW: Model list for configure: hls_linear_combination
INFO-FLOW: Configuring Module : hls_linear_combination ...
Execute       set_default_model hls_linear_combination 
Execute       apply_spec_resource_limit hls_linear_combination 
INFO-FLOW: Model list for preprocess: hls_linear_combination
INFO-FLOW: Preprocessing Module: hls_linear_combination ...
Execute       set_default_model hls_linear_combination 
Execute       cdfg_preprocess -model hls_linear_combination 
Execute       rtl_gen_preprocess hls_linear_combination 
INFO-FLOW: Model list for synthesis: hls_linear_combination
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_linear_combination 
Execute       schedule -model hls_linear_combination 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'vec_l_5'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'vec_l_4'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'vec_l_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'vec_l_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'vec_l_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'vec_l_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP_VEC2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'READ_LOOP_VEC2'
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP_VEC2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'READ_LOOP_VEC2'
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP_VEC2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'READ_LOOP_VEC2'
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP_VEC2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'READ_LOOP_VEC2'
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP_COEFS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'READ_LOOP_COEFS'
INFO: [SCHED 204-61] Pipelining loop 'EX_LOOP_LC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'EX_LOOP_LC1'
INFO: [SCHED 204-61] Pipelining loop 'EX_LOOP_LC2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 37, loop 'EX_LOOP_LC2'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_LOOP_OUT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_LOOP_OUT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.81 seconds; current allocated memory: 228.732 MB.
Execute       syn_report -verbosereport -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.84 sec.
Execute       db_write -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling hls_linear_combination.
Execute       set_default_model hls_linear_combination 
Execute       bind -model hls_linear_combination 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.77 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.72 seconds; current allocated memory: 232.832 MB.
Execute       syn_report -verbosereport -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.39 sec.
Execute       db_write -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding hls_linear_combination.
Execute       get_model_list hls_linear_combination -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess hls_linear_combination 
INFO-FLOW: Model list for RTL generation: hls_linear_combination
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hls_linear_combination -top_prefix  -sub_prefix hls_linear_combination_ -mg_file /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_linear_combination/vecs_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_linear_combination/coeffs_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_linear_combination/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_linear_combination/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_linear_combination' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accumulators_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accumulators_14_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_6ns_5_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_linear_combination'.
Command       create_rtl_model done; 0.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.41 seconds; current allocated memory: 238.741 MB.
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_linear_combination -istop -style xilinx -f -lang vhdl -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/syn/vhdl/hls_linear_combination 
Command       gen_rtl done; 0.4 sec.
Execute       gen_rtl hls_linear_combination -istop -style xilinx -f -lang vlog -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/syn/verilog/hls_linear_combination 
Command       gen_rtl done; 0.24 sec.
Execute       syn_report -csynth -model hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/syn/report/hls_linear_combination_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -rtlxml -model hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/syn/report/hls_linear_combination_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -verbosereport -model hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.6 sec.
Execute       db_write -model hls_linear_combination -f -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.adb 
Command       db_write done; 0.57 sec.
Execute       gen_tb_info hls_linear_combination -p /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination 
Execute       export_constraint_db -f -tool general -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.constraint.tcl 
Execute       syn_report -designview -model hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.design.xml 
Command       syn_report done; 0.51 sec.
Execute       syn_report -csynthDesign -model hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hls_linear_combination -o /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks hls_linear_combination 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain hls_linear_combination 
INFO-FLOW: Model list for RTL component generation: hls_linear_combination
INFO-FLOW: Handling components in module [hls_linear_combination] ... 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.compgen.tcl 
INFO-FLOW: Found component hls_linear_combination_mux_32_32_1_1.
INFO-FLOW: Append model hls_linear_combination_mux_32_32_1_1
INFO-FLOW: Found component hls_linear_combination_mux_42_32_1_1.
INFO-FLOW: Append model hls_linear_combination_mux_42_32_1_1
INFO-FLOW: Found component hls_linear_combination_urem_32ns_6ns_5_36_1.
INFO-FLOW: Append model hls_linear_combination_urem_32ns_6ns_5_36_1
INFO-FLOW: Found component hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1.
INFO-FLOW: Append model hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1
INFO-FLOW: Found component hls_linear_combination_vec_l_0.
INFO-FLOW: Append model hls_linear_combination_vec_l_0
INFO-FLOW: Found component hls_linear_combination_coeffs_l.
INFO-FLOW: Append model hls_linear_combination_coeffs_l
INFO-FLOW: Found component hls_linear_combination_out_l.
INFO-FLOW: Append model hls_linear_combination_out_l
INFO-FLOW: Found component hls_linear_combination_regslice_both.
INFO-FLOW: Append model hls_linear_combination_regslice_both
INFO-FLOW: Found component hls_linear_combination_regslice_both.
INFO-FLOW: Append model hls_linear_combination_regslice_both
INFO-FLOW: Found component hls_linear_combination_regslice_both.
INFO-FLOW: Append model hls_linear_combination_regslice_both
INFO-FLOW: Append model hls_linear_combination
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hls_linear_combination_mux_32_32_1_1 hls_linear_combination_mux_42_32_1_1 hls_linear_combination_urem_32ns_6ns_5_36_1 hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1 hls_linear_combination_vec_l_0 hls_linear_combination_coeffs_l hls_linear_combination_out_l hls_linear_combination_regslice_both hls_linear_combination_regslice_both hls_linear_combination_regslice_both hls_linear_combination
INFO-FLOW: To file: write model hls_linear_combination_mux_32_32_1_1
INFO-FLOW: To file: write model hls_linear_combination_mux_42_32_1_1
INFO-FLOW: To file: write model hls_linear_combination_urem_32ns_6ns_5_36_1
INFO-FLOW: To file: write model hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1
INFO-FLOW: To file: write model hls_linear_combination_vec_l_0
INFO-FLOW: To file: write model hls_linear_combination_coeffs_l
INFO-FLOW: To file: write model hls_linear_combination_out_l
INFO-FLOW: To file: write model hls_linear_combination_regslice_both
INFO-FLOW: To file: write model hls_linear_combination_regslice_both
INFO-FLOW: To file: write model hls_linear_combination_regslice_both
INFO-FLOW: To file: write model hls_linear_combination
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): hls_linear_combination
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.23 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.24 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'hls_linear_combination_urem_32ns_6ns_5_36_1_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'hls_linear_combination_vec_l_0_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'hls_linear_combination_coeffs_l_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'hls_linear_combination_out_l_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.73 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.27 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.35 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_linear_combination xml_exists=0
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.41 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.constraint.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=11 #gSsdmPorts=10
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/top-io-be.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.constraint.tcl 
Execute       sc_get_clocks hls_linear_combination 
Execute       source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.6 seconds; current allocated memory: 259.112 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_linear_combination.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_linear_combination.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model hls_linear_combination -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 148.90 MHz
Command     autosyn done; 15.91 sec.
Command   csynth_design done; 47.83 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.67 seconds. CPU system time: 2.41 seconds. Elapsed time: 47.83 seconds; current allocated memory: 259.297 MB.
Command ap_source done; 56.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good opened at Wed Jul 06 20:18:41 CEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.34 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.44 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.23 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.3 sec.
Execute     set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 5.29 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.54 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.73 sec.
Command       add_library done; 1.01 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.49 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip
Execute     config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 7.46 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Command     ap_part_info done; 0.11 sec.
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.13 sec.
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.42 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.65 sec.
Command     add_library done; 0.94 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip -rtl vhdl 
Execute   source ./hls_linear_combination/good/directives.tcl 
Execute     set_directive_top -name hls_linear_combination hls_linear_combination 
INFO: [HLS 200-1510] Running: set_directive_top -name hls_linear_combination hls_linear_combination 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
Execute     set_directive_interface -mode axis -register -register_mode both hls_linear_combination vecs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination vecs 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
Execute     set_directive_interface -mode axis -register -register_mode both hls_linear_combination coeffs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination coeffs 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
Execute     set_directive_interface -mode axis -register -register_mode both hls_linear_combination out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination out 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
Execute     set_directive_array_partition -type cyclic -factor 16 -dim 1 hls_linear_combination accumulators 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 hls_linear_combination accumulators 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 6 -dim 2 hls_linear_combination vec_l 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 6 -dim 2 hls_linear_combination vec_l 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
Execute     set_directive_pipeline -off hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off hls_linear_combination/READ_LOOP_VEC1 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
Execute     set_directive_unroll -factor 4 hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 hls_linear_combination/READ_LOOP_VEC1 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
INFO-FLOW: Setting directive 'UNROLL' factor=4 
Execute     set_directive_pipeline hls_linear_combination/READ_LOOP_VEC2 
INFO: [HLS 200-1510] Running: set_directive_pipeline hls_linear_combination/READ_LOOP_VEC2 
INFO-FLOW: Setting directive 'TOP' name=hls_linear_combination 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredvecs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredcoeffs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredout 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaccumulators cyclic=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredvec_l cyclic=positionBoolean0type factor=6 dim=2 
INFO-FLOW: Setting directive 'PIPELINE' off=positionBoolean1 
INFO-FLOW: Setting directive 'UNROLL' factor=4 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   cosim_design -wave_debug -trace_level all -rtl vhdl 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all -rtl vhdl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.35 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.51 sec.
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.35 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.46 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/hls_linear_combinations_test.cpp /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/./sim/autowrap/testbench/hls_linear_combinations_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/./sim/autowrap/testbench/hls_linear_combinations_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/./sim/autowrap/testbench/hls_linear_combinations_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 9.39 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/hls_linear_combination.cpp /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/./sim/autowrap/testbench/hls_linear_combination.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/./sim/autowrap/testbench/hls_linear_combination.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/./sim/autowrap/testbench/hls_linear_combination.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 8.53 sec.
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/global.setting.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.rtl_wrap.cfg.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.43 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Command     ap_part_info done; 0.13 sec.
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
Execute     source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/.autopilot/db/hls_linear_combination.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 90.46 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 153.55 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 72.33 seconds. CPU system time: 5.39 seconds. Elapsed time: 153.55 seconds; current allocated memory: 170.568 MB.
Command ap_source done; 162.29 sec.
Execute cleanup_all 
