
Documentation for LiteX SoC Project
===================================



Modules
=======

.. toctree::
    :maxdepth: 1

    interrupts

Register Groups
===============

.. toctree::
    :maxdepth: 1

    ctrl
    ddrphy
    ethphy
    identifier_mem
    main
    sdram
    timer0
    uart

Indices and tables
==================

* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`

