$date
	Sun Oct 23 02:01:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#964118
b1011 &
b1011 %
1$
b1011 !
1"
#964119
0"
#964122
b100010 &
b100010 %
#964126
b10001 &
b10001 %
#964130
b110100 &
b110100 %
#964134
b11010 &
b11010 %
#964138
b1101 &
b1101 %
#964142
b101000 &
b101000 %
#964146
b10100 &
b10100 %
#964150
b1010 &
b1010 %
#964154
b101 &
b101 %
#964158
b10000 &
b10000 %
#964162
b1000 &
b1000 %
#964166
b100 &
b100 %
#964170
b10 &
b10 %
#964174
b1 &
1#
b1 %
#964178
b0 &
b0 %
0#
0$
#1960616
b100 !
1"
#1960618
b100 &
b100 %
1$
#1960619
0"
#1960622
b10 &
b10 %
#1960626
b1 &
b1 %
1#
#1960630
b0 &
0#
b0 %
0$
#2976123
b10010 !
1"
#2976126
b10010 &
b10010 %
1$
#2976127
0"
#2976130
b1001 &
b1001 %
#2976134
b11100 &
b11100 %
#2976138
b1110 &
b1110 %
#2976142
b111 &
b111 %
#2976146
b10110 &
b10110 %
#2976150
b1011 &
b1011 %
#2976154
b100010 &
b100010 %
#2976158
b10001 &
b10001 %
#2976162
b110100 &
b110100 %
#2976166
b11010 &
b11010 %
#2976170
b1101 &
b1101 %
#2976174
b101000 &
b101000 %
#2976178
b10100 &
b10100 %
#2976182
b1010 &
b1010 %
#2976186
b101 &
b101 %
#2976190
b10000 &
b10000 %
#2976194
b1000 &
b1000 %
#2976198
b100 &
b100 %
#2976202
b10 &
b10 %
#2976206
b1 &
1#
b1 %
#2976210
b0 &
b0 %
0#
0$
#4500012
