$date
  Wed Dec 25 14:36:32 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module reg_tb $end
$var reg 32 ! wdata1[31:0] $end
$var reg 32 " wdata2[31:0] $end
$var reg 32 # reg_rd1[31:0] $end
$var reg 32 $ reg_rd2[31:0] $end
$var reg 32 % reg_rd3[31:0] $end
$var reg 32 & reg_pc[31:0] $end
$var reg 1 ' wen1 $end
$var reg 1 ( wen2 $end
$var reg 1 ) wzero $end
$var reg 1 * wneg $end
$var reg 1 + wcry $end
$var reg 1 , wovr $end
$var reg 1 - cspr_wb $end
$var reg 1 . reg_v1 $end
$var reg 1 / reg_v2 $end
$var reg 1 0 reg_v3 $end
$var reg 1 1 reg_cry $end
$var reg 1 2 reg_zero $end
$var reg 1 3 reg_neg $end
$var reg 1 4 reg_cznv $end
$var reg 1 5 reg_ovr $end
$var reg 1 6 reg_vv $end
$var reg 1 7 inval1 $end
$var reg 1 8 inval2 $end
$var reg 1 9 inval_czn $end
$var reg 1 : inval_ovr $end
$var reg 1 ; reg_pcv $end
$var reg 1 < inc_pc $end
$var reg 1 = reset_n $end
$var reg 1 > ck $end
$var reg 4 ? wadr1[3:0] $end
$var reg 4 @ wadr2[3:0] $end
$var reg 4 A radr1[3:0] $end
$var reg 4 B radr2[3:0] $end
$var reg 4 C radr3[3:0] $end
$var reg 4 D inval_adr1[3:0] $end
$var reg 4 E inval_adr2[3:0] $end
$var reg 1 F vdd $end
$var reg 1 G vss $end
$var reg 1 H finished $end
$scope module regs $end
$var reg 32 I wdata1[31:0] $end
$var reg 4 J wadr1[3:0] $end
$var reg 1 K wen1 $end
$var reg 32 L wdata2[31:0] $end
$var reg 4 M wadr2[3:0] $end
$var reg 1 N wen2 $end
$var reg 1 O wcry $end
$var reg 1 P wzero $end
$var reg 1 Q wneg $end
$var reg 1 R wovr $end
$var reg 1 S cspr_wb $end
$var reg 32 T reg_rd1[31:0] $end
$var reg 4 U radr1[3:0] $end
$var reg 1 V reg_v1 $end
$var reg 32 W reg_rd2[31:0] $end
$var reg 4 X radr2[3:0] $end
$var reg 1 Y reg_v2 $end
$var reg 32 Z reg_rd3[31:0] $end
$var reg 4 [ radr3[3:0] $end
$var reg 1 \ reg_v3 $end
$var reg 1 ] reg_cry $end
$var reg 1 ^ reg_zero $end
$var reg 1 _ reg_neg $end
$var reg 1 ` reg_cznv $end
$var reg 1 a reg_ovr $end
$var reg 1 b reg_vv $end
$var reg 4 c inval_adr1[3:0] $end
$var reg 1 d inval1 $end
$var reg 4 e inval_adr2[3:0] $end
$var reg 1 f inval2 $end
$var reg 1 g inval_czn $end
$var reg 1 h inval_ovr $end
$var reg 32 i reg_pc[31:0] $end
$var reg 1 j reg_pcv $end
$var reg 1 k inc_pc $end
$var reg 1 l ck $end
$var reg 1 m reset_n $end
$var reg 1 n vdd $end
$var reg 1 o vss $end
$comment regs is not handled $end
$var reg 16 p invals[15:0] $end
$var reg 1 q cry $end
$var reg 1 r zero $end
$var reg 1 s neg $end
$var reg 1 t ovr $end
$var reg 1 u cznv $end
$var reg 1 v vv $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU !
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
U'
U(
U)
U*
U+
U,
U-
U.
U/
U0
U1
U2
U3
U4
U5
U6
U7
U8
U9
U:
U;
U<
0=
1>
bUUUU ?
bUUUU @
bUUUU A
bUUUU B
bUUUU C
bUUUU D
bUUUU E
0F
0G
0H
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU I
bUUUU J
UK
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU L
bUUUU M
UN
UO
UP
UQ
UR
US
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU T
bUUUU U
UV
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU W
bUUUU X
UY
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Z
bUUUU [
U\
U]
U^
U_
U`
Ua
Ub
bUUUU c
Ud
bUUUU e
Uf
Ug
Uh
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU i
Uj
Uk
1l
0m
0n
0o
bUUUUUUUUUUUUUUUU p
Uq
Ur
Us
Ut
Uu
Uv
#5000000000000
0>
0l
#10000000000000
b10000000110000011000000110000001 !
b11111111111111000001111111111111 "
1'
1(
0;
1=
1>
b1111 ?
b0001 @
b10000000110000011000000110000001 I
b1111 J
1K
b11111111111111000001111111111111 L
b0001 M
1N
0j
1l
1m
b000000000000000U p
#15000000000000
0>
0l
#20000000000000
b00011111111111000001111111111001 "
b10000000110000011000000110000001 &
1>
b0101 @
b00011111111111000001111111111001 L
b0101 M
b10000000110000011000000110000001 i
1l
#25000000000000
0>
0l
#30000000000000
b10000000110000011000000110000001 #
0'
0(
0.
1>
b1111 A
b0000 B
0K
0N
b10000000110000011000000110000001 T
b1111 U
0V
b0000 X
1l
#35000000000000
0>
0l
#40000000000000
b11111111111111000001111111111111 $
0/
1>
b0001 B
b11111111111111000001111111111111 W
b0001 X
0Y
1l
#45000000000000
0>
0l
#50000000000000
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
1>
b0010 B
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU W
b0010 X
1l
#55000000000000
0>
0l
#60000000000000
1>
b0011 B
b0011 X
1l
#65000000000000
0>
0l
#70000000000000
1>
b0100 B
b0100 X
1l
#75000000000000
0>
0l
#80000000000000
b00011111111111000001111111111001 $
1>
b0101 B
b00011111111111000001111111111001 W
b0101 X
1l
#85000000000000
0>
0l
#90000000000000
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
1>
b0110 B
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU W
b0110 X
1l
#95000000000000
0>
0l
#100000000000000
1>
b0111 B
b0111 X
1l
#105000000000000
0>
0l
#110000000000000
b1000 B
b1000 X
#120000000000000
b1001 B
b1001 X
#130000000000000
b1010 B
b1010 X
#140000000000000
b1011 B
b1011 X
#150000000000000
b1100 B
b1100 X
#160000000000000
b1101 B
b1101 X
#170000000000000
b1110 B
b1110 X
#180000000000000
b10000000110000011000000110000001 $
b1111 B
b10000000110000011000000110000001 W
b1111 X
#190000000000000
