verilog work "fulladd.v"
verilog work "lab0.vf"
