<dec f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='425' type='bool llvm::MCTargetAsmParser::MatchAndEmitInstruction(llvm::SMLoc IDLoc, unsigned int &amp; Opcode, OperandVector &amp; Operands, llvm::MCStreamer &amp; Out, uint64_t &amp; ErrorInfo, bool MatchingInlineAsm)'/>
<doc f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='419'>/// MatchAndEmitInstruction - Recognize a series of operands of a parsed
  /// instruction as an actual MCInst and emit it to the specified MCStreamer.
  /// This returns false on success and returns true on failure to match.
  ///
  /// On failure, the target parser is responsible for emitting a diagnostic
  /// explaining the match failure.</doc>
<use f='llvm/llvm/lib/MC/MCParser/AsmParser.cpp' l='2276' u='c' c='_ZN12_GLOBAL__N_19AsmParser14parseStatementERNS_18ParseStatementInfoEPN4llvm23MCAsmParserSemaCallbackE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4494' c='_ZN12_GLOBAL__N_116AArch64AsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default11371653'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3144' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_13713637'/>
<ovr f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9554' c='_ZN12_GLOBAL__N_112ARMAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_del16618501'/>
<ovr f='llvm/llvm/lib/Target/BPF/AsmParser/BPFAsmParser.cpp' l='283' c='_ZN12_GLOBAL__N_112BPFAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_del7268189'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='606' c='_ZN12_GLOBAL__N_116HexagonAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default8393680'/>
<ovr f='llvm/llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp' l='649' c='_ZN12_GLOBAL__N_114LanaiAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_d12549317'/>
<ovr f='llvm/llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp' l='252' c='_ZN12_GLOBAL__N_115MSP430AsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_4012101'/>
<ovr f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5736' c='_ZN12_GLOBAL__N_113MipsAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_de16127987'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1134' c='_ZN12_GLOBAL__N_112PPCAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_del5226809'/>
<ovr f='llvm/llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp' l='580' c='_ZN12_GLOBAL__N_114SparcAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_d2472905'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp' l='1241' c='_ZN12_GLOBAL__N_116SystemZAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default6811874'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/AsmParser/WebAssemblyAsmParser.cpp' l='688' c='_ZN12_GLOBAL__N_120WebAssemblyAsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14def1948338'/>
<ovr f='llvm/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp' l='3035' c='_ZN12_GLOBAL__N_112X86AsmParser23MatchAndEmitInstructionEN4llvm5SMLocERjRNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_del12228433'/>
