Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:12:34
gem5 executing on mnemosyne.ecn.purdue.edu, pid 21464
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec swaptions -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207707eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20770bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207718f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207721f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20772af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076b3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076bcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076c6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076cff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076d7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076e1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076e9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207673f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20767bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207684f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20768ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207697f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076a0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2076a8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207633f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20763bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207645f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20764df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207658f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207660f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207669f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075f2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075faf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207604f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20760df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207617f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207620f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20762aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075b2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075bbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075c4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075ccef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075d6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20757aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207582ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20758def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207596ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20759fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2075b1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20753cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207544ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20754eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207556ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20755fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207568ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207571ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2074fbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207504ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20750eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207516ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff20751fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207527ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff207530ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2074b9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff2074c2ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074cbbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074d3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074dd0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074ddb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074e55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074ef048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074efa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207477518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207477f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074809e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207489470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207489eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207491940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20749b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20749be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074a4898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074ac320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074acd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074367f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20743f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20743fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207449748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074521d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207452c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20745a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207464128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207464b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20746c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073f5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073f5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073ff550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073fff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207407a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2074114a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207411ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20741a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207421400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207421e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20742b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073b4358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073b4da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073bd828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073c82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073c8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073cf780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073d9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073d9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073e16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073ea160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073eaba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207373630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20737b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20737bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207384588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207384fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20738ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073964e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207396f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073a09b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073aa438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff2073aae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff207332908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20733b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff20733bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207343748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207343978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207343ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207343dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff20734ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207359208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207359438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207359668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207359898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207359ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207359cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207359f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207365198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff2073653c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff2073655f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207365828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207365a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207365c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207365eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207371128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207371358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207371588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff2073717b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff2073719e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff207371c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7ff2072d55f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7ff2072d5c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_swaptions
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Real time: 194.67s
Total real time: 194.67s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506378500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506972725.  Starting simulation...
Exiting @ tick 641327506972725 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.327506972725  simulated seconds
Real time: 0.56s
Total real time: 195.23s
Dumping and resetting stats...
Switched CPUS @ tick 641327506972725
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506973514.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641327510107685 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.327510107685  simulated seconds
Real time: 1.41s
Total real time: 202.92s
Dumping and resetting stats...
Done with simulation! Completely exiting...
