<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Ray_AABB_11_23.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Ray_AABB_11_23.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Ray_AABB_11_23.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Ray_AABB_11_23.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Ray_AABB_11_23.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ray_AABB_11_23.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ray_AABB_11_23.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Ray_AABB_11_23.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Ray_AABB_11_23.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Ray_AABB_11_23_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Ray_AABB_11_23_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ray_AABB_11_23_tb_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ray_AABB_11_23_tb_translate.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Ray_AABB_11_23_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testteliko_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testteliko_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testteliko_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testteliko_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1502801812" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1502801812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504726990" xil_pn:in_ck="6009555302707582030" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1504726990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPADD11_23_rndd.vhdl"/>
      <outfile xil_pn:name="FPADD11_23_rndu.vhdl"/>
      <outfile xil_pn:name="FPMult11_23_rndd.vhdl"/>
      <outfile xil_pn:name="FPMult11_23_rndu.vhdl"/>
      <outfile xil_pn:name="FPSub11_23.vhdl"/>
      <outfile xil_pn:name="FPSub11_23_rndd.vhdl"/>
      <outfile xil_pn:name="FPSub11_23_rndu.vhdl"/>
      <outfile xil_pn:name="Ray_AABB.v"/>
      <outfile xil_pn:name="greater_or_equal.v"/>
      <outfile xil_pn:name="greater_than.v"/>
      <outfile xil_pn:name="less_or_equal.v"/>
      <outfile xil_pn:name="less_than.v"/>
      <outfile xil_pn:name="testteliko.v"/>
    </transform>
    <transform xil_pn:end_ts="1502904381" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6234145945047179359" xil_pn:start_ts="1502904381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1502904381" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7657227426053555299" xil_pn:start_ts="1502904381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504726990" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8332952520716706796" xil_pn:start_ts="1504726990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504726990" xil_pn:in_ck="6009555302707582030" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1504726990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPADD11_23_rndd.vhdl"/>
      <outfile xil_pn:name="FPADD11_23_rndu.vhdl"/>
      <outfile xil_pn:name="FPMult11_23_rndd.vhdl"/>
      <outfile xil_pn:name="FPMult11_23_rndu.vhdl"/>
      <outfile xil_pn:name="FPSub11_23.vhdl"/>
      <outfile xil_pn:name="FPSub11_23_rndd.vhdl"/>
      <outfile xil_pn:name="FPSub11_23_rndu.vhdl"/>
      <outfile xil_pn:name="Ray_AABB.v"/>
      <outfile xil_pn:name="greater_or_equal.v"/>
      <outfile xil_pn:name="greater_than.v"/>
      <outfile xil_pn:name="less_or_equal.v"/>
      <outfile xil_pn:name="less_than.v"/>
      <outfile xil_pn:name="testteliko.v"/>
    </transform>
    <transform xil_pn:end_ts="1504727001" xil_pn:in_ck="6009555302707582030" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5341190931695642304" xil_pn:start_ts="1504726990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testteliko_beh.prj"/>
      <outfile xil_pn:name="testteliko_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1504727001" xil_pn:in_ck="648516729183093020" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4801040976582378499" xil_pn:start_ts="1504727001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testteliko_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1502803154" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1502803154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503319212" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3658408528790144497" xil_pn:start_ts="1503319212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503319212" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8332952520716706796" xil_pn:start_ts="1503319212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1502803154" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1502803154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503319212" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4380773838071537299" xil_pn:start_ts="1503319212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1502803154" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1502803154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503319212" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1327825976586296778" xil_pn:start_ts="1503319212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1503319367" xil_pn:in_ck="5083734695566134882" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="450299472829592860" xil_pn:start_ts="1503319212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Ray_AABB_11_23.lso"/>
      <outfile xil_pn:name="Ray_AABB_11_23.ngc"/>
      <outfile xil_pn:name="Ray_AABB_11_23.ngr"/>
      <outfile xil_pn:name="Ray_AABB_11_23.prj"/>
      <outfile xil_pn:name="Ray_AABB_11_23.stx"/>
      <outfile xil_pn:name="Ray_AABB_11_23.syr"/>
      <outfile xil_pn:name="Ray_AABB_11_23.xst"/>
      <outfile xil_pn:name="Ray_AABB_11_23_tb_beh.prj"/>
      <outfile xil_pn:name="Ray_AABB_11_23_tb_translate.prj"/>
      <outfile xil_pn:name="Ray_AABB_11_23_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
