

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1'
================================================================
* Date:           Tue Sep  9 18:13:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.374 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1_VITIS_LOOP_29_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       64|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       37|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_61_p2          |         +|   0|  0|  40|          33|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln81_fu_56_p2         |      icmp|   0|  0|  20|          33|          33|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  64|          68|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_stream_blk_n           |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_32     |   9|          2|   33|         66|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |indvar_flatten_fu_32     |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   37|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1|  return value|
|A_stream_dout     |   in|   64|     ap_fifo|                                           A_stream|       pointer|
|A_stream_empty_n  |   in|    1|     ap_fifo|                                           A_stream|       pointer|
|A_stream_read     |  out|    1|     ap_fifo|                                           A_stream|       pointer|
|zext_ln38         |   in|   33|     ap_none|                                          zext_ln38|        scalar|
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

