Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

Using non-default "simple" font mode ...
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Mon Jul 17 17:56:49 2017 (mem=75.2M) ---
--- Running on microelnsys (x86_64 w/Linux 2.6.18-410.el5) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set conf_ioOri R0
<CMD> set conf_row_height 1.400000
<CMD> set defHierChar /
<CMD> set delaycal_input_transition_delay 0.1ps
Set Input Pin Transition Delay as 0.1 ps.
<CMD> set fpIsMaxIoHeight 0
<CMD> set fp_core_height 61.600000
<CMD> set fp_core_to_bottom 4.060000
<CMD> set fp_core_to_left 4.180000
<CMD> set fp_core_to_right 4.000000
<CMD> set fp_core_to_top 4.000000
<CMD> set fp_core_width 65.450000
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> set init_mmmc_file viewDefinition.tcl
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog dlx.v
<CMD> set lsgOCPGainMult 1.000000
<CMD> set_global lib_build_asynch_de_assert_arc "true"
<CMD> set_global lib_build_timing_cond_default_arc "true"
<CMD> set_global report_precision "3"
<CMD> set_global timing_collection_result_display_limit "100"
<CMD> set_global timing_report_enable_efficient_collection_handling "true"
<CMD> set_global timing_report_slack_on_timing_point "false"
<CMD> set_global timing_allow_input_delay_on_clock_source "false"
<CMD> set_global timing_apply_default_primary_input_assertion "true"
<CMD> set_global timing_build_all_hierarchical_pins "false"
<CMD> set_global timing_case_analysis_for_sequential_propagation "false"
<CMD> set_global timing_case_analysis_for_icg_propagation "false"
<CMD> set_global timing_clock_phase_propagation "both"
<CMD> set_global timing_continue_on_error "false"
<CMD> set_global timing_cppr_threshold_ps "20"
<CMD> set_global timing_pba_exhaustive_path_nworst_limit "10000"
<CMD> set_global timing_cppr_transition_sense "normal"
<CMD> set_global timing_cppr_self_loop_mode "false"
<CMD> set_global timing_cppr_remove_clock_to_data_crp "false"
<CMD> set_global timing_cppr_skip_clock_reconvergence "false"
<CMD> set_global timing_default_opcond_per_lib "true"
<CMD> set_global timing_disable_bus_contention_check "false"
<CMD> set_global timing_disable_clockperiod_checks "false"
<CMD> set_global timing_disable_floating_bus_check "false"
<CMD> set_global timing_disable_inferred_clock_gating_checks "false"
<CMD> set_global timing_enable_tristate_clock_gating "false"
<CMD> set_global timing_disable_internal_inout_cell_paths "true"
<CMD> set_global timing_disable_internal_inout_net_arcs "true"
<CMD> set_global timing_disable_lib_pulsewidth_checks "false"
<CMD> set_global timing_disable_library_data_to_data_checks "false"
<CMD> set_global timing_disable_nochange_checks "false"
<CMD> set_global timing_disable_recovery_removal_checks "false"
<CMD> set_global timing_disable_set_case_analysis "false"
<CMD> set_global timing_disable_skew_checks "false"
<CMD> set_global timing_disable_test_signal_arc "false"
<CMD> set_global timing_disable_tristate_disable_arcs "false"
<CMD> set_global timing_disable_user_data_to_data_checks "false"
<CMD> set_global timing_enable_default_delay_arc "true"
<CMD> set_global timing_enable_power_ground_constants "false"
<CMD> set_global timing_enable_case_analysis_conflict_warning "false"
<CMD> set_global timing_enable_preset_clear_arcs "false"
<CMD> set_global timing_enable_si_cppr "true"
<CMD> set_global timing_enable_uncertainty_for_pulsewidth_checks "false"
<CMD> set_global timing_extract_model_slew_propagation_mode "worst_slew"
<CMD> set_global timing_io_use_clock_network_latency "ideal"
<CMD> set_global timing_path_groups_for_clocks "false"
<CMD> set_global timing_reduce_multi_drive_net_arcs "true"
<CMD> set_global timing_reduce_multi_drive_net_arcs_threshold "10000"
<CMD> set_global timing_remove_clock_reconvergence_pessimism "false"
<CMD> set_global timing_self_loop_paths_no_skew "false"
<CMD> set_global timing_self_loop_paths_no_skew_max_depth "10"
<CMD> set_global timing_self_loop_paths_no_skew_max_slack "0"
<CMD> set_global timing_set_scaling_for_negative_checks "default"
<CMD> set_global timing_set_scaling_for_negative_delays "default"
<CMD> set_global timing_use_latch_time_borrow "true"
<CMD> set_global write_global_slack_worst_trigger_path_on_clocks "false"
<CMD> set_global timing_disable_non_sequential_checks "false"
<CMD> set_global timing_disable_clock_gating_checks "false"
<CMD> set_global timing_enable_data_through_clock_gating "true"
<CMD> set_global aocv_chip_size "1e+30"
<CMD> set_global aocv_core_size "1e+30"
<CMD> set_global aocv_stage_count_with_IO "true"
<CMD> set_global aocv_inter_clock_use_worst_derate "false"
<CMD> set_global timing_dynamic_loop_breaking "false"
<CMD> set_global timing_enable_mmmc_loop_handling "true"
<CMD> set_global timing_propagate_latch_data_uncertainty "false"
<CMD> set_global timing_allow_useful_skew_latency_per_view "false"
<CMD> set_global timing_suppress_ilm_constraint_mismatches "false"
<CMD> set_global timing_disable_report_header_info "false"
<CMD> set_global timing_hier_object_name_compatibility "true"
<CMD> set_global timing_max_gclock_latency_loops "2"
<CMD> set_global timing_enable_new_path_exception_overwriting "true"
<CMD> set_global timing_report_launch_clock_path "false"
<CMD> set_global timing_enable_simultaneous_setup_hold_mode "false"
<CMD> set_global timing_null_collection_return_compatibility "false"
<CMD> set_global timing_enable_get_object_escaped_name_backward_compatible "false"
<CMD> set_global timing_report_use_worst_parallel_cell_arc "false"
<CMD> set_global timing_report_generated_clock_info "true"
<CMD> set_global timing_warn_precision_setting_masks_violation "false"
<CMD> set_global timing_report_group_based_mode "false"
<CMD> set_global timing_report_filter_user_paths_from_group "false"
<CMD> set_global timing_report_enable_worst_interclock_skew "false"
<CMD> set_global timing_report_enable_markers "true"
<CMD> set_global timing_enable_caching_in_reports "false"
<CMD> set_global timing_disable_bidi_output_timing_checks "true"
<CMD> set_global timing_disable_timing_model_latch_inferencing "true"
<CMD> set_global timing_enable_multifrequency_latch_analysis "false"
<CMD> set_global timing_ignore_lumped_rc_assertions "false"
<CMD> set_global timing_library_genclk_use_group_name "false"
<CMD> set_global timing_library_zero_negative_timing_check_arcs "false"
<CMD> set_global timing_prefix_module_name_with_library_genclk "true"
<CMD> set_global timing_enable_path_delay_segmentation "false"
<CMD> set_global timing_twf_include_clock_groups "false"
<CMD> set_global timing_report_constraint_use_report_timing_format "false"
<CMD> set_global timing_defer_mmmc_object_updates "false"
<CMD> set_global timing_enable_genclk_edge_based_source_latency "true"
<CMD> set_global timing_set_clock_source_to_output_as_data "false"
<CMD> set_global latch_time_borrow_mode "max_borrow"
<CMD> set_global timing_use_latch_early_launch_edge "true"
<CMD> set_global timing_latch_budget_mode_compatibility "false"
<CMD> set_global timing_report_timing_header_detail_info "default"
<CMD> set_global timing_number_worker_thread "0"
<CMD> set_global timing_path_based_recompute_noise "false"
<CMD> set_global timing_path_based_recompute_use_incr_slew "false"
<CMD> set_global timing_get_pins_of_nets_compatibility "false"
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
<CMD> set_global timing_get_of_objects_hier_compatibility "false"
<CMD> set_global timing_enable_multiedge_genclk_support "true"
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
<CMD> set_global timing_enable_efficient_cppr_mode "true"
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
<CMD> set_global timing_suppress_escape_characters "true"
<CMD> set_global timing_disable_inferred_clock_gating_checks_sequential "true"
<CMD> set_global timing_enable_pessimistic_cppr_for_reconvergent_clock_paths "false"
<CMD> set_global timing_multifrequency_clock_rounding_factor "1e-05"
<CMD> set_global timing_disable_drv_reports_on_constant_nets "false"
<CMD> set_global timing_use_incremental_si_transition "false"
<CMD> set_global timing_disable_default_arc "false"
<CMD> set_global timing_enable_all_fanin_fanout_levels_compatibility "true"
<CMD> set_global timing_clock_source_use_driving_cell "true"
<CMD> set_global timing_disable_netlist_constants "false"
<CMD> set_global timing_report_unconstrained_paths "false"
<CMD> set_global timing_resolve_driver_conflicts "aggressive"
<CMD> set_global timing_write_sdf_no_escape_backslash_control "false"
<CMD> set_global timing_apply_exceptions_to_data_check_related_pin "false"
<CMD> set_global timing_disable_library_tiehi_tielo "false"
<CMD> set_global timing_enable_uncertainty_for_clock_checks "false"
<CMD> set_global timing_create_clock_default_propagated "false"
<CMD> set_global timing_disable_retime_clock_path_slew_propagation "true"
<CMD> set_global timing_ssta_generate_sta_timing_report_format "false"
<CMD> set_global timing_enable_backward_compatible_case_analysis_mode "false"
<CMD> set_global timing_ipd_derate_flow_use_path_segment_delay_difference "false"
<CMD> set_global timing_driving_cell_override_library "false"
<CMD> set_global timing_path_based_use_min_max_clock_slew_for_check "true"
<CMD> set_global timing_ssta_enable_nsigma_enumeration "false"
<CMD> set_global timing_extract_model_compatibility_mode "false"
<CMD> set_global timing_enable_efficient_reporting "false"
<CMD> set_global timing_path_based_enable_efficient_mode "true"
<CMD> set_global timing_path_based_enable_multithreading "false"
<CMD> set_global timing_path_based_enable_multi_pass "false"
<CMD> set_global timing_extract_model_aocv_mode "none"
<CMD> set_global timing_extract_model_case_analysis_in_library "true"
<CMD> set_global timing_extract_model_consider_design_level_drv "true"
<CMD> set_global timing_extract_model_gating_as_nochange_arc "true"
<CMD> set_global timing_extract_model_improved_characterization_point_selection "false"
<CMD> set_global timing_extract_model_include_latency_and_uncertainty "false"
<CMD> set_global timing_extract_model_rise_fall_cap_range "false"
<CMD> set_global timing_extract_model_internal_power_ground_rails "false"
<CMD> set_global timing_generated_clocks_inherit_ideal_latency "false"
<CMD> set_global timing_path_based_enable_timing_window_pessimism_removal "false"
<CMD> set_global timing_consider_false_path_in_timing_window "false"
<CMD> set_global timing_path_based_enable_physical_branch_point "true"
<CMD> set_global timing_enable_aocv_slack_based "false"
<CMD> set_global timing_aocv_slack_threshold "0"
<CMD> set_global timing_path_based_enable_transition_sense_based_branch_point "true"
<CMD> set_global timing_derate_aocv_reference_point "1"
<CMD> set_global timing_derate_ocv_reference_point "1"
<CMD> set_global timing_all_registers_include_icg_cells "true"
<CMD> set_global timing_enable_tcl_lists_with_collections "true"
<CMD> set_global timing_enable_smart_ilm_constraint_messages "false"
<CMD> set_global timing_report_enable_max_path_limit_crossed "false"
<CMD> set_global timing_extract_model_ideal_clock_latency_arc "false"
<CMD> set_global timing_extract_model_validate_unconstrained_paths "false"
<CMD> set_global timing_enable_efficient_get_objects "false"
<CMD> set_global timing_enable_efficient_non_regexp_token_based_search "false"
<CMD> set_global timing_enable_efficient_non_regexp_token_based_filter "false"
<CMD> set_global timing_constraint_enable_efficient_mode "false"
<CMD> set_global timing_enable_multithreaded_sdc_reading "true"
<CMD> set_global timing_stage_evaluation_high_fanout_net_compatibility "false"
<CMD> set_global timing_enable_backward_compatible_loop_handling "false"
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
<CMD> set_global timing_enable_backward_compatible_pulse_width_check "true"
<CMD> set_global timing_disable_output_as_clock_port "false"
<CMD> set_global timing_enable_efficient_input_output_delay_mode "true"
<CMD> set_global timing_enable_backward_compatible_cppr_mode "true"
<CMD> set_global timing_enable_aocv_accurate_mode "false"
<CMD> set_global timing_enable_backward_compatible_pessimistic_cppr_mode "true"
<CMD> set_global timing_enable_backward_compatible_cppr_preprocessing_mode "true"
<CMD> create_library_set -name libsBC\
   -timing\
    [list /software/dk/nangate45/liberty/NangateOpenCellLibrary_fast_ecsm.lib]
<CMD> create_library_set -name libsWC\
   -timing\
    [list /software/dk/nangate45/liberty/NangateOpenCellLibrary_slow_ecsm.lib]
<CMD> create_library_set -name libsTYP\
   -timing\
    [list /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib]
<CMD> create_rc_corner -name high\
   -cap_table /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl\
   -preRoute_res 1\
   -postRoute_res 1\
   -preRoute_cap 1\
   -postRoute_cap 1\
   -postRoute_xcap 1\
   -preRoute_clkres 0\
   -preRoute_clkcap 0\
   -T 400
<CMD> create_rc_corner -name standard\
   -cap_table /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl\
   -preRoute_res 1\
   -postRoute_res 1\
   -preRoute_cap 1\
   -postRoute_cap 1\
   -postRoute_xcap 1\
   -preRoute_clkres 0\
   -preRoute_clkcap 0\
   -T 300
<CMD> create_rc_corner -name low\
   -cap_table /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl\
   -preRoute_res 1\
   -postRoute_res 1\
   -preRoute_cap 1\
   -postRoute_cap 1\
   -postRoute_xcap 1\
   -preRoute_clkres 0\
   -preRoute_clkcap 0\
   -T 240
<CMD> create_delay_corner -name std-typ\
   -library_set libsTYP\
   -rc_corner standard
<CMD> create_delay_corner -name lt-bc\
   -library_set libsBC\
   -rc_corner low
<CMD> create_delay_corner -name ht-wc\
   -library_set libsWC\
   -rc_corner high
<CMD> create_constraint_mode -name coherent-synthesis\
   -sdc_files\
    [list dlx.sdc]
<CMD> create_analysis_view -name worst -constraint_mode coherent-synthesis -delay_corner ht-wc
<CMD> create_analysis_view -name best -constraint_mode coherent-synthesis -delay_corner lt-bc
<CMD> create_analysis_view -name default -constraint_mode coherent-synthesis -delay_corner std-typ
<CMD> set_analysis_view -setup [list default] -hold [list default]
<CMD> init_design

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Mon Jul 17 17:57:03 2017
viaInitial ends at Mon Jul 17 17:57:03 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'dlx.v'
Module GTECH_NOT not defined.  Created automatically.
**WARN: (ENCVL-346):	Module GTECH_NOT is not defined in LEF files.  It will be treated as an empty module.
Module GTECH_AND2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module GTECH_AND2 is not defined in LEF files.  It will be treated as an empty module.
Module GTECH_XOR2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module GTECH_XOR2 is not defined in LEF files.  It will be treated as an empty module.
Module GTECH_OR2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module GTECH_OR2 is not defined in LEF files.  It will be treated as an empty module.
Inserting temporary buffers to remove assignment statements.
Module stack not defined.  Created automatically.
**WARN: (ENCVL-346):	Module stack is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus datain in module stack ... created as [31:0].
Undeclared bus dataout in module stack ... created as [31:0].
Module DRAM not defined.  Created automatically.
**WARN: (ENCVL-346):	Module DRAM is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus sel_store in module DRAM ... created as [1:0].
Undeclared bus sel_load in module DRAM ... created as [2:0].
Undeclared bus addr in module DRAM ... created as [11:0].
Undeclared bus d_in in module DRAM ... created as [31:0].
Undeclared bus d_out in module DRAM ... created as [31:0].

*** Memory Usage v#1 (Current mem = 336.320M, initial mem = 75.215M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=336.3M) ***
Top level cell is dlx.
Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.17min, fe_real=0.38min, fe_mem=360.0M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DRAM is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell stack is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell GTECH_OR2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell GTECH_XOR2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell GTECH_AND2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell GTECH_NOT is instantiated in the Verilog netlist, but is not defined.
Mark pin Z of cell GTECH_NOT output for net Y in module ND2 
Mark pin Z of cell GTECH_XOR2 output for net S in module FA 
Mark pin Z of cell GTECH_OR2 output for net Co in module FA 
Mark pin Z of cell GTECH_AND2 output for net pout in module PG 
Mark pin dataout[31] of cell stack output for net fill_from_stack[31] in module datapath 
Mark pin dataout[30] of cell stack output for net fill_from_stack[30] in module datapath 
Mark pin dataout[29] of cell stack output for net fill_from_stack[29] in module datapath 
Mark pin dataout[28] of cell stack output for net fill_from_stack[28] in module datapath 
Mark pin dataout[27] of cell stack output for net fill_from_stack[27] in module datapath 
Mark pin dataout[26] of cell stack output for net fill_from_stack[26] in module datapath 
Mark pin dataout[25] of cell stack output for net fill_from_stack[25] in module datapath 
Mark pin dataout[24] of cell stack output for net fill_from_stack[24] in module datapath 
Mark pin dataout[23] of cell stack output for net fill_from_stack[23] in module datapath 
Mark pin dataout[22] of cell stack output for net fill_from_stack[22] in module datapath 
Mark pin dataout[21] of cell stack output for net fill_from_stack[21] in module datapath 
Mark pin dataout[20] of cell stack output for net fill_from_stack[20] in module datapath 
Mark pin dataout[19] of cell stack output for net fill_from_stack[19] in module datapath 
Mark pin dataout[18] of cell stack output for net fill_from_stack[18] in module datapath 
Mark pin dataout[17] of cell stack output for net fill_from_stack[17] in module datapath 
Mark pin dataout[16] of cell stack output for net fill_from_stack[16] in module datapath 
Mark pin dataout[15] of cell stack output for net fill_from_stack[15] in module datapath 
Mark pin dataout[14] of cell stack output for net fill_from_stack[14] in module datapath 
Mark pin dataout[13] of cell stack output for net fill_from_stack[13] in module datapath 
Mark pin dataout[12] of cell stack output for net fill_from_stack[12] in module datapath 
Mark pin dataout[11] of cell stack output for net fill_from_stack[11] in module datapath 
Mark pin dataout[10] of cell stack output for net fill_from_stack[10] in module datapath 
Mark pin dataout[9] of cell stack output for net fill_from_stack[9] in module datapath 
Mark pin dataout[8] of cell stack output for net fill_from_stack[8] in module datapath 
Mark pin dataout[7] of cell stack output for net fill_from_stack[7] in module datapath 
Mark pin dataout[6] of cell stack output for net fill_from_stack[6] in module datapath 
Mark pin dataout[5] of cell stack output for net fill_from_stack[5] in module datapath 
Mark pin dataout[4] of cell stack output for net fill_from_stack[4] in module datapath 
Mark pin dataout[3] of cell stack output for net fill_from_stack[3] in module datapath 
Mark pin dataout[2] of cell stack output for net fill_from_stack[2] in module datapath 
Mark pin dataout[1] of cell stack output for net fill_from_stack[1] in module datapath 
Mark pin dataout[0] of cell stack output for net fill_from_stack[0] in module datapath 
Mark pin d_out[31] of cell DRAM output for net DRAM_read_data[31] in module datapath 
Mark pin d_out[30] of cell DRAM output for net DRAM_read_data[30] in module datapath 
Mark pin d_out[29] of cell DRAM output for net DRAM_read_data[29] in module datapath 
Mark pin d_out[28] of cell DRAM output for net DRAM_read_data[28] in module datapath 
Mark pin d_out[27] of cell DRAM output for net DRAM_read_data[27] in module datapath 
Mark pin d_out[26] of cell DRAM output for net DRAM_read_data[26] in module datapath 
Mark pin d_out[25] of cell DRAM output for net DRAM_read_data[25] in module datapath 
Mark pin d_out[24] of cell DRAM output for net DRAM_read_data[24] in module datapath 
Mark pin d_out[23] of cell DRAM output for net DRAM_read_data[23] in module datapath 
Mark pin d_out[22] of cell DRAM output for net DRAM_read_data[22] in module datapath 
Mark pin d_out[21] of cell DRAM output for net DRAM_read_data[21] in module datapath 
Mark pin d_out[20] of cell DRAM output for net DRAM_read_data[20] in module datapath 
Mark pin d_out[19] of cell DRAM output for net DRAM_read_data[19] in module datapath 
Mark pin d_out[18] of cell DRAM output for net DRAM_read_data[18] in module datapath 
Mark pin d_out[17] of cell DRAM output for net DRAM_read_data[17] in module datapath 
Mark pin d_out[16] of cell DRAM output for net DRAM_read_data[16] in module datapath 
Mark pin d_out[15] of cell DRAM output for net DRAM_read_data[15] in module datapath 
Mark pin d_out[14] of cell DRAM output for net DRAM_read_data[14] in module datapath 
Mark pin d_out[13] of cell DRAM output for net DRAM_read_data[13] in module datapath 
Mark pin d_out[12] of cell DRAM output for net DRAM_read_data[12] in module datapath 
Mark pin d_out[11] of cell DRAM output for net DRAM_read_data[11] in module datapath 
Mark pin d_out[10] of cell DRAM output for net DRAM_read_data[10] in module datapath 
Mark pin d_out[9] of cell DRAM output for net DRAM_read_data[9] in module datapath 
Mark pin d_out[8] of cell DRAM output for net DRAM_read_data[8] in module datapath 
Mark pin d_out[7] of cell DRAM output for net DRAM_read_data[7] in module datapath 
Mark pin d_out[6] of cell DRAM output for net DRAM_read_data[6] in module datapath 
Mark pin d_out[5] of cell DRAM output for net DRAM_read_data[5] in module datapath 
Mark pin d_out[4] of cell DRAM output for net DRAM_read_data[4] in module datapath 
Mark pin d_out[3] of cell DRAM output for net DRAM_read_data[3] in module datapath 
Mark pin d_out[2] of cell DRAM output for net DRAM_read_data[2] in module datapath 
Mark pin d_out[1] of cell DRAM output for net DRAM_read_data[1] in module datapath 
Mark pin d_out[0] of cell DRAM output for net DRAM_read_data[0] in module datapath 
Found empty module (DRAM).
Found empty module (stack).
Found empty module (GTECH_OR2).
Found empty module (GTECH_XOR2).
Found empty module (GTECH_AND2).
Found empty module (GTECH_NOT).
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 6 cells.
Building hierarchical netlist for Cell dlx ...
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
*** Netlist is NOT unique.
** info: there are 1941 modules.
** info: there are 18654 stdCell insts.

*** Memory Usage v#1 (Current mem = 384.738M, initial mem = 75.215M) ***
*info - Done with setDoAssign with 1332 assigns removed and 0 assigns could not be removed.
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'dlx.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=282.8M, current mem=390.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.997063380119 0.700001 4 4 4.0 4.0
Adjusting Core to Left to: 4.1800. Core to Bottom to: 4.0600.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer metal10 -around core -jog_distance 0.095 -threshold 0.095 -nets {vdd gnd} -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal10 left metal10} -width 0.8 -spacing 0.8 -offset 0.095

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 399.7M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 100 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xright_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {gnd vdd} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 4.58 either because the stripe merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by non-samenet geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 5 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 401.6M) ***
<CMD> undo
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 50 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xright_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {gnd vdd} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-354):	The power planner did not generate vertical stripe at 4.58 either because the stripe merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by non-samenet geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 9 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 401.6M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -stripeSCpinTarget { blockring padring ring stripe ringpin blockpin } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal10 -crossoverViaTopLayer metal10 -targetViaBottomLayer metal1 -nets { gnd vdd }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Mon Jul 17 18:00:27 2017 ***
SPECIAL ROUTE ran on directory: /home/ms17.6/dlx_layout
SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLefConvention"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteStripeCoreTarget set to "blockring padring ring stripe ringpin blockpin"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 893.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 43 used
Read in 43 components
  43 core components: 43 unplaced, 0 placed, 0 fixed
Read in 66 logical pins
Read in 64 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 308
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 154
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 933.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Jul 17 18:00:27 2017
The viaGen is rebuilding shadow vias for net gnd.

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (1.68, 217.86) (2.40, 218.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (54.98, 217.86) (54.98, 218.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (104.98, 217.86) (104.98, 218.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (154.98, 217.86) (154.98, 218.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (204.98, 217.86) (204.98, 218.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (223.51, 217.86) (224.23, 218.66)
sroute post-processing ends at Mon Jul 17 18:00:27 2017

sroute post-processing starts at Mon Jul 17 18:00:27 2017
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Mon Jul 17 18:00:27 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 3.12 megs
sroute: Total Peak Memory used = 406.06 megs
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort medium -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9108 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 441.7M, InitMEM = 441.6M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=468.602 CPU=0:00:05.2 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:10.0  mem= 468.6M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 2092 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.3) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=468.8M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=474.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=480.9M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=medium gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=324.5M, current mem=450.5M)
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'dlx.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=324.5M, current mem=431.5M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
#std cell=16562 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=18544 #term=68344 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=66
stdCell: 16562 single + 0 double + 0 multi
Total standard cell length = 22.1390 (mm), area = 0.0310 (mm^2)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Average module density = 0.665.
Density for the design = 0.665.
       = stdcell_area 116521 sites (30995 um^2) / alloc_area 175185 sites (46599 um^2).
Pin Density = 0.587.
            = total # of pins 68344 / total Instance area 116521.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.951e-08 (2.61e-09 1.69e-08)
              Est.  stn bbox = 1.951e-08 (2.61e-09 1.69e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 475.3M
Iteration  2: Total net bbox = 1.951e-08 (2.61e-09 1.69e-08)
              Est.  stn bbox = 1.951e-08 (2.61e-09 1.69e-08)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 475.3M
Iteration  3: Total net bbox = 3.076e+03 (1.56e+03 1.52e+03)
              Est.  stn bbox = 3.076e+03 (1.56e+03 1.52e+03)
              cpu = 0:00:01.2 real = 0:00:03.0 mem = 477.0M
Iteration  4: Total net bbox = 2.386e+05 (1.23e+05 1.16e+05)
              Est.  stn bbox = 2.386e+05 (1.23e+05 1.16e+05)
              cpu = 0:00:12.0 real = 0:00:24.0 mem = 477.0M
Iteration  5: Total net bbox = 2.228e+05 (1.04e+05 1.19e+05)
              Est.  stn bbox = 2.228e+05 (1.04e+05 1.19e+05)
              cpu = 0:00:08.7 real = 0:00:18.0 mem = 477.0M
Iteration  6: Total net bbox = 2.202e+05 (1.10e+05 1.11e+05)
              Est.  stn bbox = 2.202e+05 (1.10e+05 1.11e+05)
              cpu = 0:00:19.8 real = 0:00:40.0 mem = 480.0M
Iteration  7: Total net bbox = 2.243e+05 (1.12e+05 1.12e+05)
              Est.  stn bbox = 3.102e+05 (1.39e+05 1.72e+05)
              cpu = 0:00:01.5 real = 0:00:03.0 mem = 472.4M
Iteration  8: Total net bbox = 2.243e+05 (1.12e+05 1.12e+05)
              Est.  stn bbox = 3.102e+05 (1.39e+05 1.72e+05)
              cpu = 0:00:08.2 real = 0:00:17.0 mem = 472.5M
Iteration  9: Total net bbox = 2.254e+05 (1.13e+05 1.12e+05)
              Est.  stn bbox = 3.142e+05 (1.40e+05 1.74e+05)
              cpu = 0:00:16.1 real = 0:00:33.0 mem = 474.5M
Iteration 10: Total net bbox = 2.254e+05 (1.13e+05 1.12e+05)
              Est.  stn bbox = 3.142e+05 (1.40e+05 1.74e+05)
              cpu = 0:00:08.2 real = 0:00:16.0 mem = 474.5M
Iteration 11: Total net bbox = 2.225e+05 (1.13e+05 1.10e+05)
              Est.  stn bbox = 3.096e+05 (1.39e+05 1.71e+05)
              cpu = 0:00:11.1 real = 0:00:23.0 mem = 472.5M
Iteration 12: Total net bbox = 2.225e+05 (1.13e+05 1.10e+05)
              Est.  stn bbox = 3.096e+05 (1.39e+05 1.71e+05)
              cpu = 0:00:08.2 real = 0:00:17.0 mem = 472.5M
Iteration 13: Total net bbox = 2.298e+05 (1.13e+05 1.17e+05)
              Est.  stn bbox = 3.148e+05 (1.38e+05 1.77e+05)
              cpu = 0:00:10.0 real = 0:00:20.0 mem = 474.5M
Iteration 14: Total net bbox = 2.298e+05 (1.13e+05 1.17e+05)
              Est.  stn bbox = 3.148e+05 (1.38e+05 1.77e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 474.5M
*** cost = 2.298e+05 (1.13e+05 1.17e+05) (cpu for global=0:01:45) real=0:03:37***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:01:20 real: 0:02:42
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=371.9M, current mem=440.8M)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:03.0, mem=441.1MB) @(0:02:18 - 0:02:20).
move report: preRPlace moves 16562 insts, mean move: 0.45 um, max move: 2.22 um
	max move on inst (DTP/RF/U6960): (116.75, 121.06) --> (118.37, 121.66)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.248e+05 = 1.072e+05 H + 1.176e+05 V
wire length = 2.231e+05 = 1.067e+05 H + 1.164e+05 V
Placement tweakage ends.
move report: tweak moves 2740 insts, mean move: 1.85 um, max move: 13.93 um
	max move on inst (DTP/ALU_block/mul/Add2IL/FullAdd_6/U1): (39.90, 138.46) --> (38.57, 151.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:04.0, mem=441.1MB) @(0:02:20 - 0:02:22).
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:03.0)
move report: xdp moves 6559 insts, mean move: 2.19 um, max move: 11.77 um
	max move on inst (DTP/ALU_block/mul/U263): (17.10, 144.06) --> (17.67, 132.86)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:03.2, real=0:00:06.0, mem=449.1MB) @(0:02:22 - 0:02:25).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=449.1MB) @(0:02:25 - 0:02:25).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 16562 insts, mean move: 1.22 um, max move: 14.33 um
	max move on inst (DTP/ALU_block/mul/Add1IIL/FullAdd_6/U1): (37.64, 150.47) --> (38.57, 137.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.33 um
  inst (DTP/ALU_block/mul/Add1IIL/FullAdd_6/U1) with max move: (37.6445, 150.465) -> (38.57, 137.06)
  mean    (X+Y) =         1.22 um
Total instances flipped for WireLenOpt: 11568
Total instances moved : 16562
*** cpu=0:00:07.1   mem=449.1M  mem(used)=12.3M***
[CPU] RefinePlace/total (cpu=0:00:07.1, real=0:00:16.0, mem=449.0MB) @(0:02:18 - 0:02:25).
Total net length = 2.186e+05 (1.067e+05 1.119e+05) (ext = 1.642e+03)
*** End of Placement (cpu=0:01:58, real=0:04:06, mem=449.0M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 17.2 % ( 44 / 256 )
*** Free Virtual Timing Model ...(mem=439.9M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'dlx.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=333.1M, current mem=439.8M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2: 8, real = 0: 4:22, mem = 440.5M **
<CMD> zoomIn
<CMD> zoomOut
<CMD> undo
<CMD> fit
**WARN: (ENCSYT-13331):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, please remove the obsolete command from your script and use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9108 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 467.6M, InitMEM = 467.6M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=493.039 CPU=0:00:05.1 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:11.0  mem= 493.0M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=491.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=494.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=499.5M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=medium gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=342.7M, current mem=468.3M)
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'dlx.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=342.7M, current mem=449.3M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
#std cell=16562 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=18544 #term=68344 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=66
stdCell: 16562 single + 0 double + 0 multi
Total standard cell length = 22.1390 (mm), area = 0.0310 (mm^2)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Average module density = 0.665.
Density for the design = 0.665.
       = stdcell_area 116521 sites (30995 um^2) / alloc_area 175185 sites (46599 um^2).
Pin Density = 0.587.
            = total # of pins 68344 / total Instance area 116521.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.077e+04 (7.95e+03 1.28e+04)
              Est.  stn bbox = 2.077e+04 (7.95e+03 1.28e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 495.8M
Iteration  2: Total net bbox = 2.077e+04 (7.95e+03 1.28e+04)
              Est.  stn bbox = 2.077e+04 (7.95e+03 1.28e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.8M
Iteration  3: Total net bbox = 2.627e+04 (1.12e+04 1.51e+04)
              Est.  stn bbox = 2.627e+04 (1.12e+04 1.51e+04)
              cpu = 0:00:02.7 real = 0:00:06.0 mem = 496.3M
Iteration  4: Total net bbox = 2.399e+05 (1.22e+05 1.18e+05)
              Est.  stn bbox = 2.399e+05 (1.22e+05 1.18e+05)
              cpu = 0:00:08.8 real = 0:00:18.0 mem = 496.3M
Iteration  5: Total net bbox = 2.259e+05 (1.05e+05 1.21e+05)
              Est.  stn bbox = 2.259e+05 (1.05e+05 1.21e+05)
              cpu = 0:00:09.4 real = 0:00:20.0 mem = 496.3M
Iteration  6: Total net bbox = 2.181e+05 (1.07e+05 1.11e+05)
              Est.  stn bbox = 2.181e+05 (1.07e+05 1.11e+05)
              cpu = 0:00:17.4 real = 0:00:36.0 mem = 499.4M
Iteration  7: Total net bbox = 2.211e+05 (1.09e+05 1.12e+05)
              Est.  stn bbox = 3.070e+05 (1.37e+05 1.70e+05)
              cpu = 0:00:01.8 real = 0:00:04.0 mem = 491.9M
Iteration  8: Total net bbox = 2.211e+05 (1.09e+05 1.12e+05)
              Est.  stn bbox = 3.070e+05 (1.37e+05 1.70e+05)
              cpu = 0:00:08.3 real = 0:00:17.0 mem = 491.9M
Iteration  9: Total net bbox = 2.240e+05 (1.11e+05 1.13e+05)
              Est.  stn bbox = 3.119e+05 (1.39e+05 1.73e+05)
              cpu = 0:00:17.0 real = 0:00:35.0 mem = 494.9M
Iteration 10: Total net bbox = 2.240e+05 (1.11e+05 1.13e+05)
              Est.  stn bbox = 3.119e+05 (1.39e+05 1.73e+05)
              cpu = 0:00:08.6 real = 0:00:17.0 mem = 494.9M
Iteration 11: Total net bbox = 2.243e+05 (1.12e+05 1.12e+05)
              Est.  stn bbox = 3.113e+05 (1.40e+05 1.71e+05)
              cpu = 0:00:11.2 real = 0:00:24.0 mem = 491.9M
Iteration 12: Total net bbox = 2.243e+05 (1.12e+05 1.12e+05)
              Est.  stn bbox = 3.113e+05 (1.40e+05 1.71e+05)
              cpu = 0:00:08.6 real = 0:00:18.0 mem = 491.9M
Iteration 13: Total net bbox = 2.315e+05 (1.13e+05 1.18e+05)
              Est.  stn bbox = 3.164e+05 (1.40e+05 1.76e+05)
              cpu = 0:00:11.4 real = 0:00:22.0 mem = 493.9M
Iteration 14: Total net bbox = 2.315e+05 (1.13e+05 1.18e+05)
              Est.  stn bbox = 3.164e+05 (1.40e+05 1.76e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 493.9M
*** cost = 2.315e+05 (1.13e+05 1.18e+05) (cpu for global=0:01:46) real=0:03:39***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:01:19 real: 0:02:41
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=378.7M, current mem=460.1M)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:04.0, mem=452.4MB) @(0:04:26 - 0:04:28).
move report: preRPlace moves 16562 insts, mean move: 0.46 um, max move: 2.08 um
	max move on inst (DTP/RF/U2149): (85.19, 67.70) --> (86.64, 67.06)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.268e+05 = 1.075e+05 H + 1.193e+05 V
wire length = 2.251e+05 = 1.070e+05 H + 1.181e+05 V
Placement tweakage ends.
move report: tweak moves 2786 insts, mean move: 1.85 um, max move: 13.86 um
	max move on inst (DTP/RF/U1943): (139.46, 72.66) --> (142.12, 83.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:04.0, mem=452.4MB) @(0:04:29 - 0:04:31).
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:03.0)
move report: xdp moves 6815 insts, mean move: 2.22 um, max move: 14.81 um
	max move on inst (DTP/RF/U8779): (54.34, 139.86) --> (57.95, 151.06)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:03.3, real=0:00:07.0, mem=452.4MB) @(0:04:31 - 0:04:34).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=452.4MB) @(0:04:34 - 0:04:34).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 16562 insts, mean move: 1.26 um, max move: 19.23 um
	max move on inst (DTP/RF/U8779): (65.17, 139.05) --> (57.95, 151.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        19.23 um
  inst (DTP/RF/U8779) with max move: (65.174, 139.052) -> (57.95, 151.06)
  mean    (X+Y) =         1.26 um
Total instances flipped for WireLenOpt: 11631
Total instances moved : 16562
*** cpu=0:00:07.6   mem=452.4M  mem(used)=0.3M***
[CPU] RefinePlace/total (cpu=0:00:07.6, real=0:00:17.0, mem=452.2MB) @(0:04:26 - 0:04:34).
Total net length = 2.202e+05 (1.071e+05 1.131e+05) (ext = 1.249e+03)
*** End of Placement (cpu=0:01:59, real=0:04:08, mem=452.2M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 19.5 % ( 50 / 256 )
*** Free Virtual Timing Model ...(mem=445.1M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'dlx.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=352.4M, current mem=445.3M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2: 8, real = 0: 4:24, mem = 445.3M **
<CMD> zoomIn
<CMD> zoomOut
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 449.6M, totSessionCpu=0:04:35 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=449.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (451660 444520)
coreBox:    (8360 8120) (443660 436520)

Phase 1a route (0:00:00.3 457.4M):
Est net length = 2.697e+05um = 1.367e+05H + 1.330e+05V
Usage: (28.3%H 32.7%V) = (1.730e+05um 2.255e+05um) = (101942 135503)
Obstruct: 132 = 0 (0.0%H) + 132 (0.7%V)
Overflow: 290 = 28 (0.15% H) + 262 (1.42% V)
Number obstruct path=36 reroute=0

Phase 1b route (0:00:00.2 459.9M):
Usage: (28.2%H 32.7%V) = (1.725e+05um 2.255e+05um) = (101702 135513)
Overflow: 280 = 19 (0.10% H) + 261 (1.41% V)

Phase 1c route (0:00:00.1 459.9M):
Usage: (28.1%H 32.6%V) = (1.718e+05um 2.251e+05um) = (101255 135312)
Overflow: 247 = 11 (0.06% H) + 236 (1.28% V)

Phase 1d route (0:00:00.1 459.9M):
Usage: (28.1%H 32.6%V) = (1.718e+05um 2.251e+05um) = (101261 135319)
Overflow: 234 = 3 (0.02% H) + 231 (1.25% V)

Phase 1a-1d Overflow: 0.02% H + 1.25% V (0:00:00.8 459.9M)


Phase 1e route (0:00:00.1 460.5M):
Usage: (28.2%H 32.6%V) = (1.722e+05um 2.252e+05um) = (101502 135362)
Overflow: 80 = 2 (0.01% H) + 78 (0.42% V)

Phase 1f route (0:00:00.1 460.5M):
Usage: (28.2%H 32.7%V) = (1.723e+05um 2.253e+05um) = (101564 135403)
Overflow: 38 = 1 (0.01% H) + 37 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	1	 0.01%	34	 0.18%
--------------------------------------
  0:	27	 0.14%	189	 1.02%
  1:	51	 0.27%	130	 0.70%
  2:	60	 0.32%	186	 1.01%
  3:	100	 0.54%	234	 1.27%
  4:	233	 1.25%	258	 1.40%
  5:	18154	97.47%	17461	94.41%


Phase 1e-1f Overflow: 0.01% H + 0.20% V (0:00:00.2 460.5M)

Global route (cpu=0.9s real=1.0s 458.0M)
Phase 1l route (0:00:01.1 459.9M):


*** After '-updateRemainTrks' operation: 

Usage: (30.9%H 34.2%V) = (1.895e+05um 2.344e+05um) = (111376 141871)
Overflow: 344 = 48 (0.26% H) + 296 (1.60% V)

Phase 1l Overflow: 0.26% H + 1.60% V (0:00:00.2 460.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	26	 0.14%
 -4:	0	 0.00%	14	 0.08%
 -3:	2	 0.01%	31	 0.17%
 -2:	12	 0.06%	49	 0.26%
 -1:	28	 0.15%	80	 0.43%
--------------------------------------
  0:	60	 0.32%	121	 0.65%
  1:	103	 0.55%	181	 0.98%
  2:	155	 0.83%	252	 1.36%
  3:	244	 1.31%	279	 1.51%
  4:	348	 1.87%	303	 1.64%
  5:	17674	94.89%	17158	92.78%


*** Completed Phase 1 route (0:00:02.1 458.0M) ***


Total length: 2.979e+05um, number of vias: 138142
M1(H) length: 9.322e+03um, number of vias: 68137
M2(V) length: 8.977e+04um, number of vias: 49592
M3(H) length: 1.099e+05um, number of vias: 13038
M4(V) length: 4.422e+04um, number of vias: 4379
M5(H) length: 2.266e+04um, number of vias: 2458
M6(V) length: 2.006e+04um, number of vias: 328
M7(H) length: 9.397e+02um, number of vias: 161
M8(V) length: 8.438e+02um, number of vias: 39
M9(H) length: 1.495e+02um, number of vias: 10
M10(V) length: 4.800e+01um
*** Completed Phase 2 route (0:00:01.8 474.6M) ***

*** Finished all Phases (cpu=0:00:04.1 mem=474.6M) ***
Peak Memory Usage was 469.0M 
*** Finished trialRoute (cpu=0:00:04.4 mem=474.6M) ***

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'dlx' of instances=16562 and nets=20972 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 474.562M)
Found active setup analysis view default
Found active hold analysis view default
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=527.09 CPU=0:00:07.5 REAL=0:00:15.0)
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (EMS-63):	Message <ENCECO-560> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.789  |
|           TNS (ns):|-184.333 |
|    Violating Paths:|  1965   |
|          All Paths:|  3064   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    537 (537)     |   -0.608   |    537 (537)     |
|   max_tran     |    227 (9081)    |   -0.611   |    227 (9081)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.513%
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:27, mem = 528.9M, totSessionCpu=0:04:51 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*** Starting optimizing excluded clock nets MEM= 528.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 528.9M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Info: 1 clock net  excluded from IPO operation.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts

Netlist preparation processing... 
Removed 10360 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:21, real = 0:00:38, mem = 536.6M, totSessionCpu=0:04:56 **
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=534.6M) ***
End: Processing multi-driver nets
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|    97   |  2180   |   126   |    126  |     0   |     0   |     0   |     0   | -0.32 |  19.78  |            |           |
|     0   |     0   |    10   |     10  |     0   |     0   |     0   |     0   | 0.40 |  19.96  |   0:00:12.0|     597.8M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:06.2 real=0:00:13.0 mem=597.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:29, real = 0:00:54, mem = 556.8M, totSessionCpu=0:05:04 **
Begin: GigaOpt High fanout net optimization
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Iter 1: high fanout nets: 0 density 19.955475
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3039 no-driver nets excluded.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.000|   0.000|    19.96%|   0:00:00.0|  597.1M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=597.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=597.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:56, mem = 555.0M, totSessionCpu=0:05:06 **
*** Timing Is met
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 1 clock net  excluded from IPO operation.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 19.96
** reclaim pass 0 (0.2) : commits = 6
** reclaim pass 1 (0.2) : commits = 3
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 19.94

** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 3 Resize = 3 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       3  |       0    |
| Num insts Downsized               |       3  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:01.2) (real = 0:00:02.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:32, real = 0:00:58, mem = 558.5M, totSessionCpu=0:05:07 **
**INFO : Launching the early exit mechanism
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 6261 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 1.95 % ( 5 / 256 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=549.5MB) @(0:05:07 - 0:05:07).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:02.0, mem=549.5MB) @(0:05:07 - 0:05:09).
move report: preRPlace moves 238 insts, mean move: 0.32 um, max move: 1.40 um
	max move on inst (DTP/ALU_block/muxy1/U128): (18.81, 78.26) --> (18.81, 79.66)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 5.726e+04 = 2.666e+04 H + 3.059e+04 V
wire length = 5.688e+04 = 2.628e+04 H + 3.059e+04 V
Placement tweakage ends.
move report: tweak moves 596 insts, mean move: 1.27 um, max move: 9.31 um
	max move on inst (DTP/RF/U2109): (70.68, 46.06) --> (79.99, 46.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=549.5MB) @(0:05:09 - 0:05:09).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=549.5MB) @(0:05:09 - 0:05:09).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 734 insts, mean move: 1.07 um, max move: 9.12 um
	max move on inst (DTP/RF/U2109): (70.87, 46.06) --> (79.99, 46.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.12 um
  inst (DTP/RF/U2109) with max move: (70.87, 46.06) -> (79.99, 46.06)
  mean    (X+Y) =         1.07 um
Total instances flipped for WireLenOpt: 32
Total instances flipped, including legalization: 267
Total instances moved : 734
*** cpu=0:00:01.3   mem=549.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=549.5MB) @(0:05:07 - 0:05:09).
Total net length = 5.686e+04 (2.629e+04 3.058e+04) (ext = 1.124e+03)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 1.95 % ( 5 / 256 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=549.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (451660 444520)
coreBox:    (8360 8120) (443660 436520)

Phase 1a route (0:00:00.0 551.9M):
Est net length = 6.246e+04um = 2.958e+04H + 3.288e+04V
Usage: (6.3%H 8.8%V) = (3.875e+04um 6.097e+04um) = (22848 36533)
Obstruct: 132 = 0 (0.0%H) + 132 (0.7%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.11% V)
Number obstruct path=3 reroute=0

Phase 1b route (0:00:00.0 554.4M):
Usage: (6.3%H 8.8%V) = (3.866e+04um 6.099e+04um) = (22796 36535)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1c route (0:00:00.0 554.4M):
Usage: (6.3%H 8.8%V) = (3.853e+04um 6.094e+04um) = (22724 36505)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1d route (0:00:00.0 554.4M):
Usage: (6.3%H 8.8%V) = (3.853e+04um 6.094e+04um) = (22724 36505)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1a-1d Overflow: 0.00% H + 0.11% V (0:00:00.1 554.4M)


Phase 1e route (0:00:00.0 554.9M):
Usage: (6.3%H 8.8%V) = (3.858e+04um 6.097e+04um) = (22752 36519)
Overflow: 8 = 0 (0.00% H) + 8 (0.04% V)

Phase 1f route (0:00:00.0 554.9M):
Usage: (6.3%H 8.8%V) = (3.861e+04um 6.096e+04um) = (22770 36514)
Overflow: 6 = 0 (0.00% H) + 6 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.03%
--------------------------------------
  0:	0	 0.00%	31	 0.17%
  1:	0	 0.00%	30	 0.16%
  2:	1	 0.01%	67	 0.36%
  3:	1	 0.01%	135	 0.73%
  4:	3	 0.02%	74	 0.40%
  5:	18621	99.97%	18151	98.15%


Phase 1e-1f Overflow: 0.00% H + 0.03% V (0:00:00.0 554.9M)

Global route (cpu=0.2s real=1.0s 552.4M)
Phase 1l route (0:00:00.3 551.3M):


*** After '-updateRemainTrks' operation: 

Usage: (6.6%H 8.5%V) = (4.035e+04um 5.838e+04um) = (23774 35322)
Overflow: 16 = 0 (0.00% H) + 16 (0.09% V)

Phase 1l Overflow: 0.00% H + 0.09% V (0:00:00.0 554.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	13	 0.07%
--------------------------------------
  0:	0	 0.00%	19	 0.10%
  1:	0	 0.00%	29	 0.16%
  2:	2	 0.01%	69	 0.37%
  3:	0	 0.00%	137	 0.74%
  4:	3	 0.02%	75	 0.41%
  5:	18621	99.97%	18150	98.14%


*** Completed Phase 1 route (0:00:00.5 549.5M) ***


Total length: 6.962e+04um, number of vias: 35331
M1(H) length: 2.788e+03um, number of vias: 20866
M2(V) length: 2.854e+04um, number of vias: 12579
M3(H) length: 2.728e+04um, number of vias: 1632
M4(V) length: 8.950e+03um, number of vias: 147
M5(H) length: 5.380e+02um, number of vias: 107
M6(V) length: 1.520e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.4 549.5M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=549.5M) ***
Peak Memory Usage was 560.4M 
*** Finished trialRoute (cpu=0:00:01.0 mem=549.5M) ***

Extraction called for design 'dlx' of instances=6261 and nets=9494 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 549.512M)
**INFO : Skipped repairing congestion 
*** Starting trialRoute (mem=545.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=545.4M) ***

Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=530.051 CPU=0:00:02.1 REAL=0:00:04.0)
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Summary (cpu=0.05min real=0.10min mem=545.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.410  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.011   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.943%
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:01:10, mem = 530.8M, totSessionCpu=0:05:13 **
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
Begin: GigaOpt DRV Optimization
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    19   |     19  |     0   |     0   |     0   |     0   | 0.41 |  19.94  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.41 |  19.97  |   0:00:03.0|     627.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.41 |  19.97  |   0:00:00.0|     627.7M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=627.7M) ***

*** Starting refinePlace (0:05:17 mem=628.0M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 6262 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 1.95 % ( 5 / 256 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=628.1MB) @(0:05:17 - 0:05:17).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=628.1MB) @(0:05:17 - 0:05:18).
move report: preRPlace moves 27 insts, mean move: 0.41 um, max move: 1.59 um
	max move on inst (DTP/ALU_block/B_lhi_reg[9]): (38.00, 104.86) --> (37.81, 106.26)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=628.1MB) @(0:05:18 - 0:05:18).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 27 insts, mean move: 0.41 um, max move: 1.59 um
	max move on inst (DTP/ALU_block/B_lhi_reg[9]): (38.00, 104.86) --> (37.81, 106.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.59 um
  inst (DTP/ALU_block/B_lhi_reg[9]) with max move: (38, 104.86) -> (37.81, 106.26)
  mean    (X+Y) =         0.41 um
Total instances moved : 27
*** cpu=0:00:01.1   mem=628.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=628.0MB) @(0:05:17 - 0:05:18).
*** maximum move = 1.6um ***
*** Finished refinePlace (0:05:18 mem=628.0M) ***
*** Finished re-routing un-routed nets (628.0M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=628.0M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Summary (cpu=0.08min real=0.10min mem=548.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.410  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.968%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:01:16, mem = 548.2M, totSessionCpu=0:05:19 **
*** Timing Is met
*** Check timing (0:00:00.0)
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3042 no-driver nets excluded.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 19.97

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=591.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg

**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Summary (cpu=0.01min real=0.03min mem=548.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.410  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.968%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:01:18, mem = 548.5M, totSessionCpu=0:05:20 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg

**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (EMS-63):	Message <ENCOPT-3213> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=546.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.410  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.968%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:01:19, mem = 546.5M, totSessionCpu=0:05:20 **
Begin: GigaOpt harden opt
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3042 no-driver nets excluded.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.410|   0.000|    19.97%|   0:00:00.0|  591.4M|   default| reg2reg | DTP/PC/d_out_reg[15]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=591.5M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=548.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (451660 444520)
coreBox:    (8360 8120) (443660 436520)

Phase 1a route (0:00:00.0 550.9M):
Est net length = 6.247e+04um = 2.960e+04H + 3.287e+04V
Usage: (6.3%H 8.8%V) = (3.877e+04um 6.097e+04um) = (22864 36536)
Obstruct: 132 = 0 (0.0%H) + 132 (0.7%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.11% V)
Number obstruct path=3 reroute=0

Phase 1b route (0:00:00.0 553.4M):
Usage: (6.3%H 8.8%V) = (3.869e+04um 6.099e+04um) = (22813 36538)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1c route (0:00:00.0 553.4M):
Usage: (6.3%H 8.8%V) = (3.856e+04um 6.094e+04um) = (22743 36508)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1d route (0:00:00.0 553.4M):
Usage: (6.3%H 8.8%V) = (3.856e+04um 6.094e+04um) = (22743 36508)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1a-1d Overflow: 0.00% H + 0.11% V (0:00:00.1 553.4M)


Phase 1e route (0:00:00.0 554.0M):
Usage: (6.3%H 8.8%V) = (3.861e+04um 6.097e+04um) = (22771 36522)
Overflow: 8 = 0 (0.00% H) + 8 (0.04% V)

Phase 1f route (0:00:00.0 554.0M):
Usage: (6.3%H 8.8%V) = (3.864e+04um 6.096e+04um) = (22789 36517)
Overflow: 6 = 0 (0.00% H) + 6 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.03%
--------------------------------------
  0:	0	 0.00%	31	 0.17%
  1:	0	 0.00%	30	 0.16%
  2:	1	 0.01%	66	 0.36%
  3:	1	 0.01%	133	 0.72%
  4:	3	 0.02%	75	 0.41%
  5:	18621	99.97%	18153	98.16%


Phase 1e-1f Overflow: 0.00% H + 0.03% V (0:00:00.0 554.0M)

Global route (cpu=0.2s real=0.0s 551.5M)
Phase 1l route (0:00:00.3 550.4M):


*** After '-updateRemainTrks' operation: 

Usage: (6.6%H 8.5%V) = (4.037e+04um 5.837e+04um) = (23784 35320)
Overflow: 16 = 0 (0.00% H) + 16 (0.09% V)

Phase 1l Overflow: 0.00% H + 0.09% V (0:00:00.0 554.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	13	 0.07%
--------------------------------------
  0:	0	 0.00%	19	 0.10%
  1:	0	 0.00%	29	 0.16%
  2:	2	 0.01%	69	 0.37%
  3:	0	 0.00%	135	 0.73%
  4:	3	 0.02%	72	 0.39%
  5:	18621	99.97%	18155	98.17%


*** Completed Phase 1 route (0:00:00.6 548.5M) ***


Total length: 6.965e+04um, number of vias: 35334
M1(H) length: 2.790e+03um, number of vias: 20871
M2(V) length: 2.856e+04um, number of vias: 12583
M3(H) length: 2.726e+04um, number of vias: 1631
M4(V) length: 8.980e+03um, number of vias: 145
M5(H) length: 5.588e+02um, number of vias: 104
M6(V) length: 1.494e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.4 548.5M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=548.5M) ***
Peak Memory Usage was 559.5M 
*** Finished trialRoute (cpu=0:00:01.1 mem=548.5M) ***

Extraction called for design 'dlx' of instances=6262 and nets=9495 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 548.461M)
*** Starting delays update (0:05:23 mem=547.3M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=533.027 CPU=0:00:02.1 REAL=0:00:04.0)
*** Finished delays update (0:05:25 mem=533.7M) ***
Begin: GigaOpt postEco DRV Optimization
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 0.41 |  19.97  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.41 |  19.97  |   0:00:01.0|     599.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.41 |  19.97  |   0:00:00.0|     599.1M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=599.1M) ***

*** Starting refinePlace (0:05:27 mem=599.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 6262 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=599.6MB) @(0:05:27 - 0:05:27).
move report: rPlace moves 1 insts, mean move: 1.40 um, max move: 1.40 um
	max move on inst (DTP/ALU_block/muxy1/U44): (32.68, 110.46) --> (32.68, 111.86)
move report: overall moves 1 insts, mean move: 1.40 um, max move: 1.40 um
	max move on inst (DTP/ALU_block/muxy1/U44): (32.68, 110.46) --> (32.68, 111.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.40 um
  inst (DTP/ALU_block/muxy1/U44) with max move: (32.68, 110.46) -> (32.68, 111.86)
  mean    (X+Y) =         1.40 um
Total instances moved : 1
*** cpu=0:00:00.0   mem=599.6M  mem(used)=0.2M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=599.4MB) @(0:05:27 - 0:05:27).
*** maximum move = 1.4um ***
*** Finished refinePlace (0:05:27 mem=599.4M) ***
*** Finished re-routing un-routed nets (599.4M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=599.4M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.410499989986 -> 0.409900009632 (bump = 0.000599980354)
Begin: all path group post-eco optimization
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3042 no-driver nets excluded.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 19.97

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=591.4M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.410499989986 -> 0.409900009632 (bump = 0.000599980354)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
High effort path group WNS change after trial route: 0.410499989986 -> 0.409900009632 (bump = 0.000599980354)
Begin: path group based post-eco optimization
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3042 no-driver nets excluded.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 19.97

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=591.4M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: 0.410499989986 -> 0.409900009632 (bump = 0.000599980354)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=547.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=547.9M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'dlx' of instances=6262 and nets=9495 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 549.242M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 542.0M, InitMEM = 542.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=531.312 CPU=0:00:02.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:05.0  mem= 531.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:57, real = 0:01:40, mem = 531.3M, totSessionCpu=0:05:32 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.410  |  0.410  |  0.810  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.975%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:01:41, mem = 531.4M, totSessionCpu=0:05:33 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**ERROR: (ENCCK-404):	Your netlist is not unique. CTS requires a unique netlist before it can run clock tree synthesis. Please load a unique netlist into EDI before you run CTS.

Usage: specifyClockTree [-help] [-dont_use]
                        [-clkfile <string> | -file <string> | -specFile <string>]
                        [-create <string> | -delete <string> | -update <string> | -file <string> | -template ]

-help                                 # Prints out the command usage
-create <string>                      # (string, optional)
-delete <string>                      # (string, optional)
-dont_use                             # Excludes buffers from CTS file defined
                                      # as dont_use : true in the .lib file.
                                      # (bool, optional)
-file <string>                        # Specifies the name of the clock tree
                                      # specification file. (string, optional)
-template                             # Creates a sample CTS template file
                                      # template.ctstch. (bool, optional)
-update <string>                      # (string, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'specifyClockTree'.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=529.2M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 529.2M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**ERROR: (ENCCK-404):	Your netlist is not unique. CTS requires a unique netlist before it can run clock tree synthesis. Please load a unique netlist into EDI before you run CTS.

Usage: specifyClockTree [-help] [-dont_use]
                        [-clkfile <string> | -file <string> | -specFile <string>]
                        [-create <string> | -delete <string> | -update <string> | -file <string> | -template ]

-help                                 # Prints out the command usage
-create <string>                      # (string, optional)
-delete <string>                      # (string, optional)
-dont_use                             # Excludes buffers from CTS file defined
                                      # as dont_use : true in the .lib file.
                                      # (bool, optional)
-file <string>                        # Specifies the name of the clock tree
                                      # specification file. (string, optional)
-template                             # Creates a sample CTS template file
                                      # template.ctstch. (bool, optional)
-update <string>                      # (string, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'specifyClockTree'.
**ERROR: (ENCCK-9000):	**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 529.2M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 534.3M, totSessionCpu=0:05:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation sdcControl.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=525.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=525.0M) ***

Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=534.547 CPU=0:00:02.1 REAL=0:00:04.0)
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.410  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.975%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:06, mem = 535.3M, totSessionCpu=0:05:38 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 535.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 535.9M) ***
*** Starting optimizing excluded clock nets MEM= 535.9M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 535.9M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 1 clock net  excluded from IPO operation.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 19.97
** reclaim pass 0 (0.2) : commits = 3
** reclaim pass 1 (1.3) : commits = 70
** reclaim pass 2 (0.1) : commits = 1
** reclaim pass 3 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 19.89

** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 71 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      71  |       0    |
| Num insts Downsized               |      71  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 6259 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 1.95 % ( 5 / 256 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=551.2MB) @(0:05:41 - 0:05:41).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=551.2MB) @(0:05:41 - 0:05:41).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 5.688e+04 = 2.630e+04 H + 3.058e+04 V
wire length = 5.687e+04 = 2.628e+04 H + 3.058e+04 V
Placement tweakage ends.
move report: tweak moves 31 insts, mean move: 1.26 um, max move: 4.37 um
	max move on inst (DTP/FWDBMUX/U71): (69.16, 50.26) --> (64.79, 50.26)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=551.2MB) @(0:05:41 - 0:05:41).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 31 insts, mean move: 1.26 um, max move: 4.37 um
	max move on inst (DTP/FWDBMUX/U71): (69.16, 50.26) --> (64.79, 50.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.37 um
  inst (DTP/FWDBMUX/U71) with max move: (69.16, 50.26) -> (64.79, 50.26)
  mean    (X+Y) =         1.26 um
Total instances flipped for WireLenOpt: 24
Total instances flipped, including legalization: 10
Total instances moved : 31
*** cpu=0:00:00.2   mem=551.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=551.2MB) @(0:05:41 - 0:05:41).
** Finished Reclaim (cpu = 0:00:02.6) (real = 0:00:03.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=551.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (451660 444520)
coreBox:    (8360 8120) (443660 436520)

Phase 1a route (0:00:00.0 553.3M):
Est net length = 6.248e+04um = 2.960e+04H + 3.288e+04V
Usage: (6.3%H 8.8%V) = (3.876e+04um 6.096e+04um) = (22850 36527)
Obstruct: 132 = 0 (0.0%H) + 132 (0.7%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.11% V)
Number obstruct path=3 reroute=0

Phase 1b route (0:00:00.0 555.8M):
Usage: (6.3%H 8.8%V) = (3.868e+04um 6.097e+04um) = (22799 36529)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1c route (0:00:00.0 555.8M):
Usage: (6.3%H 8.8%V) = (3.853e+04um 6.092e+04um) = (22720 36499)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1d route (0:00:00.0 555.8M):
Usage: (6.3%H 8.8%V) = (3.853e+04um 6.092e+04um) = (22720 36499)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1a-1d Overflow: 0.00% H + 0.11% V (0:00:00.1 555.8M)


Phase 1e route (0:00:00.0 556.3M):
Usage: (6.3%H 8.8%V) = (3.858e+04um 6.095e+04um) = (22748 36513)
Overflow: 8 = 0 (0.00% H) + 8 (0.04% V)

Phase 1f route (0:00:00.0 556.3M):
Usage: (6.3%H 8.8%V) = (3.861e+04um 6.094e+04um) = (22766 36508)
Overflow: 6 = 0 (0.00% H) + 6 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.03%
--------------------------------------
  0:	0	 0.00%	31	 0.17%
  1:	0	 0.00%	30	 0.16%
  2:	1	 0.01%	66	 0.36%
  3:	1	 0.01%	133	 0.72%
  4:	3	 0.02%	75	 0.41%
  5:	18621	99.97%	18153	98.16%


Phase 1e-1f Overflow: 0.00% H + 0.03% V (0:00:00.0 556.3M)

Global route (cpu=0.2s real=0.0s 553.8M)
Phase 1l route (0:00:00.3 552.6M):


*** After '-updateRemainTrks' operation: 

Usage: (6.6%H 8.5%V) = (4.035e+04um 5.836e+04um) = (23770 35320)
Overflow: 16 = 0 (0.00% H) + 16 (0.09% V)

Phase 1l Overflow: 0.00% H + 0.09% V (0:00:00.0 556.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	13	 0.07%
--------------------------------------
  0:	0	 0.00%	18	 0.10%
  1:	0	 0.00%	29	 0.16%
  2:	2	 0.01%	69	 0.37%
  3:	0	 0.00%	134	 0.72%
  4:	3	 0.02%	75	 0.41%
  5:	18621	99.97%	18154	98.16%


*** Completed Phase 1 route (0:00:00.5 550.9M) ***


Total length: 6.966e+04um, number of vias: 35316
M1(H) length: 2.793e+03um, number of vias: 20866
M2(V) length: 2.861e+04um, number of vias: 12565
M3(H) length: 2.734e+04um, number of vias: 1628
M4(V) length: 8.916e+03um, number of vias: 150
M5(H) length: 4.818e+02um, number of vias: 107
M6(V) length: 1.521e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.4 550.9M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=550.9M) ***
Peak Memory Usage was 561.8M 
*** Finished trialRoute (cpu=0:00:00.9 mem=550.9M) ***

Extraction called for design 'dlx' of instances=6259 and nets=9492 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 550.855M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 545.7M, InitMEM = 545.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=535.086 CPU=0:00:02.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:04.0  mem= 535.1M) ***
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Summary (cpu=0.11min real=0.13min mem=535.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.411  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.894%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:15, mem = 535.8M, totSessionCpu=0:05:45 **
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
Begin: GigaOpt Optimization in WNS mode
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3042 no-driver nets excluded.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 19.89

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=593.6M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=550.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.411  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.894%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 550.9M, totSessionCpu=0:05:46 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3042 no-driver nets excluded.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 19.89

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=593.8M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg

**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Summary (cpu=0.01min real=0.03min mem=550.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.411  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.894%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:18, mem = 550.9M, totSessionCpu=0:05:48 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg

**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=548.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.411  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.894%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:19, mem = 548.8M, totSessionCpu=0:05:48 **
Begin: GigaOpt harden opt
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3042 no-driver nets excluded.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.411|   0.000|    19.89%|   0:00:00.0|  593.8M|   default| reg2reg | DTP/PC/d_out_reg[15]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=593.8M) ***
End: GigaOpt harden opt
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:21, mem = 550.3M, totSessionCpu=0:05:50 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.411  |  0.411  |  0.811  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.894%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:23, mem = 550.3M, totSessionCpu=0:05:51 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation sdcControl.
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 554.1M, totSessionCpu=0:05:51 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=553.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=553.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:52 mem=566.0M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 590.6M, InitMEM = 590.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=595.184 CPU=0:00:02.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:05.0  mem= 595.1M) ***
Done building cte hold timing graph (fixHold) real=0:00:06.0 totSessionCpu=0:05:55 mem=595.9M ***
Done building hold timer (fixHold) real=0:00:06.0 totSessionCpu=0:05:55 mem=595.9M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 590.6M, InitMEM = 590.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=595.238 CPU=0:00:02.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:05.0  mem= 595.2M) ***
Done building cte setup timing graph (fixHold) real=0:00:11.0 totSessionCpu=0:05:58 mem=595.9M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.411  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.075  |
|           TNS (ns):| -2.195  |
|    Violating Paths:|   32    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.894%
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    0.411 ns      0.411 ns      0.411 ns         default
--------------------------------------------------- 
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.075 
	TNS: -2.195 
	VP: 32 
	Worst hold path end point: DTP/cnt/i_reg[13]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.411 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:DTP/PC/d_out_reg[15]/D 
--------------------------------------------------- 
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O

*** Starting Core Fixing (fixHold) cpu=0:00:07.7  real=0:00:13.0  totSessionCpu=0:05:59 mem=596.2M density=19.894%) ***
Optimizer Target Slack 0.000 StdDelay is 0.008  
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   0|  -0.075|   -2.20|      32|    19.89%|   0:00:07.8|   596.4M|
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   1|  -0.075|   -2.20|      32|    19.89%|   0:00:07.8|   596.6M|
+-----------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   0|  -0.075|   -2.20|      32|    19.89%|   0:00:07.8|   596.6M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   1|  -0.075|   -2.20|      32|    19.89%|   0:00:07.9|   613.1M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.075 
	TNS: -2.195 
	VP: 32 
	Worst hold path end point: DTP/cnt/i_reg[13]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.411 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:DTP/PC/d_out_reg[15]/D 
--------------------------------------------------- 

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   0|  -0.075|   -2.20|      32|    19.89%|   0:00:08.0|   613.1M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   1|  -0.075|   -2.20|      32|    19.89%|   0:00:08.1|   613.5M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.075 
	TNS: -2.195 
	VP: 32 
	Worst hold path end point: DTP/cnt/i_reg[13]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.411 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:DTP/PC/d_out_reg[15]/D 
--------------------------------------------------- 

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   0|  -0.075|   -2.20|      32|    19.89%|   0:00:08.1|   613.5M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   1|  -0.075|   -2.20|      32|    19.89%|   0:00:08.2|   613.8M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase IV 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.075 
	TNS: -2.195 
	VP: 32 
	Worst hold path end point: DTP/cnt/i_reg[13]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase IV 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.411 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:DTP/PC/d_out_reg[15]/D 
--------------------------------------------------- 

*** Finished Core Fixing (fixHold) cpu=0:00:08.3  real=0:00:13.0  totSessionCpu=0:06:00 %) ***
*info:




*** Finish Post CTS Hold Fixing (cpu=0:00:08.3 mem=561.8M  real=0:00:13.0 density=19.894%) ***
**optDesign ... cpu = 0:00:09, real = 0:00:14, mem = 561.8M, totSessionCpu=0:06:00 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:14, mem = 561.0M, totSessionCpu=0:06:00 **
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=545.773 CPU=0:00:02.2 REAL=0:00:05.0)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.411  |  0.411  |  0.811  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.075  |  0.072  | -0.075  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.195  |  0.000  | -2.195  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   32    |    0    |   32    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.894%
Routing Overflow: 0.00% H and 0.09% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.4, REAL=0:00:08.0, MEM=536.7M
**optDesign ... cpu = 0:00:13, real = 0:00:22, mem = 536.7M, totSessionCpu=0:06:04 **
*** Finished optDesign ***
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*INFO: Adding fillers to top-module.
*INFO:   Added 3681 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 361 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 751 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 1274 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 5662 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 11729 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 11729 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> trialRoute -maxRouteLayer 10
*** Starting trialRoute (mem=534.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 10 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (451660 444520)
coreBox:    (8360 8120) (443660 436520)

Phase 1a route (0:00:00.0 535.9M):
Est net length = 6.248e+04um = 2.960e+04H + 3.288e+04V
Usage: (6.3%H 8.8%V) = (3.876e+04um 6.096e+04um) = (22850 36527)
Obstruct: 132 = 0 (0.0%H) + 132 (0.7%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.11% V)
Number obstruct path=3 reroute=0

Phase 1b route (0:00:00.0 537.9M):
Usage: (6.3%H 8.8%V) = (3.868e+04um 6.097e+04um) = (22799 36529)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1c route (0:00:00.0 537.9M):
Usage: (6.3%H 8.8%V) = (3.853e+04um 6.092e+04um) = (22720 36499)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1d route (0:00:00.0 537.9M):
Usage: (6.3%H 8.8%V) = (3.853e+04um 6.092e+04um) = (22720 36499)
Overflow: 20 = 0 (0.00% H) + 20 (0.11% V)

Phase 1a-1d Overflow: 0.00% H + 0.11% V (0:00:00.1 537.9M)


Phase 1e route (0:00:00.0 538.4M):
Usage: (6.3%H 8.8%V) = (3.858e+04um 6.095e+04um) = (22748 36513)
Overflow: 8 = 0 (0.00% H) + 8 (0.04% V)

Phase 1f route (0:00:00.0 538.4M):
Usage: (6.3%H 8.8%V) = (3.861e+04um 6.094e+04um) = (22766 36508)
Overflow: 6 = 0 (0.00% H) + 6 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.03%
--------------------------------------
  0:	0	 0.00%	31	 0.17%
  1:	0	 0.00%	30	 0.16%
  2:	1	 0.01%	66	 0.36%
  3:	1	 0.01%	133	 0.72%
  4:	3	 0.02%	75	 0.41%
  5:	18621	99.97%	18153	98.16%


Phase 1e-1f Overflow: 0.00% H + 0.03% V (0:00:00.0 538.4M)

Global route (cpu=0.2s real=1.0s 536.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.3 535.2M):


*** After '-updateRemainTrks' operation: 

Usage: (6.6%H 8.5%V) = (4.035e+04um 5.836e+04um) = (23770 35320)
Overflow: 16 = 0 (0.00% H) + 16 (0.09% V)

Phase 1l Overflow: 0.00% H + 0.09% V (0:00:00.0 538.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	13	 0.07%
--------------------------------------
  0:	0	 0.00%	18	 0.10%
  1:	0	 0.00%	29	 0.16%
  2:	2	 0.01%	69	 0.37%
  3:	0	 0.00%	134	 0.72%
  4:	3	 0.02%	75	 0.41%
  5:	18621	99.97%	18154	98.16%


*** Completed Phase 1 route (0:00:00.6 534.7M) ***


Total length: 6.966e+04um, number of vias: 35316
M1(H) length: 2.793e+03um, number of vias: 20866
M2(V) length: 2.861e+04um, number of vias: 12565
M3(H) length: 2.734e+04um, number of vias: 1628
M4(V) length: 8.916e+03um, number of vias: 150
M5(H) length: 4.818e+02um, number of vias: 107
M6(V) length: 1.521e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.4 534.7M) ***

*** Finished all Phases (cpu=0:00:01.1 mem=534.7M) ***
Peak Memory Usage was 544.4M 
*** Finished trialRoute (cpu=0:00:01.2 mem=534.7M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=534.7M, init mem=534.7M)
*info: Placed = 17988
*info: Unplaced = 0
Placement Density:100.00%(46599/46599)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=534.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=534.7M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Jul 17 18:20:00 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 534.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 551.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 554.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Jul 17 18:20:02 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Jul 17 18:20:02 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1588           0        6162    22.48%
#  Metal 2        V        1189           0        6162     0.00%
#  Metal 3        H        1560           0        6162     0.00%
#  Metal 4        V         792           0        6162     0.00%
#  Metal 5        H         780           0        6162     0.00%
#  Metal 6        V         792           0        6162     0.00%
#  Metal 7        H         264           0        6162     1.22%
#  Metal 8        V         268           0        6162     1.33%
#  Metal 9        H         133           6        6162    17.22%
#  Metal 10       V         114          20        6162    12.46%
#  --------------------------------------------------------------
#  Total                   7480       1.92%  61620     5.47%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 556.00 (Mb)
#
#start global routing iteration 2...
#There are 1 nets routed.
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 568.00 (Mb)
#
#start global routing iteration 3...
#There are 6455 nets routed.
#cpu time = 00:00:01, elapsed time = 00:00:03, memory = 569.00 (Mb)
#
#start global routing iteration 4...
#There are 6455 nets routed.
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 570.00 (Mb)
#
#start global routing iteration 5...
#There are 6455 nets routed.
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 570.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    169(2.74%)     48(0.78%)      8(0.13%)      4(0.06%)   (3.72%)
#   Metal 3      2(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    171(0.29%)     48(0.08%)      8(0.01%)      4(0.01%)   (0.39%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total wire length = 66226 um.
#Total half perimeter of net bounding box = 62378 um.
#Total wire length on LAYER metal1 = 1040 um.
#Total wire length on LAYER metal2 = 20155 um.
#Total wire length on LAYER metal3 = 28127 um.
#Total wire length on LAYER metal4 = 10633 um.
#Total wire length on LAYER metal5 = 2633 um.
#Total wire length on LAYER metal6 = 2964 um.
#Total wire length on LAYER metal7 = 248 um.
#Total wire length on LAYER metal8 = 348 um.
#Total wire length on LAYER metal9 = 23 um.
#Total wire length on LAYER metal10 = 54 um.
#Total number of vias = 31187
#Up-Via Summary (total 31187):
#           
#-----------------------
#  Metal 1        18868
#  Metal 2         9449
#  Metal 3         2172
#  Metal 4          385
#  Metal 5          237
#  Metal 6           38
#  Metal 7           26
#  Metal 8            8
#  Metal 9            4
#-----------------------
#                 31187 
#
#Max overcon = 8 tracks.
#Total overcon = 0.39%.
#Worst layer Gcell overcon rate = 0.03%.
#There are 6455 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 570.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Mon Jul 17 18:20:10 2017
#
#Start Track Assignment.
#Complete Track Assignment.
#Total wire length = 64526 um.
#Total half perimeter of net bounding box = 62378 um.
#Total wire length on LAYER metal1 = 1044 um.
#Total wire length on LAYER metal2 = 19387 um.
#Total wire length on LAYER metal3 = 27256 um.
#Total wire length on LAYER metal4 = 10509 um.
#Total wire length on LAYER metal5 = 2659 um.
#Total wire length on LAYER metal6 = 2995 um.
#Total wire length on LAYER metal7 = 252 um.
#Total wire length on LAYER metal8 = 346 um.
#Total wire length on LAYER metal9 = 22 um.
#Total wire length on LAYER metal10 = 55 um.
#Total number of vias = 31187
#Up-Via Summary (total 31187):
#           
#-----------------------
#  Metal 1        18868
#  Metal 2         9449
#  Metal 3         2172
#  Metal 4          385
#  Metal 5          237
#  Metal 6           38
#  Metal 7           26
#  Metal 8            8
#  Metal 9            4
#-----------------------
#                 31187 
#
#cpu time = 00:00:01, elapsed time = 00:00:03, memory = 568.00 (Mb)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:12
#Increased memory = 17.00 (Mb)
#Total memory = 568.00 (Mb)
#Peak memory = 587.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:27, elapsed time = 00:00:54, memory = 571.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 571.00 (Mb)
#Complete Detail Routing.
#Total wire length = 66408 um.
#Total half perimeter of net bounding box = 62378 um.
#Total wire length on LAYER metal1 = 3363 um.
#Total wire length on LAYER metal2 = 22311 um.
#Total wire length on LAYER metal3 = 26199 um.
#Total wire length on LAYER metal4 = 8619 um.
#Total wire length on LAYER metal5 = 2503 um.
#Total wire length on LAYER metal6 = 2787 um.
#Total wire length on LAYER metal7 = 169 um.
#Total wire length on LAYER metal8 = 343 um.
#Total wire length on LAYER metal9 = 34 um.
#Total wire length on LAYER metal10 = 80 um.
#Total number of vias = 40407
#Up-Via Summary (total 40407):
#           
#-----------------------
#  Metal 1        20474
#  Metal 2        16823
#  Metal 3         2494
#  Metal 4          339
#  Metal 5          205
#  Metal 6           36
#  Metal 7           26
#  Metal 8            6
#  Metal 9            4
#-----------------------
#                 40407 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:28
#Elapsed time = 00:00:55
#Increased memory = 0.00 (Mb)
#Total memory = 568.00 (Mb)
#Peak memory = 614.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:55
#Increased memory = 0.00 (Mb)
#Total memory = 568.00 (Mb)
#Peak memory = 614.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 568.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:01:07
#Increased memory = 21.00 (Mb)
#Total memory = 555.00 (Mb)
#Peak memory = 614.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 17 18:21:07 2017
#
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 566.2M, totSessionCpu=0:06:43 **
#Created 135 library cell signatures
#Created 9492 NETS and 0 SPECIALNETS signatures
#Created 17989 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=576.2M, init mem=576.2M)
*info: Placed = 17988
*info: Unplaced = 0
Placement Density:100.00%(46599/46599)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=576.2M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'dlx' of instances=17988 and nets=9492 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./dlx_9108_1gdTiQ.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 575.9M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0031% (CPU Time= 0:00:00.2  MEM= 599.7M)
Extracted 20.0037% (CPU Time= 0:00:00.2  MEM= 599.7M)
Extracted 30.0042% (CPU Time= 0:00:00.3  MEM= 599.7M)
Extracted 40.0047% (CPU Time= 0:00:00.3  MEM= 599.7M)
Extracted 50.0052% (CPU Time= 0:00:00.3  MEM= 599.7M)
Extracted 60.0031% (CPU Time= 0:00:00.4  MEM= 599.7M)
Extracted 70.0037% (CPU Time= 0:00:00.4  MEM= 599.7M)
Extracted 80.0042% (CPU Time= 0:00:00.5  MEM= 599.7M)
Extracted 90.0047% (CPU Time= 0:00:00.6  MEM= 599.7M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 599.9M)
Number of Extracted Resistors     : 78615
Number of Extracted Ground Cap.   : 85064
Number of Extracted Coupling Cap. : 121884
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 577.9M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 575.934M)
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 579.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 575.9M, InitMEM = 575.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=571.223 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 571.2M, InitMEM = 571.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=571.223 CPU=0:00:01.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:04.0  mem= 571.2M) ***
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:08, mem = 571.7M, totSessionCpu=0:06:47 **
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**INFO: Start fixing DRV (Mem = 569.74M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Setting latch borrow mode to budget during optimization.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.43 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.43 |  100.00 |   0:00:03.0|     652.9M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=652.9M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17988 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=591.8MB) @(0:06:51 - 0:06:51).
Total net length = 6.081e+04 (2.867e+04 3.214e+04) (ext = 1.143e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
       Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:13, mem = 591.8M, totSessionCpu=0:06:51 **
Glitch fixing enabled
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 586.0M, InitMEM = 586.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=576.289 CPU=0:00:01.9 REAL=0:00:04.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 576.3M, InitMEM = 576.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=576.289 CPU=0:00:01.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:07.0  mem= 576.3M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_9108.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 570.8M, InitMEM = 570.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1349,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=576.926 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 576.9M, InitMEM = 576.9M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=576.926 CPU=0:00:02.3 REAL=0:00:03.0)
Calculation for IPO SI completed ... (0:00:02.7 576.926M)
*** CDM Built up (cpu=0:00:03.1  real=0:00:05.0  mem= 576.9M) ***
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
           SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:27, mem = 577.4M, totSessionCpu=0:07:00 **
Setting latch borrow mode to budget during optimization.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+----------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.43 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.43 |  100.00 |   0:00:04.0|     653.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:05.0 mem=653.8M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17988 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=592.7MB) @(0:07:05 - 0:07:05).
Total net length = 6.081e+04 (2.867e+04 3.214e+04) (ext = 1.143e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:17, Mem = 592.70M).
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     SI Timing Summary (cpu=0.29min real=0.42min mem=592.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:33, mem = 592.7M, totSessionCpu=0:07:05 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=590.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:33, mem = 590.7M, totSessionCpu=0:07:05 **
Effort level <high> specified for reg2reg path_group
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=590.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:34, mem = 590.7M, totSessionCpu=0:07:06 **
Marking critical nets with target slack = 340.3ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 355.9ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Marking critical nets with target slack = 340.3ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.9).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 355.9ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Active setup views: default 
Active hold views: default 
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.426  |  0.426  |  0.819  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:38, mem = 594.5M, totSessionCpu=0:07:09 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon Jul 17 18:23:45 2017
#
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6454 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 590.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 593.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Created 1888 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 596.00 (Mb)
#Merging special wires...
#922 routed nets are extracted.
#5533 routed nets are imported.
#3037 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 9492.
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 596.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 596.00 (Mb)
#Peak memory = 614.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 599.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 599.00 (Mb)
#Complete Detail Routing.
#Total wire length = 66408 um.
#Total half perimeter of net bounding box = 62378 um.
#Total wire length on LAYER metal1 = 3363 um.
#Total wire length on LAYER metal2 = 22311 um.
#Total wire length on LAYER metal3 = 26199 um.
#Total wire length on LAYER metal4 = 8619 um.
#Total wire length on LAYER metal5 = 2503 um.
#Total wire length on LAYER metal6 = 2787 um.
#Total wire length on LAYER metal7 = 169 um.
#Total wire length on LAYER metal8 = 343 um.
#Total wire length on LAYER metal9 = 34 um.
#Total wire length on LAYER metal10 = 80 um.
#Total number of vias = 40407
#Up-Via Summary (total 40407):
#           
#-----------------------
#  Metal 1        20474
#  Metal 2        16823
#  Metal 3         2494
#  Metal 4          339
#  Metal 5          205
#  Metal 6           36
#  Metal 7           26
#  Metal 8            6
#  Metal 9            4
#-----------------------
#                 40407 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 597.00 (Mb)
#Peak memory = 614.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 597.00 (Mb)
#Peak memory = 614.00 (Mb)
#Updating routing design signature
#Created 135 library cell signatures
#Created 9492 NETS and 0 SPECIALNETS signatures
#Created 17989 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 597.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 595.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = -9.00 (Mb)
#Total memory = 585.00 (Mb)
#Peak memory = 614.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 17 18:23:49 2017
#
**optDesign ... cpu = 0:00:28, real = 0:00:42, mem = 585.1M, totSessionCpu=0:07:11 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'dlx' of instances=17988 and nets=9492 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./dlx_9108_1gdTiQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 585.1M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0031% (CPU Time= 0:00:00.3  MEM= 607.8M)
Extracted 20.0037% (CPU Time= 0:00:00.3  MEM= 607.8M)
Extracted 30.0042% (CPU Time= 0:00:00.4  MEM= 607.8M)
Extracted 40.0047% (CPU Time= 0:00:00.4  MEM= 607.8M)
Extracted 50.0052% (CPU Time= 0:00:00.4  MEM= 607.8M)
Extracted 60.0031% (CPU Time= 0:00:00.5  MEM= 607.8M)
Extracted 70.0037% (CPU Time= 0:00:00.5  MEM= 607.8M)
Extracted 80.0042% (CPU Time= 0:00:00.6  MEM= 607.8M)
Extracted 90.0047% (CPU Time= 0:00:00.7  MEM= 607.8M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 607.8M)
Number of Extracted Resistors     : 78615
Number of Extracted Ground Cap.   : 85064
Number of Extracted Coupling Cap. : 121884
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 587.1M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 585.051M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 587.3M, InitMEM = 587.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 591.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.883 CPU=0:00:02.1 REAL=0:00:05.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 581.9M, InitMEM = 581.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.883 CPU=0:00:02.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:09.0  mem= 581.9M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_9108.twf ...
Finished Loading timing window for view default
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:35, real = 0:00:54, mem = 572.8M, totSessionCpu=0:07:18 **
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 575.1M, InitMEM = 575.1M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1349,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=581.266 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 581.3M, InitMEM = 581.3M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=581.266 CPU=0:00:02.3 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:02.8 581.266M)
*** CDM Built up (cpu=0:00:03.1  real=0:00:05.0  mem= 581.3M) ***
Running setup recovery post routing.
**optDesign ... cpu = 0:00:38, real = 0:00:59, mem = 581.3M, totSessionCpu=0:07:21 **
WNS degradation margin : 0.039 ns
Setup timing is Met. Recovery step is being skipped 
Setup recovery will not be triggered as slack is not degraded beyond margin
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=581.27M, totSessionCpu=0:07:21 .
**optDesign ... cpu = 0:00:38, real = 0:00:59, mem = 581.3M, totSessionCpu=0:07:21 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:59, mem = 581.3M, totSessionCpu=0:07:21 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.426  |  0.426  |  0.819  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:01:00, mem = 581.3M, totSessionCpu=0:07:23 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 581.3M, totSessionCpu=0:07:23 **
#Created 135 library cell signatures
#Created 9492 NETS and 0 SPECIALNETS signatures
#Created 17989 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=591.3M, init mem=591.3M)
*info: Placed = 17988
*info: Unplaced = 0
Placement Density:100.00%(46599/46599)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=591.3M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6445 times net's RC data read were performed.
Extraction called for design 'dlx' of instances=17988 and nets=9492 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./dlx_9108_1gdTiQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 587.0M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0031% (CPU Time= 0:00:00.3  MEM= 610.8M)
Extracted 20.0037% (CPU Time= 0:00:00.3  MEM= 610.8M)
Extracted 30.0042% (CPU Time= 0:00:00.4  MEM= 610.8M)
Extracted 40.0047% (CPU Time= 0:00:00.4  MEM= 610.8M)
Extracted 50.0052% (CPU Time= 0:00:00.4  MEM= 610.8M)
Extracted 60.0031% (CPU Time= 0:00:00.5  MEM= 610.8M)
Extracted 70.0037% (CPU Time= 0:00:00.5  MEM= 610.8M)
Extracted 80.0042% (CPU Time= 0:00:00.6  MEM= 610.8M)
Extracted 90.0047% (CPU Time= 0:00:00.7  MEM= 610.8M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 610.8M)
Number of Extracted Resistors     : 78615
Number of Extracted Ground Cap.   : 85064
Number of Extracted Coupling Cap. : 121884
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 589.0M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:03.0  MEM: 587.023M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 580.9M, InitMEM = 580.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 584.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.648 CPU=0:00:02.0 REAL=0:00:04.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 581.6M, InitMEM = 581.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.648 CPU=0:00:02.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:09.0  mem= 581.6M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_9108.twf ...
Finished Loading timing window for view default
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 574.9M, InitMEM = 574.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.648 CPU=0:00:02.1 REAL=0:00:04.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 581.6M, InitMEM = 581.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.648 CPU=0:00:01.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:07.0  mem= 581.6M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_9108.twf ...
Finished Loading timing window for view default
 AAE Opt Flow:: Path Group Flow :: Forcing target Setup Reg2Reg WNS in Hold to  :: 0
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 574.9M, InitMEM = 574.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.031 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 581.0M, InitMEM = 581.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=581.031 CPU=0:00:02.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:04.0  mem= 581.0M) ***
**ERROR: (ENCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:07:40 mem=607.8M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 632.4M, InitMEM = 632.4M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=638.336 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 638.3M, InitMEM = 638.3M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=638.336 CPU=0:00:02.5 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:02.9 638.297M)
*** CDM Built up (cpu=0:00:03.2  real=0:00:05.0  mem= 638.3M) ***
Done building cte hold timing graph (fixHold) real=0:00:06.0 totSessionCpu=0:07:43 mem=639.1M ***
Done building hold timer (fixHold) real=0:00:07.0 totSessionCpu=0:07:43 mem=639.1M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 632.4M, InitMEM = 632.4M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1349,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=638.391 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 638.3M, InitMEM = 638.3M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=638.391 CPU=0:00:02.2 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:02.8 638.316M)
*** CDM Built up (cpu=0:00:03.2  real=0:00:05.0  mem= 638.3M) ***
Done building cte setup timing graph (fixHold) real=0:00:12.0 totSessionCpu=0:07:47 mem=639.1M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   563   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.078  |
|           TNS (ns):| -2.284  |
|    Violating Paths:|   32    |
|          All Paths:|   563   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    0.426 ns      0.426 ns      0.519 ns         default
--------------------------------------------------- 
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCOPT-3115):	Netlist is not uniquified!
			Ignoring nets around modules that are not uniquified.
*Info: 77 ununiquified hinsts
Info: 1 clock net  excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.077 
	TNS: -2.284 
	VP: 32 
	Worst hold path end point: DTP/cnt/i_reg[13]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.426 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:DTP/PC/d_out_reg[15]/D 
--------------------------------------------------- 
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O

*** Starting Core Fixing (fixHold) cpu=0:00:08.8  real=0:00:13.0  totSessionCpu=0:07:48 mem=639.3M density=100.000%) ***
Optimizer Target Slack 0.000 StdDelay is 0.008  
Phase I ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   0|  -0.077|   -2.28|      32|   100.00%|   0:00:08.8|   639.5M|
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   1|  -0.077|   -2.28|      32|   100.00%|   0:00:08.9|   640.0M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.077 
	TNS: -2.284 
	VP: 32 
	Worst hold path end point: DTP/cnt/i_reg[13]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.426 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:DTP/PC/d_out_reg[15]/D 
--------------------------------------------------- 

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   0|  -0.077|   -2.28|      32|   100.00%|   0:00:09.0|   640.0M|
Worst hold path end point: DTP/cnt/U67/A net DTP/n452  nrTerm=36
|   1|  -0.077|   -2.28|      32|   100.00%|   0:00:09.1|   640.0M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.077 
	TNS: -2.284 
	VP: 32 
	Worst hold path end point: DTP/cnt/i_reg[13]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.426 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:DTP/PC/d_out_reg[15]/D 
--------------------------------------------------- 

*** Finished Core Fixing (fixHold) cpu=0:00:09.2  real=0:00:14.0  totSessionCpu=0:07:48 %) ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 5 net(s) have violated hold timing slacks.
*info: 5 net(s): Could not be fixed because of no legal loc.




*** Finish Post Route Hold Fixing (cpu=0:00:09.2 mem=599.3M  real=0:00:14.0 density=100.000%) ***
**optDesign ... cpu = 0:00:25, real = 0:00:40, mem = 599.3M, totSessionCpu=0:07:48 **
Active setup views: default 
Active hold views: default 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:40, mem = 598.6M, totSessionCpu=0:07:49 **
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=583.312 CPU=0:00:00.3 REAL=0:00:00.0)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=583.312 CPU=0:00:02.4 REAL=0:00:04.0)

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.426  |  0.426  |  0.819  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.078  |  0.072  | -0.078  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.284  |  0.000  | -2.284  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   32    |    0    |   32    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.8, REAL=0:00:08.0, MEM=572.9M
**optDesign ... cpu = 0:00:30, real = 0:00:48, mem = 572.9M, totSessionCpu=0:07:53 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
**ERROR: Output Library name is missing.
<CMD> saveDesign dlx.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "dlx.enc.dat/dlx.v.gz" ...
Saving configuration ...
Saving preference file dlx.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=570.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=570.9M) ***
Writing DEF file 'dlx.enc.dat/dlx.def.gz', current time is Mon Jul 17 18:26:29 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dlx.enc.dat/dlx.def.gz' is written, current time is Mon Jul 17 18:26:29 2017 ...
No integration constraint in the design.
<CMD> win
XWindow dump put in file dlx_layout
<CMD> dumpToGIF dlx_layoutgif
<CMD> set_analysis_view -setup {default} -hold {default}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6450 times net's RC data read were performed.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file 'dlx.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=432.0M, current mem=609.7M)
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> rcOut -setload dlx.setload -rc_corner standard
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 611.7M)
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
<CMD> rcOut -setres dlx.setres -rc_corner standard
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 611.7M)
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
<CMD> rcOut -spf dlx.spf -rc_corner standard
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 613.7M)
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
<CMD> rcOut -spef dlx.spef -rc_corner standard
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 611.7M)
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix dlx_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'dlx' of instances=17988 and nets=9492 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./dlx_9108_1gdTiQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 609.7M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0031% (CPU Time= 0:00:00.3  MEM= 633.7M)
Extracted 20.0037% (CPU Time= 0:00:00.3  MEM= 633.7M)
Extracted 30.0042% (CPU Time= 0:00:00.3  MEM= 633.7M)
Extracted 40.0047% (CPU Time= 0:00:00.4  MEM= 633.7M)
Extracted 50.0052% (CPU Time= 0:00:00.4  MEM= 633.7M)
Extracted 60.0031% (CPU Time= 0:00:00.4  MEM= 633.7M)
Extracted 70.0037% (CPU Time= 0:00:00.5  MEM= 633.7M)
Extracted 80.0042% (CPU Time= 0:00:00.6  MEM= 633.7M)
Extracted 90.0047% (CPU Time= 0:00:00.6  MEM= 633.7M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 633.9M)
Number of Extracted Resistors     : 78615
Number of Extracted Ground Cap.   : 85064
Number of Extracted Coupling Cap. : 121884
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 611.9M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:03.0  MEM: 609.914M)
Generate Setup TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 631.2M, InitMEM = 631.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 635.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=641.105 CPU=0:00:02.1 REAL=0:00:04.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 641.1M, InitMEM = 641.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=641.105 CPU=0:00:02.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:09.0  mem= 641.1M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_9108.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 634.6M, InitMEM = 634.6M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1349,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=640.488 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 640.5M, InitMEM = 640.5M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=640.488 CPU=0:00:02.4 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:02.9 640.488M)
*** CDM Built up (cpu=0:00:03.2  real=0:00:05.0  mem= 640.5M) ***
Found active setup analysis view default
Found active hold analysis view default
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCECO-560):	Netlist is not unique. Cell "ND2" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "IV" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "FA" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "MUX21_GENERIC_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "rca_generic_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "carry_select_N4" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PG" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "G" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCECO-560):	Netlist is not unique. Cell "PGnet_block" is a multi-instantiated cell. Uniquify your netlist to avoid the problem.
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!
**WARN: (ENCOPT-3213):	Netlist is not uniquified -- Some optimization is limited!

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.426  |  0.426  |  0.819  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 11.7 sec
Total Real time: 19.0 sec
Total Memory Usage: 640.761719 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix dlx_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6445 times net's RC data read were performed.
Extraction called for design 'dlx' of instances=17988 and nets=9492 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./dlx_9108_1gdTiQ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 636.8M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0031% (CPU Time= 0:00:00.3  MEM= 670.7M)
Extracted 20.0037% (CPU Time= 0:00:00.3  MEM= 670.7M)
Extracted 30.0042% (CPU Time= 0:00:00.3  MEM= 670.7M)
Extracted 40.0047% (CPU Time= 0:00:00.4  MEM= 670.7M)
Extracted 50.0052% (CPU Time= 0:00:00.4  MEM= 670.7M)
Extracted 60.0031% (CPU Time= 0:00:00.4  MEM= 670.7M)
Extracted 70.0037% (CPU Time= 0:00:00.5  MEM= 670.7M)
Extracted 80.0042% (CPU Time= 0:00:00.6  MEM= 670.7M)
Extracted 90.0047% (CPU Time= 0:00:00.7  MEM= 670.7M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 671.0M)
Number of Extracted Resistors     : 78615
Number of Extracted Ground Cap.   : 85064
Number of Extracted Coupling Cap. : 121884
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 649.0M)
Creating parasitic data file './dlx_9108_1gdTiQ.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './dlx_9108_1gdTiQ.rcdb.d'. 6455 times net's RC data read were performed.
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 646.957M)
Generate Hold TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 641.1M, InitMEM = 641.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './dlx_9108_1gdTiQ.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 645.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=641.582 CPU=0:00:02.0 REAL=0:00:04.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 641.6M, InitMEM = 641.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=641.582 CPU=0:00:02.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:09.0  mem= 641.6M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_9108.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 635.1M, InitMEM = 635.1M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=640.965 CPU=0:00:00.3 REAL=0:00:00.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 641.0M, InitMEM = 641.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=640.965 CPU=0:00:02.7 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:03.2 640.965M)
*** CDM Built up (cpu=0:00:03.5  real=0:00:06.0  mem= 641.0M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.078  |  0.072  | -0.078  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.284  |  0.000  | -2.284  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   32    |    0    |   32    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   563   |   466   |   495   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 11.66 sec
Total Real time: 19.0 sec
Total Memory Usage: 640.964844 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 635.1M, InitMEM = 635.1M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 1349,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=640.969 CPU=0:00:00.3 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 641.0M, InitMEM = 641.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=640.969 CPU=0:00:02.3 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:02.8 640.969M)
*** CDM Built up (cpu=0:00:03.1  real=0:00:05.0  mem= 641.0M) ***
report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Jul 17 18:32:24 2017

Design Name: dlx
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (225.8300, 222.2600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 18:32:24 **** Processed 5000 nets.
Net gnd: special open, dangling Wire.

Begin Summary 
    2 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    6 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    8 total info(s) created.
End Summary

End Time: Mon Jul 17 18:32:24 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 8 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

<CMD> fit
<CMD> reportGateCount -level 5 -limit 100 -outfile dlx.gateCount
Gate area 0.7980 um^2
[0] dlx Gates=11617 Cells=6259 Area=9270.4 um^2
[1] DTP Gates=11617 Cells=6259 Area=9270.4 um^2
[2] DTP/ALU_block Gates=5947 Cells=3725 Area=4745.7 um^2
[3] DTP/ALU_block/adder_subtr Gates=769 Cells=552 Area=613.7 um^2
[4] DTP/ALU_block/adder_subtr/add Gates=702 Cells=517 Area=560.2 um^2
[5] DTP/ALU_block/adder_subtr/add/CG Gates=216 Cells=165 Area=172.9 um^2
[5] DTP/ALU_block/adder_subtr/add/SG Gates=485 Cells=352 Area=387.3 um^2
[3] DTP/ALU_block/mul Gates=3355 Cells=2180 Area=2677.3 um^2
[4] DTP/ALU_block/mul/MUXGEN_0 Gates=182 Cells=105 Area=145.8 um^2
[4] DTP/ALU_block/mul/MUXGEN_1 Gates=175 Cells=102 Area=139.7 um^2
[4] DTP/ALU_block/mul/MUXGEN_2 Gates=164 Cells=96 Area=131.1 um^2
[4] DTP/ALU_block/mul/MUXGEN_3 Gates=153 Cells=90 Area=122.6 um^2
[4] DTP/ALU_block/mul/MUXGEN_4 Gates=143 Cells=84 Area=114.1 um^2
[4] DTP/ALU_block/mul/MUXGEN_5 Gates=132 Cells=78 Area=105.6 um^2
[4] DTP/ALU_block/mul/MUXGEN_6 Gates=121 Cells=72 Area=97.1 um^2
[4] DTP/ALU_block/mul/MUXGEN_7 Gates=111 Cells=66 Area=88.6 um^2
[4] DTP/ALU_block/mul/Add1IL Gates=195 Cells=122 Area=156.1 um^2
[4] DTP/ALU_block/mul/Add2IL Gates=157 Cells=98 Area=125.8 um^2
[4] DTP/ALU_block/mul/Add1IIL Gates=193 Cells=120 Area=154.3 um^2
[4] DTP/ALU_block/mul/Add2IIL Gates=136 Cells=84 Area=108.8 um^2
[4] DTP/ALU_block/mul/Add1IIIL Gates=191 Cells=118 Area=152.4 um^2
[4] DTP/ALU_block/mul/AddRCA Gates=190 Cells=118 Area=151.6 um^2
[4] DTP/ALU_block/mul/P4adder Gates=649 Cells=477 Area=518.4 um^2
[5] DTP/ALU_block/mul/P4adder/CG Gates=203 Cells=155 Area=162.3 um^2
[5] DTP/ALU_block/mul/P4adder/SG Gates=446 Cells=322 Area=356.2 um^2
[3] DTP/ALU_block/logic Gates=202 Cells=160 Area=161.7 um^2
[3] DTP/ALU_block/shift Gates=516 Cells=397 Area=411.8 um^2
[4] DTP/ALU_block/shift/IL Gates=160 Cells=162 Area=128.2 um^2
[4] DTP/ALU_block/shift/IIL Gates=135 Cells=82 Area=107.7 um^2
[4] DTP/ALU_block/shift/IIIL Gates=206 Cells=141 Area=164.4 um^2
[3] DTP/ALU_block/muxy1 Gates=302 Cells=165 Area=241.0 um^2
[2] DTP/IR Gates=224 Cells=64 Area=178.8 um^2
[2] DTP/RF Gates=946 Cells=336 Area=755.2 um^2
[2] DTP/A Gates=224 Cells=64 Area=178.8 um^2
[2] DTP/Immreg Gates=227 Cells=67 Area=181.1 um^2
[2] DTP/ALU_REG Gates=224 Cells=64 Area=178.8 um^2
[2] DTP/LMD Gates=227 Cells=67 Area=181.1 um^2
[2] DTP/ALUWB Gates=224 Cells=64 Area=178.8 um^2
[2] DTP/RFin_mux Gates=120 Cells=131 Area=96.0 um^2
[2] DTP/PC Gates=260 Cells=99 Area=207.5 um^2
[2] DTP/PCi Gates=108 Cells=78 Area=86.7 um^2
[2] DTP/NPCreg1 Gates=224 Cells=64 Area=178.8 um^2
[2] DTP/NPCreg2 Gates=227 Cells=67 Area=181.1 um^2
[2] DTP/NPCreg3 Gates=227 Cells=67 Area=181.1 um^2
[2] DTP/NPCreg4 Gates=227 Cells=67 Area=181.1 um^2
[2] DTP/pc_mux Gates=303 Cells=142 Area=242.3 um^2
[2] DTP/cnt Gates=412 Cells=224 Area=329.0 um^2
[3] DTP/cnt/sub_19 Gates=109 Cells=107 Area=87.2 um^2
[2] DTP/FWDAMUX Gates=148 Cells=105 Area=118.4 um^2
[2] DTP/FWDBMUX Gates=148 Cells=105 Area=118.4 um^2
<CMD> saveNetlist dlx.v
Writing Netlist "dlx.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network dlx.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.0, MEM = 637.8M, InitMEM = 637.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=644.387 CPU=0:00:02.3 REAL=0:00:04.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 644.4M, InitMEM = 644.4M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=644.387 CPU=0:00:02.1 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:04.7 644.367M)
*** CDM Built up (cpu=0:00:05.0  real=0:00:08.0  mem= 644.4M) ***
<CMD> write_sdf  -ideal_clock_network dlx.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.0, MEM = 637.8M, InitMEM = 637.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=644.387 CPU=0:00:02.5 REAL=0:00:04.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 644.4M, InitMEM = 644.4M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 6828,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=644.387 CPU=0:00:02.3 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:05.0 644.367M)
*** CDM Built up (cpu=0:00:05.3  real=0:00:09.0  mem= 644.4M) ***
<CMD> deselectAll
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 633.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (ENCVFG-47):	Pin of Cell FILLER_1750 at (55.780, 26.375), (56.580, 26.545) on Layer metal1 is not connected to any net. Because globalNetConnect or GUI Power->Connect Global Nets is not to specify global net connection rules properly. Use globalNetConnect to connect the pins to nets, Type 'man globalNetConnect' for more information.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.2  MEM: 114.5M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> summaryReport -outdir summaryReport
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell dlx.
Found 96 instances for Non-leaf cell ND2.
Found 32 instances for Non-leaf cell IV.
Found 32 instances for Non-leaf cell MUX21.
Found 64 instances for Non-leaf cell FA.
Found 8 instances for Non-leaf cell MUX21_GENERIC_N4.
Found 16 instances for Non-leaf cell rca_generic_N4.
Found 8 instances for Non-leaf cell carry_select_N4.
Found 27 instances for Non-leaf cell PG.
Found 10 instances for Non-leaf cell G.
Found 32 instances for Non-leaf cell PGnet_block.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Generating Assign Statements report.
Generating design unique report.

**WARN: (ENCDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/dlx.main.htm.ascii.
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> reportSelect

*** Memory Usage v#1 (Current mem = 703.898M, initial mem = 75.215M) ***
--- Ending "Encounter" (totcpu=0:08:55, real=1:26:37, mem=703.9M) ---
