// Seed: 3160417217
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    output tri0 id_2
);
  logic id_4;
endmodule
module module_0 #(
    parameter id_3 = 32'd13
) (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri _id_3,
    input tri0 id_4,
    input tri id_5,
    output wand id_6,
    input uwire id_7,
    output supply0 id_8,
    output uwire id_9,
    output wire id_10,
    output tri id_11,
    input uwire id_12,
    output wire id_13,
    input wor id_14,
    input wor module_1
);
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire [1 : id_3] id_17;
  assign id_10 = id_4;
endmodule
