HBM0:HBM_AXI_00 AXI4FULL
HBM1:HBM_AXI_01 AXI4FULL
HBM2:HBM_AXI_02 AXI4FULL
HBM3:HBM_AXI_03 AXI4FULL
HBM4:HBM_AXI_04 AXI4FULL
HBM5:HBM_AXI_05 AXI4FULL
HBM6:HBM_AXI_06 AXI4FULL
HBM7:HBM_AXI_07 AXI4FULL
HBM8:HBM_AXI_08 AXI4FULL
HBM9:HBM_AXI_09 AXI4FULL
HBM10:HBM_AXI_10 AXI4FULL
HBM11:HBM_AXI_11 AXI4FULL
HBM12:HBM_AXI_12 AXI4FULL
HBM13:HBM_AXI_13 AXI4FULL
HBM14:HBM_AXI_14 AXI4FULL
HBM15:HBM_AXI_15 AXI4FULL
HBM16:HBM_AXI_16 AXI4FULL
HBM17:HBM_AXI_17 AXI4FULL
HBM18:HBM_AXI_18 AXI4FULL
HBM19:HBM_AXI_19 AXI4FULL
HBM20:HBM_AXI_20 AXI4FULL
HBM21:HBM_AXI_21 AXI4FULL
HBM22:HBM_AXI_22 AXI4FULL
HBM23:HBM_AXI_23 AXI4FULL
HBM24:HBM_AXI_24 AXI4FULL
HBM25:HBM_AXI_25 AXI4FULL
HBM26:HBM_AXI_26 AXI4FULL
HBM27:HBM_AXI_27 AXI4FULL
HBM28:HBM_AXI_28 AXI4FULL
HBM29:HBM_AXI_29 AXI4FULL
HBM30:HBM_AXI_30 AXI4FULL
HBM31:HBM_AXI_31 AXI4FULL
HBM32:HBM_AXI_32 AXI4FULL
HBM33:HBM_AXI_33 AXI4FULL
HBM34:HBM_AXI_34 AXI4FULL
HBM35:HBM_AXI_35 AXI4FULL
HBM36:HBM_AXI_36 AXI4FULL
HBM37:HBM_AXI_37 AXI4FULL
HBM38:HBM_AXI_38 AXI4FULL
HBM39:HBM_AXI_39 AXI4FULL
HBM40:HBM_AXI_40 AXI4FULL
HBM41:HBM_AXI_41 AXI4FULL
HBM42:HBM_AXI_42 AXI4FULL
HBM43:HBM_AXI_43 AXI4FULL
HBM44:HBM_AXI_44 AXI4FULL
HBM45:HBM_AXI_45 AXI4FULL
HBM46:HBM_AXI_46 AXI4FULL
HBM47:HBM_AXI_47 AXI4FULL
HBM48:HBM_AXI_48 AXI4FULL
HBM49:HBM_AXI_49 AXI4FULL
HBM50:HBM_AXI_50 AXI4FULL
HBM51:HBM_AXI_51 AXI4FULL
HBM52:HBM_AXI_52 AXI4FULL
HBM53:HBM_AXI_53 AXI4FULL
HBM54:HBM_AXI_54 AXI4FULL
HBM55:HBM_AXI_55 AXI4FULL
HBM56:HBM_AXI_56 AXI4FULL
HBM57:HBM_AXI_57 AXI4FULL
HBM58:HBM_AXI_58 AXI4FULL
HBM59:HBM_AXI_59 AXI4FULL
HBM60:HBM_AXI_60 AXI4FULL
HBM61:HBM_AXI_61 AXI4FULL
HBM62:HBM_AXI_62 AXI4FULL
HBM63:HBM_AXI_63 AXI4FULL

DDR0:M00_INI AXI4FULL
DDR1:M01_INI AXI4FULL
DDR2:M02_INI AXI4FULL
DDR3:M03_INI AXI4FULL

MEM:HBM_VNOC_INI_00 AXI4FULL
MEM:HBM_VNOC_INI_01 AXI4FULL
MEM:HBM_VNOC_INI_02 AXI4FULL
MEM:HBM_VNOC_INI_03 AXI4FULL
MEM:HBM_VNOC_INI_04 AXI4FULL
MEM:HBM_VNOC_INI_05 AXI4FULL
MEM:HBM_VNOC_INI_06 AXI4FULL
MEM:HBM_VNOC_INI_07 AXI4FULL

VIRT0:SL_VIRT_0 AXI4FULL
VIRT1:SL_VIRT_1 AXI4FULL
VIRT2:SL_VIRT_2 AXI4FULL
VIRT3:SL_VIRT_3 AXI4FULL

HOST:QDMA_SLAVE_BRIDGE AXI4FULL

clock:aclk1 CLOCK
reset:ap_rst_n RESET
