
5. Printing statistics.

=== $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 ===

   Number of wires:                 17
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hmul_0_max_dsp_16      1

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_21                         1
     $mux_23                         1
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub_32                         2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== td_fused_top_ap_hmul_0_max_dsp_16 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPMult_16                       1

=== td_fused_top_tdf3_dot_product ===

   Number of wires:                 76
   Number of wire bits:            306
   Number of public wires:          45
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add_6                          1
     $and_1                         12
     $dffe_1                         2
     $dffe_5                         2
     $eq_3                           3
     $eq_6                           1
     $mux_1                          9
     $mux_3                          3
     $not_1                          8
     $or_1                           2
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                         3
     $sdff_3                         1
     $sdffe_1                        1
     $sdffe_6                        1

=== design hierarchy ===

   td_fused_top_tdf3_dot_product      1
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1      1
       td_fused_top_ap_hmul_0_max_dsp_16      1
         FPMult_16                   1
           FPMult_ExecuteModule      1
           FPMult_NormalizeModule      1
           FPMult_PrepModule         1
           FPMult_RoundModule        1

   Number of wires:                184
   Number of wire bits:           1265
   Number of public wires:         139
   Number of public wire bits:    1147
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     $add_6                          3
     $and_1                         17
     $dff_1                          1
     $dff_16                         1
     $dffe_1                         2
     $dffe_16                        2
     $dffe_5                         2
     $eq_3                           3
     $eq_6                           1
     $logic_not_1                    2
     $mul_22                         1
     $mux_1                          9
     $mux_10                         1
     $mux_11                         2
     $mux_16                         1
     $mux_21                         1
     $mux_23                         1
     $mux_3                          3
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     $mux_6                          1
     $not_1                          8
     $or_1                           6
     $pmux_3                         1
     $reduce_and_5                   2
     $reduce_or_10                   2
     $reduce_or_2                    2
     $reduce_or_5                    2
     $sdff_1                         3
     $sdff_3                         1
     $sdffe_1                        1
     $sdffe_6                        1
     $sub_32                         2
     $xor_1                          1

