<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : enable</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : enable</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">Component : ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Enable</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpuregion0enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp89c6099391d81d9f0b5ea55105bcbad1"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN"></a></p>
<p>MPU Region 0 Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga43b9ea70ca78984a609dad6194caf38f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga43b9ea70ca78984a609dad6194caf38f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga43b9ea70ca78984a609dad6194caf38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908916a3ff79c290f1e10cbd22148c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga908916a3ff79c290f1e10cbd22148c73">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga908916a3ff79c290f1e10cbd22148c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8472fd82d91cbf413bcfad95520c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5a8472fd82d91cbf413bcfad95520c07">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5a8472fd82d91cbf413bcfad95520c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1985e2532b4aa56c3f49321bb31dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7f1985e2532b4aa56c3f49321bb31dfe">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga7f1985e2532b4aa56c3f49321bb31dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda2b799da2db506764f53b3aae6c696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabda2b799da2db506764f53b3aae6c696">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gabda2b799da2db506764f53b3aae6c696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fafec06821bb40c5719700972ec3f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5fafec06821bb40c5719700972ec3f7a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5fafec06821bb40c5719700972ec3f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cbbc70f8e7eb9b1942f258475dc8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga36cbbc70f8e7eb9b1942f258475dc8b9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga36cbbc70f8e7eb9b1942f258475dc8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d36b021c51ff91c33f7cbbdb554cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga87d36b021c51ff91c33f7cbbdb554cd7">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga87d36b021c51ff91c33f7cbbdb554cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpuregion1enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp325a606085a73973482c5e880a35e59f"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN"></a></p>
<p>MPU Region 1 Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa0a5892f454ff1723f432d5f6c4bcde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa0a5892f454ff1723f432d5f6c4bcde7">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa0a5892f454ff1723f432d5f6c4bcde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72acd7c1a0b1d346679991a0c6d1e3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga72acd7c1a0b1d346679991a0c6d1e3a4">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga72acd7c1a0b1d346679991a0c6d1e3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53da729bd87c272bfe54d4c5f4214e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga53da729bd87c272bfe54d4c5f4214e89">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga53da729bd87c272bfe54d4c5f4214e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b630c7e8be5a45d5f920b3b485a183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad1b630c7e8be5a45d5f920b3b485a183">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gad1b630c7e8be5a45d5f920b3b485a183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ada605f2bc8c412c24276e4cc3d1b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4ada605f2bc8c412c24276e4cc3d1b65">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga4ada605f2bc8c412c24276e4cc3d1b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdeddd1e9c988a45e8ce13b08c09835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gacbdeddd1e9c988a45e8ce13b08c09835">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacbdeddd1e9c988a45e8ce13b08c09835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19aad433a9f68200f33fd9613fca748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae19aad433a9f68200f33fd9613fca748">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gae19aad433a9f68200f33fd9613fca748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753719302bf5bd4ca667e159c5692840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga753719302bf5bd4ca667e159c5692840">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga753719302bf5bd4ca667e159c5692840"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpuregion2enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e323ececd367d4aa1a59a112521fb6b"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN"></a></p>
<p>MPU Region 2 Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabe0dc70861b19e9974143f6f4e1b7e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabe0dc70861b19e9974143f6f4e1b7e91">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabe0dc70861b19e9974143f6f4e1b7e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a8ea6df69b26e83271a42bfc813781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad9a8ea6df69b26e83271a42bfc813781">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad9a8ea6df69b26e83271a42bfc813781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b774dd8f9344c1348d88bc0bd363a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabe3b774dd8f9344c1348d88bc0bd363a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabe3b774dd8f9344c1348d88bc0bd363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab40f143cc35be3216cb5a8af5109ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaab40f143cc35be3216cb5a8af5109ca6">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaab40f143cc35be3216cb5a8af5109ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2aa8c09a1560966623cc9f945763d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae2aa8c09a1560966623cc9f945763d3e">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gae2aa8c09a1560966623cc9f945763d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5082f6843d5a8602d2c9ce800d9019ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5082f6843d5a8602d2c9ce800d9019ba">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5082f6843d5a8602d2c9ce800d9019ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee93a1b571413f9953145bc47262f2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaee93a1b571413f9953145bc47262f2a7">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gaee93a1b571413f9953145bc47262f2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ee209909d05b90f8067499763f5165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga69ee209909d05b90f8067499763f5165">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga69ee209909d05b90f8067499763f5165"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpuregion3enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2fb17c85bc0cfe3256da8a8ca411171d"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN"></a></p>
<p>MPU Region 3 Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga50e02a929fd2a6c84f4b097db76da306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga50e02a929fd2a6c84f4b097db76da306">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga50e02a929fd2a6c84f4b097db76da306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491307f80f7c890d873cb8ddd3d93f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga491307f80f7c890d873cb8ddd3d93f83">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga491307f80f7c890d873cb8ddd3d93f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609948b30d6d6624b8036cd3eea9c4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga609948b30d6d6624b8036cd3eea9c4aa">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga609948b30d6d6624b8036cd3eea9c4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc718f73830494c90f82eec43f5f0de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gafc718f73830494c90f82eec43f5f0de9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gafc718f73830494c90f82eec43f5f0de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fdaa0a4d5554f11c048a297cf2847f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae8fdaa0a4d5554f11c048a297cf2847f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gae8fdaa0a4d5554f11c048a297cf2847f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e9a2cbf2d4836fef194d4ba185c87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa0e9a2cbf2d4836fef194d4ba185c87f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa0e9a2cbf2d4836fef194d4ba185c87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4fdb5e184adee2569c760e8d25c22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae4fdb5e184adee2569c760e8d25c22d9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gae4fdb5e184adee2569c760e8d25c22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f48af5cec78dbf9a84f88d6efd5192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gab3f48af5cec78dbf9a84f88d6efd5192">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gab3f48af5cec78dbf9a84f88d6efd5192"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram0region0enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp86d53d3cc842db266ecc3881e94b24fa"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN"></a></p>
<p>FPGA2SDRAM0 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae2ad542ae592ccaae4b7d5129abb7c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae2ad542ae592ccaae4b7d5129abb7c1d">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae2ad542ae592ccaae4b7d5129abb7c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a018b2bbb351ca2433d48b6eaa69d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7a018b2bbb351ca2433d48b6eaa69d10">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7a018b2bbb351ca2433d48b6eaa69d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878bfa0171fc9c51b59b46c5a09adbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga878bfa0171fc9c51b59b46c5a09adbe3">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga878bfa0171fc9c51b59b46c5a09adbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2000d74e2d6ef4ec58b5eb33fe8e0606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2000d74e2d6ef4ec58b5eb33fe8e0606">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga2000d74e2d6ef4ec58b5eb33fe8e0606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4f3b6f7f02586d91dde5ca4d84ea19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2a4f3b6f7f02586d91dde5ca4d84ea19">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga2a4f3b6f7f02586d91dde5ca4d84ea19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bddd8ca41ab89a3f4c205dcd0d08fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5bddd8ca41ab89a3f4c205dcd0d08fff">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5bddd8ca41ab89a3f4c205dcd0d08fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2610a243ded1813075df0b9890c342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4a2610a243ded1813075df0b9890c342">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga4a2610a243ded1813075df0b9890c342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cc279782acacd559c853f1bcc4c56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga16cc279782acacd559c853f1bcc4c56c">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga16cc279782acacd559c853f1bcc4c56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram0region1enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf9ff68942de8711d1b3d768743783609"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN"></a></p>
<p>FPGA2SDRAM0 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0a609f854044630a0e3c5a542aa40892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga0a609f854044630a0e3c5a542aa40892">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0a609f854044630a0e3c5a542aa40892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb60ba7c7415017c48252dc32a9e03cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gadb60ba7c7415017c48252dc32a9e03cb">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadb60ba7c7415017c48252dc32a9e03cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998db427178794f4490cb27f05cb5ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga998db427178794f4490cb27f05cb5ecc">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga998db427178794f4490cb27f05cb5ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40fc7d42a637e575446372e33e91f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac40fc7d42a637e575446372e33e91f58">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gac40fc7d42a637e575446372e33e91f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f04b7ef8c5d786cd07308f8004d2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae9f04b7ef8c5d786cd07308f8004d2ad">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gae9f04b7ef8c5d786cd07308f8004d2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddd0566480dc00532ec87ffb15e3332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7ddd0566480dc00532ec87ffb15e3332">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7ddd0566480dc00532ec87ffb15e3332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87743ef12d06a7524ea7f9d8d570418e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga87743ef12d06a7524ea7f9d8d570418e">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga87743ef12d06a7524ea7f9d8d570418e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9e081c5c7bd6a92678a180f9173ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga9a9e081c5c7bd6a92678a180f9173ede">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga9a9e081c5c7bd6a92678a180f9173ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram0region2enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e5e081b414c6bcb6b35ef34cfebce21"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN"></a></p>
<p>FPGA2SDRAM0 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad8744fe2abd05381ad24c77cc7f1fd69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad8744fe2abd05381ad24c77cc7f1fd69">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad8744fe2abd05381ad24c77cc7f1fd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237d906c1cd84f522533e2996f0a343f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga237d906c1cd84f522533e2996f0a343f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga237d906c1cd84f522533e2996f0a343f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225d23fc65bf83e2e7fd8a2ff9d1faac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga225d23fc65bf83e2e7fd8a2ff9d1faac">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga225d23fc65bf83e2e7fd8a2ff9d1faac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e7809da6cc247ae0cc590be179115f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga83e7809da6cc247ae0cc590be179115f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga83e7809da6cc247ae0cc590be179115f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf2db71d18d4702a13651ddd1b5c49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabbf2db71d18d4702a13651ddd1b5c49b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gabbf2db71d18d4702a13651ddd1b5c49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206f04493ebe0038bce904e4d3c7fbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga206f04493ebe0038bce904e4d3c7fbab">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga206f04493ebe0038bce904e4d3c7fbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1ae0777dc3c6005f2e7da940d3c49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gadd1ae0777dc3c6005f2e7da940d3c49d">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gadd1ae0777dc3c6005f2e7da940d3c49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aabc35d5cba3b924a2bfd26d9996903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga9aabc35d5cba3b924a2bfd26d9996903">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga9aabc35d5cba3b924a2bfd26d9996903"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram0region3enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7582e138ace97822986286215ee27bf8"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN"></a></p>
<p>FPGA2SDRAM0 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4aff9f4ced06f11feebe9743764a0f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4aff9f4ced06f11feebe9743764a0f16">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga4aff9f4ced06f11feebe9743764a0f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ad7b24edad82e1668e2a8f739fc6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga65ad7b24edad82e1668e2a8f739fc6db">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga65ad7b24edad82e1668e2a8f739fc6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf41a97f736c16279d3f76d998a330a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaf41a97f736c16279d3f76d998a330a2b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf41a97f736c16279d3f76d998a330a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89fea769f7f40b8d0c84276b20f6335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac89fea769f7f40b8d0c84276b20f6335">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gac89fea769f7f40b8d0c84276b20f6335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5052e9fe275628791ce7b0556c1fe83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5052e9fe275628791ce7b0556c1fe83b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga5052e9fe275628791ce7b0556c1fe83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66cfa8493607200c7e2e51bd9c8728d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad66cfa8493607200c7e2e51bd9c8728d">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad66cfa8493607200c7e2e51bd9c8728d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52031237875ddde1deba45299f5cc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa52031237875ddde1deba45299f5cc71">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gaa52031237875ddde1deba45299f5cc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43528bb4eab36fe41fb0f9ee42a496f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga43528bb4eab36fe41fb0f9ee42a496f7">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga43528bb4eab36fe41fb0f9ee42a496f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram1region0enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf79659d1dd0c4db2f1f91718eb9f9ef0"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN"></a></p>
<p>FPGA2SDRAM1 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gade20a68490b10a37445c3beae6c58631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gade20a68490b10a37445c3beae6c58631">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gade20a68490b10a37445c3beae6c58631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a74fa89565ed893a90d30bebb4faa38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5a74fa89565ed893a90d30bebb4faa38">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5a74fa89565ed893a90d30bebb4faa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a451e453df7485c98f3efc7df80b085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga3a451e453df7485c98f3efc7df80b085">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3a451e453df7485c98f3efc7df80b085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4825452d930763cc4c79b7b59aa87e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7e4825452d930763cc4c79b7b59aa87e">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga7e4825452d930763cc4c79b7b59aa87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada39648a6ca0b281f6e5affae6a5fac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gada39648a6ca0b281f6e5affae6a5fac4">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:gada39648a6ca0b281f6e5affae6a5fac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d26e216e62e7e94bbed22a7d98c71a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga8d26e216e62e7e94bbed22a7d98c71a2">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8d26e216e62e7e94bbed22a7d98c71a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e9c9a77992195477b18bf90b06f58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga90e9c9a77992195477b18bf90b06f58f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga90e9c9a77992195477b18bf90b06f58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15febbc599029b0250245ab47ed13b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga15febbc599029b0250245ab47ed13b47">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga15febbc599029b0250245ab47ed13b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram1region1enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp00e8e00126b2f7bd7903a1b0e08ec0b0"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN"></a></p>
<p>FPGA2SDRAM1 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae3534dcdf0ac4d7e38820b9517cec8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae3534dcdf0ac4d7e38820b9517cec8de">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae3534dcdf0ac4d7e38820b9517cec8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf13381f03dea52d3278196e7f13d79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gadf13381f03dea52d3278196e7f13d79a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gadf13381f03dea52d3278196e7f13d79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919631ea429147c8332f7521533f606b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga919631ea429147c8332f7521533f606b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga919631ea429147c8332f7521533f606b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6fd4dc2616905a2ebb2149d95c44be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga0c6fd4dc2616905a2ebb2149d95c44be">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga0c6fd4dc2616905a2ebb2149d95c44be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a1cb9bd220b4eb8344d381ec355482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa3a1cb9bd220b4eb8344d381ec355482">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:gaa3a1cb9bd220b4eb8344d381ec355482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac911a7ec8e447228a417a699bd28503d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac911a7ec8e447228a417a699bd28503d">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac911a7ec8e447228a417a699bd28503d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7f13dfc7f5e2a96c696760fe73b33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga6b7f13dfc7f5e2a96c696760fe73b33a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga6b7f13dfc7f5e2a96c696760fe73b33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ae703d09508fc5db470b2c20f291c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga71ae703d09508fc5db470b2c20f291c3">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga71ae703d09508fc5db470b2c20f291c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram1region2enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6b01f8b9b2321a8fab919e1b37cbd3bb"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN"></a></p>
<p>FPGA2SDRAM1 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga14e9842948bcd5e75d2c4a4eb8bf450e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga14e9842948bcd5e75d2c4a4eb8bf450e">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga14e9842948bcd5e75d2c4a4eb8bf450e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e42f6482496d076eb2c9cac7513e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga48e42f6482496d076eb2c9cac7513e34">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga48e42f6482496d076eb2c9cac7513e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b67a418618da00d51e02da09cdbf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaf4b67a418618da00d51e02da09cdbf80">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4b67a418618da00d51e02da09cdbf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95636b88cca386cedae10d7097d117a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga95636b88cca386cedae10d7097d117a1">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga95636b88cca386cedae10d7097d117a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d98f75a75ec53e7c775ece8ba37900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga32d98f75a75ec53e7c775ece8ba37900">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga32d98f75a75ec53e7c775ece8ba37900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424c2c5d2097b1ab770c49aea23ba549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga424c2c5d2097b1ab770c49aea23ba549">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga424c2c5d2097b1ab770c49aea23ba549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad962a744dab526c55ae9f035247a75bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad962a744dab526c55ae9f035247a75bf">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gad962a744dab526c55ae9f035247a75bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad878ff63820099a7ec60d9a8f178ab41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad878ff63820099a7ec60d9a8f178ab41">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gad878ff63820099a7ec60d9a8f178ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram1region3enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4b31f4c3268ac905cd287db169818b79"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN"></a></p>
<p>FPGA2SDRAM1 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga36bc5eb5886f5ae0b5ef7e921cd685ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga36bc5eb5886f5ae0b5ef7e921cd685ae">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga36bc5eb5886f5ae0b5ef7e921cd685ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064f023304a40096b4802c1148365521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga064f023304a40096b4802c1148365521">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga064f023304a40096b4802c1148365521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe368781396236b689f351f560fda884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gafe368781396236b689f351f560fda884">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafe368781396236b689f351f560fda884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fca847248642ee3b50b5a6cf5fdaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga32fca847248642ee3b50b5a6cf5fdaa0">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga32fca847248642ee3b50b5a6cf5fdaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2262df660f20b6e88bb6bfec6415fead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2262df660f20b6e88bb6bfec6415fead">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga2262df660f20b6e88bb6bfec6415fead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14230183f13eeddead29215986962334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga14230183f13eeddead29215986962334">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga14230183f13eeddead29215986962334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf290df90626ebefb6b74e312985cbd65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaf290df90626ebefb6b74e312985cbd65">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gaf290df90626ebefb6b74e312985cbd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ef1d7e138bb28838867b468f8c9f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga29ef1d7e138bb28838867b468f8c9f9c">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga29ef1d7e138bb28838867b468f8c9f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram2region0enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp204f77d10693756f7b318c38896614ee"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN"></a></p>
<p>FPGA2SDRAM2 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga109e92bdbbfee90af832a5f56c4d83fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga109e92bdbbfee90af832a5f56c4d83fa">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga109e92bdbbfee90af832a5f56c4d83fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6897b2124c79b91d85755714add997a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga6897b2124c79b91d85755714add997a2">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6897b2124c79b91d85755714add997a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57bd661d1fafd0e4d00f94fa6c31190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac57bd661d1fafd0e4d00f94fa6c31190">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac57bd661d1fafd0e4d00f94fa6c31190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2c9d7fc7b7b136748a29ed0a1ce92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaacd2c9d7fc7b7b136748a29ed0a1ce92">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gaacd2c9d7fc7b7b136748a29ed0a1ce92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98dd466f7d8fbe593b8183d325945c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga98dd466f7d8fbe593b8183d325945c52">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga98dd466f7d8fbe593b8183d325945c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee07028e2d7d7c1c589e1ebf3e0dc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaee07028e2d7d7c1c589e1ebf3e0dc051">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaee07028e2d7d7c1c589e1ebf3e0dc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f678418e91e44b79073d3c0da53da73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5f678418e91e44b79073d3c0da53da73">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga5f678418e91e44b79073d3c0da53da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae021032fcb68dfbec116b1ee365e2377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae021032fcb68dfbec116b1ee365e2377">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:gae021032fcb68dfbec116b1ee365e2377"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram2region1enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcbfc6eca1c891d8f173fdbc2cc4e91f5"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN"></a></p>
<p>FPGA2SDRAM2 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga459d2ec70a157e14d968980388143019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga459d2ec70a157e14d968980388143019">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga459d2ec70a157e14d968980388143019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c1016e388a0613b5fb10dc9488977e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga08c1016e388a0613b5fb10dc9488977e">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga08c1016e388a0613b5fb10dc9488977e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685106fa001d1233c76b2da8aa807ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga685106fa001d1233c76b2da8aa807ceb">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga685106fa001d1233c76b2da8aa807ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14862dd10649a6af0b8c2f862a0af489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga14862dd10649a6af0b8c2f862a0af489">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga14862dd10649a6af0b8c2f862a0af489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef692f464981043431028d0b96516b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabef692f464981043431028d0b96516b5">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gabef692f464981043431028d0b96516b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369d4f557f4e90b1f63eaa49ba01780b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga369d4f557f4e90b1f63eaa49ba01780b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga369d4f557f4e90b1f63eaa49ba01780b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ffe3a0598eb54354b1b861a74186c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga15ffe3a0598eb54354b1b861a74186c2">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga15ffe3a0598eb54354b1b861a74186c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae887f5f1d09951aef77e5e8c0f5268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5ae887f5f1d09951aef77e5e8c0f5268">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga5ae887f5f1d09951aef77e5e8c0f5268"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram2region2enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf27627ae4bcf8e2f5846d629f2958584"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN"></a></p>
<p>FPGA2SDRAM2 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2445e3cfc003546d0f42c7d169641de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2445e3cfc003546d0f42c7d169641de7">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga2445e3cfc003546d0f42c7d169641de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9485d09c04899275b66056e4cf9afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga0d9485d09c04899275b66056e4cf9afa">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga0d9485d09c04899275b66056e4cf9afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e328f96744ae15cc74ab739003a906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga93e328f96744ae15cc74ab739003a906">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga93e328f96744ae15cc74ab739003a906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae590825461ddc44386f89e504f69752f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae590825461ddc44386f89e504f69752f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:gae590825461ddc44386f89e504f69752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d183d7f01d300bff3e95b359104c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga82d183d7f01d300bff3e95b359104c79">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga82d183d7f01d300bff3e95b359104c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c95b75264050621e9ab76103b023a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga8c95b75264050621e9ab76103b023a09">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8c95b75264050621e9ab76103b023a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa3aef282c1c27c070515ae2fe512cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7aa3aef282c1c27c070515ae2fe512cf">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga7aa3aef282c1c27c070515ae2fe512cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef7ffb4577d40a194e643d3095f1c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabef7ffb4577d40a194e643d3095f1c36">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:gabef7ffb4577d40a194e643d3095f1c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2sdram2region3enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd9f8b420b411f944837a9e1c9199c490"></a><a class="anchor" id="ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN"></a></p>
<p>FPGA2SDRAM2 Region Enable. Value of 1 means region is enabled, Value of 0 means region is disabled</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga44469234c01c738eac863451fc977deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga44469234c01c738eac863451fc977deb">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga44469234c01c738eac863451fc977deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8a6d6b0eb2f1b7de0e9eee67689c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4f8a6d6b0eb2f1b7de0e9eee67689c5b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga4f8a6d6b0eb2f1b7de0e9eee67689c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae298a4099d4b44a9a4556b26876388b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae298a4099d4b44a9a4556b26876388b1">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae298a4099d4b44a9a4556b26876388b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3811ae1da3cf2b1349d68fb741d2e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa3811ae1da3cf2b1349d68fb741d2e71">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gaa3811ae1da3cf2b1349d68fb741d2e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c19c941267cc8e6d5aa34d9fd14aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae7c19c941267cc8e6d5aa34d9fd14aa7">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:gae7c19c941267cc8e6d5aa34d9fd14aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68166da1412be042c85c8adf4549f294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga68166da1412be042c85c8adf4549f294">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga68166da1412be042c85c8adf4549f294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c1e728fccdab0e21985a2ffd0e4f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga18c1e728fccdab0e21985a2ffd0e4f50">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga18c1e728fccdab0e21985a2ffd0e4f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfcff74e09ca86975c8327db45e58a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga8dfcff74e09ca86975c8327db45e58a6">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga8dfcff74e09ca86975c8327db45e58a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6ecbc181dc0232c7dd004dd00287119d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga6ecbc181dc0232c7dd004dd00287119d">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6ecbc181dc0232c7dd004dd00287119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad216d41c7d8b89beea77c4c09ad9fc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad216d41c7d8b89beea77c4c09ad9fc80">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad216d41c7d8b89beea77c4c09ad9fc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga004f331b1c8af4b614e75d176fd29ef8"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga004f331b1c8af4b614e75d176fd29ef8">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_t</a></td></tr>
<tr class="separator:ga004f331b1c8af4b614e75d176fd29ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s" id="struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a75b2ad186aa0da5bb1babac9aaf334ac"></a>uint32_t</td>
<td class="fieldname">
mpuregion0enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abdb8729e7819ade48a06b2552f8192a2"></a>uint32_t</td>
<td class="fieldname">
mpuregion1enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a588e53e776740a8e4e58876bc30e71db"></a>uint32_t</td>
<td class="fieldname">
mpuregion2enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a999685642ca5d34639d4c7a25639dfe5"></a>uint32_t</td>
<td class="fieldname">
mpuregion3enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa2fa869da5e07dfb6ac93bb1de9fb0c"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram0region0enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aed8886644587a969c113df8683a6d1b4"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram0region1enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af90dafa30c0a0f49fddd72294e4d7aca"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram0region2enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a261f59872498013544e3b4e761613de8"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram0region3enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a32c7e35a10e9932abff68c301230c774"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram1region0enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab2ca2392c631657af38754f72bf61ae4"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram1region1enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acafafa48454e00daf40454e0efaa299f"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram1region2enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a21e025825b836b08f238e04e8a48a3be"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram1region3enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aebfe1fd19f8cc05a67743a72dfd4169c"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram2region0enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a891ee8ec45f9b8f20fd6846907f5c505"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram2region1enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a90b9b13f29b0120162756e10303a9716"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram2region2enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aed7ea34db2dbe319e4ac71a0d063fc50"></a>uint32_t</td>
<td class="fieldname">
fpga2sdram2region3enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c9499b3e94cf07267e646d0597f0ab2"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga43b9ea70ca78984a609dad6194caf38f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga908916a3ff79c290f1e10cbd22148c73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a8472fd82d91cbf413bcfad95520c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f1985e2532b4aa56c3f49321bb31dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabda2b799da2db506764f53b3aae6c696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5fafec06821bb40c5719700972ec3f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga36cbbc70f8e7eb9b1942f258475dc8b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga87d36b021c51ff91c33f7cbbdb554cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa0a5892f454ff1723f432d5f6c4bcde7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72acd7c1a0b1d346679991a0c6d1e3a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga53da729bd87c272bfe54d4c5f4214e89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1b630c7e8be5a45d5f920b3b485a183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4ada605f2bc8c412c24276e4cc3d1b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacbdeddd1e9c988a45e8ce13b08c09835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae19aad433a9f68200f33fd9613fca748"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga753719302bf5bd4ca667e159c5692840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabe0dc70861b19e9974143f6f4e1b7e91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad9a8ea6df69b26e83271a42bfc813781"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe3b774dd8f9344c1348d88bc0bd363a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaab40f143cc35be3216cb5a8af5109ca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae2aa8c09a1560966623cc9f945763d3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5082f6843d5a8602d2c9ce800d9019ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaee93a1b571413f9953145bc47262f2a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga69ee209909d05b90f8067499763f5165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga50e02a929fd2a6c84f4b097db76da306"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga491307f80f7c890d873cb8ddd3d93f83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga609948b30d6d6624b8036cd3eea9c4aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafc718f73830494c90f82eec43f5f0de9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae8fdaa0a4d5554f11c048a297cf2847f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa0e9a2cbf2d4836fef194d4ba185c87f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae4fdb5e184adee2569c760e8d25c22d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab3f48af5cec78dbf9a84f88d6efd5192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae2ad542ae592ccaae4b7d5129abb7c1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a018b2bbb351ca2433d48b6eaa69d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga878bfa0171fc9c51b59b46c5a09adbe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2000d74e2d6ef4ec58b5eb33fe8e0606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2a4f3b6f7f02586d91dde5ca4d84ea19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5bddd8ca41ab89a3f4c205dcd0d08fff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a2610a243ded1813075df0b9890c342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga16cc279782acacd559c853f1bcc4c56c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0a609f854044630a0e3c5a542aa40892"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadb60ba7c7415017c48252dc32a9e03cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga998db427178794f4490cb27f05cb5ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac40fc7d42a637e575446372e33e91f58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae9f04b7ef8c5d786cd07308f8004d2ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7ddd0566480dc00532ec87ffb15e3332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga87743ef12d06a7524ea7f9d8d570418e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9a9e081c5c7bd6a92678a180f9173ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad8744fe2abd05381ad24c77cc7f1fd69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga237d906c1cd84f522533e2996f0a343f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga225d23fc65bf83e2e7fd8a2ff9d1faac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83e7809da6cc247ae0cc590be179115f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabbf2db71d18d4702a13651ddd1b5c49b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga206f04493ebe0038bce904e4d3c7fbab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd1ae0777dc3c6005f2e7da940d3c49d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9aabc35d5cba3b924a2bfd26d9996903"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4aff9f4ced06f11feebe9743764a0f16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65ad7b24edad82e1668e2a8f739fc6db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf41a97f736c16279d3f76d998a330a2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac89fea769f7f40b8d0c84276b20f6335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5052e9fe275628791ce7b0556c1fe83b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad66cfa8493607200c7e2e51bd9c8728d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa52031237875ddde1deba45299f5cc71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga43528bb4eab36fe41fb0f9ee42a496f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gade20a68490b10a37445c3beae6c58631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a74fa89565ed893a90d30bebb4faa38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a451e453df7485c98f3efc7df80b085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e4825452d930763cc4c79b7b59aa87e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gada39648a6ca0b281f6e5affae6a5fac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d26e216e62e7e94bbed22a7d98c71a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga90e9c9a77992195477b18bf90b06f58f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga15febbc599029b0250245ab47ed13b47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae3534dcdf0ac4d7e38820b9517cec8de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf13381f03dea52d3278196e7f13d79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga919631ea429147c8332f7521533f606b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c6fd4dc2616905a2ebb2149d95c44be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa3a1cb9bd220b4eb8344d381ec355482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac911a7ec8e447228a417a699bd28503d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b7f13dfc7f5e2a96c696760fe73b33a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga71ae703d09508fc5db470b2c20f291c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga14e9842948bcd5e75d2c4a4eb8bf450e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga48e42f6482496d076eb2c9cac7513e34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4b67a418618da00d51e02da09cdbf80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga95636b88cca386cedae10d7097d117a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga32d98f75a75ec53e7c775ece8ba37900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga424c2c5d2097b1ab770c49aea23ba549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad962a744dab526c55ae9f035247a75bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad878ff63820099a7ec60d9a8f178ab41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga36bc5eb5886f5ae0b5ef7e921cd685ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga064f023304a40096b4802c1148365521"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe368781396236b689f351f560fda884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32fca847248642ee3b50b5a6cf5fdaa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2262df660f20b6e88bb6bfec6415fead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga14230183f13eeddead29215986962334"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf290df90626ebefb6b74e312985cbd65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga29ef1d7e138bb28838867b468f8c9f9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga109e92bdbbfee90af832a5f56c4d83fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6897b2124c79b91d85755714add997a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac57bd661d1fafd0e4d00f94fa6c31190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacd2c9d7fc7b7b136748a29ed0a1ce92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga98dd466f7d8fbe593b8183d325945c52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaee07028e2d7d7c1c589e1ebf3e0dc051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f678418e91e44b79073d3c0da53da73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae021032fcb68dfbec116b1ee365e2377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga459d2ec70a157e14d968980388143019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga08c1016e388a0613b5fb10dc9488977e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga685106fa001d1233c76b2da8aa807ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14862dd10649a6af0b8c2f862a0af489"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabef692f464981043431028d0b96516b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga369d4f557f4e90b1f63eaa49ba01780b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga15ffe3a0598eb54354b1b861a74186c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5ae887f5f1d09951aef77e5e8c0f5268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2445e3cfc003546d0f42c7d169641de7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d9485d09c04899275b66056e4cf9afa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga93e328f96744ae15cc74ab739003a906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae590825461ddc44386f89e504f69752f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga82d183d7f01d300bff3e95b359104c79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8c95b75264050621e9ab76103b023a09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7aa3aef282c1c27c070515ae2fe512cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabef7ffb4577d40a194e643d3095f1c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga44469234c01c738eac863451fc977deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f8a6d6b0eb2f1b7de0e9eee67689c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae298a4099d4b44a9a4556b26876388b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa3811ae1da3cf2b1349d68fb741d2e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae7c19c941267cc8e6d5aa34d9fd14aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga68166da1412be042c85c8adf4549f294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga18c1e728fccdab0e21985a2ffd0e4f50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8dfcff74e09ca86975c8327db45e58a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6ecbc181dc0232c7dd004dd00287119d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN</a> register. </p>

</div>
</div>
<a class="anchor" id="gad216d41c7d8b89beea77c4c09ad9fc80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga004f331b1c8af4b614e75d176fd29ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga004f331b1c8af4b614e75d176fd29ef8">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
