Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 22 10:54:03 2025
| Host         : LegionY7000P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basys3_control_sets_placed.rpt
| Design       : basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    96 |
|    Minimum number of control sets                        |    96 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    96 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2215 |          907 |
| No           | No                    | Yes                    |              38 |            9 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |              37 |           19 |
| Yes          | No                    | Yes                    |              39 |           14 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------+------------------+------------------+----------------+
|            Clock Signal            |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                     |                                 |                  |                1 |              1 |
| ~myCLK_BUFG                        |                                 | my_SCPU/pc/Reset |                1 |              3 |
|  cd/clk_sys                        |                                 | my_SCPU/pc/Reset |                1 |              3 |
|  my_ct/E[0]                        |                                 | my_SCPU/pc/Reset |                1 |              4 |
|  clk_IBUF_BUFG                     | my_ct/FSM_onehot_AN[4]_i_1_n_10 | my_SCPU/pc/Reset |                1 |              5 |
|  my_SCPU/aluOutDr/out_reg[1]_0[0]  |                                 |                  |                3 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_16[0] |                                 |                  |                4 |              8 |
|  my_SCPU/aluOutDr/out_reg[0]_0[0]  |                                 |                  |                5 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_6[0]  |                                 |                  |                3 |              8 |
|  my_SCPU/aluOutDr/out_reg[3]_1[0]  |                                 |                  |                3 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_17[0] |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_2[0]  |                                 |                  |                2 |              8 |
|  my_SCPU/ST/ALUSrcA0               |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_3[0]  |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_7[0]  |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_9[0]  |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[0]_3[0]  |                                 |                  |                3 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_11[0] |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[3]_2[0]  |                                 |                  |                4 |              8 |
|  my_SCPU/aluOutDr/out_reg[3]_3[0]  |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_13[0] |                                 |                  |                3 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_5[0]  |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[0]_1[0]  |                                 |                  |                4 |              8 |
|  my_SCPU/aluOutDr/out_reg[0]_7[0]  |                                 |                  |                3 |              8 |
|  my_SCPU/aluOutDr/out_reg[0]_5[0]  |                                 |                  |                3 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_15[0] |                                 |                  |                4 |              8 |
|  my_SCPU/aluOutDr/out_reg[0]_4[0]  |                                 |                  |                5 |              8 |
|  my_SCPU/aluOutDr/out_reg[0]_8[0]  |                                 |                  |                2 |              8 |
|  my_SCPU/aluOutDr/out_reg[1]_4[0]  |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_20[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_23[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_17[0] |                                 |                  |               11 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_15[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_14[0] |                                 |                  |                7 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_18[0] |                                 |                  |                9 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_13[0] |                                 |                  |               15 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_12[0] |                                 |                  |                9 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_11[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_21[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_24[0] |                                 |                  |               12 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_22[0] |                                 |                  |               10 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_16[0] |                                 |                  |                7 |             24 |
|  my_SCPU/ST/new_state_reg[1]_2[0]  |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_10[0] |                                 |                  |               10 |             24 |
|  my_SCPU/aluOutDr/out_reg[2]_23[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[2]_24[0] |                                 |                  |                7 |             24 |
|  my_SCPU/aluOutDr/out_reg[2]_26[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[2]_25[0] |                                 |                  |                7 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_19[0] |                                 |                  |                8 |             24 |
|  my_SCPU/aluOutDr/out_reg[0]_9[0]  |                                 |                  |               11 |             24 |
|  n_4_3088_BUFG                     |                                 |                  |               21 |             32 |
|  my_SCPU/aluOutDr/out_reg[1]_8[0]  |                                 |                  |               11 |             32 |
|  my_SCPU/aluOutDr/out_reg[1]_1[0]  |                                 |                  |               13 |             32 |
|  my_SCPU/aluOutDr/out_reg[1]_12[0] |                                 |                  |               13 |             32 |
|  n_2_3085_BUFG                     |                                 |                  |               14 |             32 |
|  n_3_3084_BUFG                     |                                 |                  |               17 |             32 |
|  my_SCPU/ir/Immediate_reg[13]_7[0] |                                 |                  |               11 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_5[0] |                                 |                  |               11 |             32 |
|  my_SCPU/ir/Immediate_reg[12]_5[0] |                                 |                  |               12 |             32 |
|  my_SCPU/ir/Immediate_reg[12]_2[0] |                                 |                  |               11 |             32 |
|  my_SCPU/ir/Immediate_reg[13]_6[0] |                                 |                  |               16 |             32 |
|  my_SCPU/ir/Immediate_reg[13]_5[0] |                                 |                  |               17 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_2[0] |                                 |                  |               13 |             32 |
|  my_SCPU/ir/Immediate_reg[13]_3[0] |                                 |                  |               17 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_6[0] |                                 |                  |               12 |             32 |
|  my_SCPU/ir/Immediate_reg[13]_4[0] |                                 |                  |               17 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_4[0] |                                 |                  |               12 |             32 |
|  my_SCPU/aluOutDr/out_reg[1]_14[0] |                                 |                  |               13 |             32 |
|  my_SCPU/ir/Immediate_reg[13]_8[0] |                                 |                  |               14 |             32 |
|  my_SCPU/ir/Immediate_reg[12]_4[0] |                                 |                  |               10 |             32 |
|  my_SCPU/ir/Immediate_reg[13]_2[0] |                                 |                  |               15 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_3[0] |                                 |                  |               13 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_7[0] |                                 |                  |               11 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_9[0] |                                 |                  |               18 |             32 |
|  my_SCPU/ir/Immediate_reg[14]_8[0] |                                 |                  |               10 |             32 |
|  my_SCPU/ir/OpCode_reg[1]_4[0]     |                                 |                  |               21 |             32 |
|  my_SCPU/ir/Immediate_reg[12]_3[0] |                                 |                  |               14 |             32 |
|  my_SCPU/aluOutDr/out_reg[0]_6[0]  |                                 |                  |               10 |             32 |
|  my_SCPU/aluOutDr/out_reg[1]_10[0] |                                 |                  |               12 |             32 |
|  my_SCPU/ir/E[0]                   |                                 |                  |               14 |             32 |
|  my_SCPU/aluOutDr/out_reg[0]_2[0]  |                                 |                  |               13 |             32 |
|  my_SCPU/ST/new_state_reg[1]_1[0]  |                                 |                  |               11 |             32 |
|  n_0_3077_BUFG                     |                                 |                  |               15 |             32 |
|  n_8_3068_BUFG                     |                                 |                  |               19 |             32 |
|  n_5_3092_BUFG                     |                                 |                  |               20 |             32 |
|  n_7_3073_BUFG                     |                                 |                  |               14 |             32 |
|  my_SCPU/aluOutDr/out_reg[2]_0[0]  |                                 |                  |               13 |             32 |
|  n_9_3078_BUFG                     |                                 |                  |               14 |             32 |
|  n_6_3093_BUFG                     |                                 |                  |               19 |             32 |
|  my_SCPU/aluOutDr/out_reg[3]_0[0]  |                                 |                  |               13 |             32 |
|  n_1_3086_BUFG                     |                                 |                  |               17 |             32 |
|  my_SCPU/ST/new_state_reg[1]_0[0]  |                                 |                  |               13 |             32 |
|  myCLK_BUFG                        | my_SCPU/ST/new_state_reg[2]_0   |                  |               19 |             37 |
|  myCLK_BUFG                        | my_SCPU/ST/E[0]                 | my_SCPU/pc/Reset |               14 |             39 |
|  clk_IBUF_BUFG                     |                                 | my_SCPU/pc/Reset |               13 |             49 |
|  myCLK_BUFG                        |                                 |                  |               50 |            158 |
+------------------------------------+---------------------------------+------------------+------------------+----------------+


