{"CVE Code": "CVE-2022-34643", "Description": "RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory.", "NVD Link": "https://nvd.nist.gov/vuln/detail/CVE-2022-34643", "Vulnerability Categories": "N/A", "Affected Products": "\nRiscv\u00bbSpike Risc-v Isa Simulator\u00bbVersion:N/Acpe:2.3:a:riscv:spike_risc-v_isa_simulator:-:*:*:*:*:*:*:*Matching versions", "EPSS Score": "0.04% Probability of exploitation activity in the next 30 days\n~ 10 % Percentile, the proportion of vulnerabilities that are scored at or less", "EPSS History": "\n #  Date  Old EPSS Score  New EPSS Score  Delta (New - Old) \n 1  2024-02-08  0.04%  0.04%  +0.00 \n 2  2023-03-07  0.89%  0.04%  -0.84 ", "CVSS Scores": "5.5", "CWE": [{"CWE_ID": "CWE-755 Improper Handling of Exceptional Conditions", "CWE_link": "/cwe-details/755/Improper-Handling-of-Exceptional-Conditions.html"}], "Reference": [{"ref_link": "https://github.com/riscv-software-src/riscv-isa-sim/issues/971", "ref_desc": "[Bug Report] Wrong exception priority during access memory \u00b7 Issue #971 \u00b7 riscv-software-src/riscv-isa-sim \u00b7 GitHubExploit;Issue Tracking;Patch;Third Party Advisory", "ref_cve_link": "N/A"}]}