-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MatchCalculator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    match1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match1_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match1_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match1_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match2_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match2_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match2_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match3_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match3_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match3_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match4_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match4_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match4_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match5_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match5_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match5_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match6_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match6_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match6_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match7_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match7_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match7_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match8_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    match8_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match8_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    match8_nentries_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    match8_nentries_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    allstub_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    allstub_dataarray_data_V_ce0 : OUT STD_LOGIC;
    allstub_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
    allproj_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    allproj_dataarray_data_V_ce0 : OUT STD_LOGIC;
    allproj_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    fullmatch1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch1_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch1_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (44 downto 0);
    fullmatch1_nentries_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch1_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch1_nentries_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch1_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch2_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch2_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (44 downto 0);
    fullmatch2_nentries_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch2_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch2_nentries_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch2_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch3_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch3_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (44 downto 0);
    fullmatch3_nentries_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch3_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch3_nentries_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch3_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch4_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch4_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (44 downto 0);
    fullmatch4_nentries_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch4_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch4_nentries_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch4_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch5_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch5_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (44 downto 0);
    fullmatch5_nentries_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch5_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch5_nentries_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch5_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch6_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch6_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (44 downto 0);
    fullmatch6_nentries_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch6_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch6_nentries_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch6_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch7_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch7_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (44 downto 0);
    fullmatch7_nentries_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch7_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch7_nentries_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    fullmatch7_nentries_1_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of MatchCalculator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv45_0 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv15_20 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal LUT_matchcut_phi1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal LUT_matchcut_phi1_ce0 : STD_LOGIC;
    signal LUT_matchcut_phi1_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal LUT_matchcut_z2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal LUT_matchcut_z2_ce0 : STD_LOGIC;
    signal LUT_matchcut_z2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cm_L3_next_data_V_reg_755 : STD_LOGIC_VECTOR (13 downto 0);
    signal bestmatch_next_data_s_reg_767 : STD_LOGIC_VECTOR (44 downto 0);
    signal cm_L3_next_data_V_2_reg_786 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_37_reg_798 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_next_data_V_2_reg_810 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_next_data_V_2_reg_822 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_33_reg_834 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_29_reg_846 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_next_data_V_reg_858 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_next_data_V_reg_870 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_next_data_V_2_reg_882 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_next_data_V_2_reg_894 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_next_data_V_2_reg_906 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_next_data_V_2_reg_918 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_24_reg_930 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_19_reg_942 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_13_reg_954 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_966 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_next_data_V_reg_978 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_next_data_V_reg_990 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_next_data_V_reg_1002 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_next_data_V_reg_1014 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_s_reg_1026 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_1_reg_1037 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_2_reg_1048 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_3_reg_1059 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_4_reg_1070 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_5_reg_1081 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_6_reg_1092 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_7_reg_1103 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_8_reg_1114 : STD_LOGIC_VECTOR (6 downto 0);
    signal read1_reg_1125 : STD_LOGIC_VECTOR (0 downto 0);
    signal read2_reg_1136 : STD_LOGIC_VECTOR (0 downto 0);
    signal read3_reg_1147 : STD_LOGIC_VECTOR (0 downto 0);
    signal read4_reg_1158 : STD_LOGIC_VECTOR (0 downto 0);
    signal read5_reg_1169 : STD_LOGIC_VECTOR (0 downto 0);
    signal read6_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal read7_reg_1191 : STD_LOGIC_VECTOR (0 downto 0);
    signal read8_reg_1202 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_1_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_2_reg_1237 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_3_reg_1249 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_next_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_next_reg_1273 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_next_reg_1285 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_next_reg_1297 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_1_next_3_reg_1309 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_2_next_3_reg_1321 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_3_next_3_reg_1333 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_4_next_3_reg_1345 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_next_3_reg_1357 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_next_3_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_next_3_reg_1381 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_next_3_reg_1393 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_3_reg_1405 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_3_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_3_reg_1429 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_3_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_3_reg_1453 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_3_reg_1465 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_3_reg_1477 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_3_reg_1489 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_4_reg_1501 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_assign_5_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_next_reg_1525 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_next_reg_1537 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_1_next_1_reg_1549 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L2_2_next_1_reg_1561 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_next_3_reg_1573 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_next_3_reg_1585 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_3_reg_1597 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_3_reg_1609 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_3_reg_1621 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_3_reg_1633 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_next_reg_1645 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L3_next_1_reg_1657 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_next_3_reg_1669 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_3_reg_1681 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_3_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal goodmatch_next_reg_1705 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1723_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_7408 : STD_LOGIC_VECTOR (0 downto 0);
    signal ncm1_V_fu_1735_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm1_V_reg_7420 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm2_V_fu_1751_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm2_V_reg_7425 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm3_V_fu_1767_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm3_V_reg_7430 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm4_V_fu_1783_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm4_V_reg_7435 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm5_V_fu_1799_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm5_V_reg_7440 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm6_V_fu_1815_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm6_V_reg_7445 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm7_V_fu_1831_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm7_V_reg_7450 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm8_V_fu_1847_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncm8_V_reg_7455 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_100_cast_fu_1868_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_100_cast_reg_7460 : STD_LOGIC_VECTOR (9 downto 0);
    signal fullmatch7_dataarray_reg_7470 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_7475 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_7481 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_7487 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_7493 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_7499 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_7505 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_7511 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_7517 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_7523 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_6_reg_7523_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_7523_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_7523_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_7523_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_7523_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_7523_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal istep_V_fu_1956_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal addr1_V_1_fu_1968_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr1_V_1_reg_7532 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_9_fu_1982_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_9_reg_7538 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr3_V_1_fu_1996_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr3_V_1_reg_7544 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_10_fu_2010_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_10_reg_7550 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr5_V_1_fu_2024_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr5_V_1_reg_7556 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_11_fu_2038_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_11_reg_7562 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr7_V_1_fu_2052_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr7_V_1_reg_7568 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_12_fu_2066_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_12_reg_7574 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_38_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_7620 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_7620_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_7620_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_7620_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_7620_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_7620_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_7620_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valid1_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid1_reg_7625 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid2_fu_2189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid2_reg_7631 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid3_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid3_reg_7637 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid4_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid4_reg_7643 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid5_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid5_reg_7649 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid6_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid6_reg_7655 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid7_fu_2234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid7_reg_7661 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid8_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid8_reg_7667 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i_reg_7673 : STD_LOGIC_VECTOR (0 downto 0);
    signal read1_next_fu_2278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal vB_not_i_fu_2290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i_reg_7683 : STD_LOGIC_VECTOR (0 downto 0);
    signal read2_next_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_7693 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i_reg_7698 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i_fu_2464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i_reg_7704 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_reg_7710 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_7718 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_2482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_reg_7728 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_7737 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_1_next_fu_2516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_1_next_reg_7746 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_1_next_fu_2546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_1_next_reg_7751 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_4_fu_2580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_4_reg_7756 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i1_fu_2606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i1_reg_7767 : STD_LOGIC_VECTOR (0 downto 0);
    signal read3_next_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i1_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i1_reg_7777 : STD_LOGIC_VECTOR (0 downto 0);
    signal read4_next_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_reg_7787 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i1_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i1_reg_7792 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i1_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i1_reg_7798 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_2810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_reg_7804 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_reg_7812 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_reg_7822 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_7831 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_2_next_fu_2856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_2_next_reg_7840 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_2_next_fu_2886_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_2_next_reg_7845 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_4_fu_2920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_4_reg_7850 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i2_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i2_reg_7861 : STD_LOGIC_VECTOR (0 downto 0);
    signal read5_next_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i2_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i2_reg_7871 : STD_LOGIC_VECTOR (0 downto 0);
    signal read6_next_fu_2982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_3100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_reg_7881 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i2_fu_3133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i2_reg_7886 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i2_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i2_reg_7892 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_fu_3150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_reg_7898 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_reg_7906 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_fu_3162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_reg_7916 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_reg_7925 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_3_next_fu_3196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_3_next_reg_7934 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_3_next_fu_3226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_3_next_reg_7939 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_4_fu_3260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_4_reg_7944 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i3_fu_3286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i3_reg_7955 : STD_LOGIC_VECTOR (0 downto 0);
    signal read7_next_fu_3298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i3_fu_3310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i3_reg_7965 : STD_LOGIC_VECTOR (0 downto 0);
    signal read8_next_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_fu_3440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_reg_7975 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i3_fu_3473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i3_reg_7980 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i3_fu_3484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i3_reg_7986 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp40_fu_3490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp40_reg_7992 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_fu_3496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_reg_8000 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp42_fu_3502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp42_reg_8010 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_fu_3508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_reg_8019 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_4_next_fu_3536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_L1_4_next_reg_8028 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_4_next_fu_3566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_4_next_reg_8033 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_4_fu_3600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_4_reg_8038 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i4_fu_3608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i4_reg_8049 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i4_fu_3620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i4_reg_8055 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i4_fu_3626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i4_reg_8060 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_1_next_fu_3638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_1_next_reg_8065 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i4_fu_3644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i4_reg_8070 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i4_fu_3650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i4_reg_8075 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_2_next_fu_3662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_2_next_reg_8080 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i4_fu_3668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i4_reg_8085 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_4_fu_3674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_4_reg_8090 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i5_fu_3680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i5_reg_8096 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i5_fu_3692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i5_reg_8102 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i5_fu_3698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i5_reg_8107 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_3_next_fu_3710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_3_next_reg_8112 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i5_fu_3716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i5_reg_8117 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i5_fu_3722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i5_reg_8122 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_4_next_fu_3734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L1_4_next_reg_8127 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i5_fu_3740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i5_reg_8132 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_5_fu_3746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_5_reg_8137 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_42_fu_3938_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_42_reg_8143 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal p_Val2_43_fu_3967_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_43_reg_8148 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_4_fu_3996_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_4_reg_8153 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_1_next_6_fu_4022_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_6_fu_4048_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_44_fu_4241_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_44_reg_8168 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_45_fu_4270_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_45_reg_8173 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_data_V_4_fu_4299_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_data_V_4_reg_8178 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_2_next_6_fu_4325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_6_fu_4351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_46_fu_4544_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_46_reg_8193 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_47_fu_4573_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_47_reg_8198 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_4_fu_4602_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_4_reg_8203 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_3_next_6_fu_4628_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_6_fu_4654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_48_fu_4847_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_48_reg_8218 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_49_fu_4876_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_49_reg_8223 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_data_V_4_fu_4905_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_data_V_4_reg_8228 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_4_next_6_fu_4931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_6_fu_4957_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_2_data_V_5_fu_5295_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_data_V_5_reg_8243 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_5_fu_5327_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_5_reg_8248 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_4_fu_5359_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_4_reg_8253 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_1_next_6_fu_5395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_6_fu_5425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_5_fu_5453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_5_fu_5482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_4_fu_5515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_4_reg_8280 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_4_data_V_5_fu_5854_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_data_V_5_reg_8291 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_5_fu_5886_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_5_reg_8296 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_data_V_4_fu_5918_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_data_V_4_reg_8301 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_2_next_6_fu_5954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_6_fu_5984_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_5_fu_6012_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_5_fu_6041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_4_fu_6074_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_4_reg_8328 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i6_fu_6082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_not_i6_reg_8339 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L2_1_next_fu_6094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i6_fu_6100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vB_not_i6_reg_8349 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_L2_2_next_fu_6112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i24_reg_8359 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i27_reg_8367 : STD_LOGIC_VECTOR (6 downto 0);
    signal cm_L2_2_data_V_5_fu_6389_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_data_V_5_reg_8375 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal cm_L2_1_data_V_5_fu_6420_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_5_reg_8380 : STD_LOGIC_VECTOR (13 downto 0);
    signal datastream_data_V_fu_6451_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal datastream_data_V_reg_8385 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L3_next_6_fu_6487_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_6_fu_6517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_5_fu_6545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_5_fu_6574_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_fu_6607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L3_reg_8410 : STD_LOGIC_VECTOR (0 downto 0);
    signal stubid_V_fu_6625_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_8415 : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_8415_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_8415_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal stubid_V_reg_8415_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal newtracklet_fu_6659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_8430 : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_8430_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_8430_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_reg_8430_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal proj_data_V_reg_8439 : STD_LOGIC_VECTOR (59 downto 0);
    signal proj_data_V_reg_8439_pp0_iter6_reg : STD_LOGIC_VECTOR (59 downto 0);
    signal projseed_next_V_fu_6679_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal projseed_next_V_reg_8444 : STD_LOGIC_VECTOR (2 downto 0);
    signal projseed_next_V_reg_8444_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal proj_phi_V_reg_8449 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_41_reg_8454 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_44_reg_8459 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_45_reg_8464 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_reg_8469 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_118_reg_8474 : STD_LOGIC_VECTOR (13 downto 0);
    signal delta_z_V_fu_6797_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal delta_z_V_reg_8489 : STD_LOGIC_VECTOR (8 downto 0);
    signal delta_phi_V_fu_6826_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal delta_phi_V_reg_8494 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_120_reg_8501 : STD_LOGIC_VECTOR (0 downto 0);
    signal LUT_matchcut_phi1_lo_reg_8506 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_51_fu_6866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_8511 : STD_LOGIC_VECTOR (0 downto 0);
    signal bestmatch_data_V_fu_6971_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal goodmatch_fu_6997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_37_phi_fu_802_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_33_phi_fu_838_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_29_phi_fu_850_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_24_phi_fu_934_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_19_phi_fu_946_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_13_phi_fu_958_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_Val2_3_phi_fu_970_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_p_s_phi_fu_1030_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_1_phi_fu_1041_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_2_phi_fu_1052_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_3_phi_fu_1063_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_4_phi_fu_1074_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_5_phi_fu_1085_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_6_phi_fu_1096_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_7_phi_fu_1107_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_read1_phi_fu_1129_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read2_phi_fu_1140_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read3_phi_fu_1151_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read4_phi_fu_1162_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read5_phi_fu_1173_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read6_phi_fu_1184_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read7_phi_fu_1195_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_read8_phi_fu_1206_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_phi_fu_1217_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_1_phi_fu_1229_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_2_phi_fu_1241_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_3_phi_fu_1253_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_4_phi_fu_1505_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inread_assign_5_phi_fu_1517_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L3_next_phi_fu_1649_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_1863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_96_fu_2081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_100_fu_2093_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_102_fu_2105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_105_fu_2117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_107_fu_2129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_109_fu_2141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_111_fu_2153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_113_fu_2165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_115_fu_6636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_117_fu_6648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_50_fu_6784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_136_cast_fu_7056_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal brmerge_fu_7024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projseed_V_1_load_load_fu_6872_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_58_fu_7041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_cast_fu_7099_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_57_fu_7084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_cast_fu_7148_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_56_fu_7133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_cast_fu_7197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_55_fu_7182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_cast_fu_7246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_54_fu_7231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_cast_fu_7295_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_53_fu_7280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projseed_V_1_fu_250 : STD_LOGIC_VECTOR (2 downto 0);
    signal projseed_V_fu_6979_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal id_V_fu_254 : STD_LOGIC_VECTOR (6 downto 0);
    signal projid_V_fu_6615_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal best_delta_phi_V_fu_258 : STD_LOGIC_VECTOR (16 downto 0);
    signal best_delta_phi_V_3_fu_6963_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal addr_index_assign_5_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal nmcout6_fu_7030_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_index_assign_3_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal nmcout4_fu_7168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_index_assign_2_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal nmcout3_fu_7217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_index_assign_1_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal nmcout2_fu_7266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_index_assign_fu_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal nmcout1_fu_7315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_index_assign_4_fu_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal nmcout5_1_fu_7073_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal nmcout5_fu_7119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_09_0_i5_fu_7065_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_09_0_i4_fu_7108_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_09_0_i3_fu_7157_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_09_0_i2_fu_7206_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_09_0_i1_fu_7255_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_09_0_i_fu_7304_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1727_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_59_fu_1731_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_fu_1743_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_62_fu_1747_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_64_fu_1759_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_65_fu_1763_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_67_fu_1775_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_68_fu_1779_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_70_fu_1791_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_71_fu_1795_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_74_fu_1807_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_75_fu_1811_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_78_fu_1823_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_80_fu_1827_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_85_fu_1839_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_86_fu_1843_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_89_fu_1855_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr1_V_fu_1962_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr2_V_fu_1976_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr3_V_fu_1990_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr4_V_fu_2004_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr5_V_fu_2018_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr6_V_fu_2032_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr7_V_fu_2046_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal addr8_V_fu_2060_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_94_fu_2074_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_2086_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_101_fu_2098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_2110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_106_fu_2122_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_2134_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_2146_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_2158_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i_fu_2248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_i_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i_fu_2260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_i_fu_2272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i_fu_2284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_i_fu_2296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i_fu_2314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_s_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_not_i_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_not_i_fu_2332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp79_fu_2356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_i_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge61_i_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_i_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp81_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp82_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp80_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge31_i_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_i_cast_fu_2398_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_73_fu_2434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_cast_fu_2426_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp1_fu_2412_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal validA_not_i_demorga_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i_demorga_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_i_fu_2440_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal vB_L1_1_next_1_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel10_fu_2500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel11_fu_2508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_1_next_2_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel12_fu_2530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel13_fu_2538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp_fu_2554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp85_fu_2560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_2566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_2572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i1_fu_2588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_i1_fu_2594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i1_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_i1_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i1_fu_2624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_i1_fu_2636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i1_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_1_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_not_i1_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_not_i1_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp86_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_i1_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i1_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge61_i1_fu_2678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_i1_fu_2690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp88_fu_2720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_2708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp89_fu_2726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp87_fu_2714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge31_i1_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_2746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_i1_cast_fu_2738_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_cast_fu_2766_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp14_fu_2752_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal validA_not_i1_demorg_fu_2788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i1_demorg_fu_2799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_i1_fu_2780_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal vB_L1_2_next_1_fu_2834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel24_fu_2840_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel25_fu_2848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_2_next_2_fu_2864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel26_fu_2870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel27_fu_2878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp1_fu_2894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp90_fu_2900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_2906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_2912_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i2_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_i2_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i2_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_i2_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i2_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_i2_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i2_fu_2994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_2_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_not_i2_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_not_i2_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp91_fu_3036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_i2_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i2_fu_3006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge61_i2_fu_3018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_i2_fu_3030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp93_fu_3060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp94_fu_3066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp92_fu_3054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_3072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge31_i2_fu_3042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_i2_cast_fu_3078_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_83_fu_3114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_cast_fu_3106_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp26_fu_3092_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal validA_not_i2_demorg_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i2_demorg_fu_3139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_i2_fu_3120_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal vB_L1_3_next_1_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel38_fu_3180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel39_fu_3188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_3_next_2_fu_3204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel40_fu_3210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel41_fu_3218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp2_fu_3234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp95_fu_3240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_fu_3246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp35_fu_3252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vout_not_i3_fu_3268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_i3_fu_3274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_not_i3_fu_3280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_i3_fu_3292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_not_i3_fu_3304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_i3_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inread_not62_i3_fu_3334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_not_3_fu_3340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_not_i3_fu_3328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_not_i3_fu_3352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp96_fu_3376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_i3_fu_3364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i3_fu_3346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge61_i3_fu_3358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_i3_fu_3370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp98_fu_3400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp36_fu_3388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp99_fu_3406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp97_fu_3394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp37_fu_3412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge31_i3_fu_3382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_3426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_i3_cast_fu_3418_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_87_fu_3454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp43_cast_fu_3446_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp38_fu_3432_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal validA_not_i3_demorg_fu_3468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i3_demorg_fu_3479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_i3_fu_3460_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal vB_L1_4_next_1_fu_3514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel52_fu_3520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel53_fu_3528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vA_L1_4_next_2_fu_3544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel54_fu_3550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel55_fu_3558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp3_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp100_fu_3580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp46_fu_3586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp47_fu_3592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_i4_fu_3614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_i4_fu_3632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_i4_fu_3656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_not_i5_fu_3686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_i5_fu_3704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_i5_fu_3728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i1_fu_3762_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i_fu_3752_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult_fu_3772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_3778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge33_i_fu_3784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_3794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_i_fu_3800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i3_fu_3821_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i2_fu_3811_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult1_fu_3831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_3837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_i_fu_3843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_3854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_i_fu_3860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult2_fu_3870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_3876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge41_i_fu_3882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_3892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge43_i_fu_3898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_3908_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel1_fu_3915_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_cond1_fu_3922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_3933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_3926_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel4_fu_3946_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel5_fu_3953_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel6_fu_3960_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp7_fu_3975_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp9_fu_3982_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp3_fu_3989_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_1_next_fu_3805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_1_fu_3865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_2_fu_3903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_1_next_4_fu_4003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel8_fu_4008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel9_fu_4015_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_fu_3789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_1_fu_3848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_2_fu_3887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_1_next_4_fu_4029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel3_fu_4034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel7_fu_4041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i7_fu_4065_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i6_fu_4055_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult3_fu_4075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_4081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge33_i1_fu_4087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_4097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_i1_fu_4103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i9_fu_4124_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i8_fu_4114_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult4_fu_4134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev4_fu_4140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_i1_fu_4146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_4157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_i1_fu_4163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult5_fu_4173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev5_fu_4179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge41_i1_fu_4185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_4195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge43_i1_fu_4201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel14_fu_4211_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel15_fu_4218_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_cond4_fu_4225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_fu_4236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel16_fu_4229_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel17_fu_4249_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel18_fu_4256_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel19_fu_4263_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp19_fu_4278_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp20_fu_4285_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp21_fu_4292_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_2_next_fu_4108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_1_fu_4168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_2_fu_4206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_2_next_4_fu_4306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel20_fu_4311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel21_fu_4318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_fu_4092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_1_fu_4151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_2_fu_4190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_2_next_4_fu_4332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel22_fu_4337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel23_fu_4344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i5_fu_4368_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i4_fu_4358_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult6_fu_4378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev6_fu_4384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge33_i2_fu_4390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_4400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_i2_fu_4406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i11_fu_4427_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i10_fu_4417_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult7_fu_4437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev7_fu_4443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_i2_fu_4449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_4460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_i2_fu_4466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult8_fu_4476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev8_fu_4482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge41_i2_fu_4488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_4498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge43_i2_fu_4504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel28_fu_4514_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel29_fu_4521_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_cond7_fu_4528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_fu_4539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel30_fu_4532_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel31_fu_4552_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel32_fu_4559_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel33_fu_4566_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp31_fu_4581_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp32_fu_4588_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp33_fu_4595_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_3_next_fu_4411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_1_fu_4471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_2_fu_4509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_3_next_4_fu_4609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel34_fu_4614_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel35_fu_4621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_fu_4395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_1_fu_4454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_2_fu_4493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_3_next_4_fu_4635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel36_fu_4640_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel37_fu_4647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i13_fu_4671_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i12_fu_4661_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult9_fu_4681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev9_fu_4687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge33_i3_fu_4693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_4703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_i3_fu_4709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i15_fu_4730_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i14_fu_4720_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult10_fu_4740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev10_fu_4746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_i3_fu_4752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_4763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_i3_fu_4769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult11_fu_4779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev11_fu_4785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge41_i3_fu_4791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_4801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge43_i3_fu_4807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel42_fu_4817_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel43_fu_4824_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_cond10_fu_4831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond11_fu_4842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel44_fu_4835_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel45_fu_4855_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel46_fu_4862_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel47_fu_4869_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp43_fu_4884_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp44_fu_4891_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp45_fu_4898_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L1_4_next_fu_4714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_1_fu_4774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_2_fu_4812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L1_4_next_4_fu_4912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel48_fu_4917_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel49_fu_4924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_fu_4698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_1_fu_4757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_2_fu_4796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L1_4_next_4_fu_4938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel50_fu_4943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel51_fu_4950_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_not_i4_fu_4964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_not_i4_fu_4975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp101_fu_4996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_i4_fu_4986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i4_fu_4970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge61_i4_fu_4981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_i4_fu_4992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp103_fu_5018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp48_fu_5006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp104_fu_5023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp102_fu_5012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp49_fu_5029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge31_i4_fu_5000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_5043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_i4_cast_fu_5035_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp51_fu_5057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_5070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp56_cast_fu_5062_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp50_fu_5049_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_i17_fu_5093_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i16_fu_5083_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult12_fu_5103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev12_fu_5109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge33_i4_fu_5115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_5125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i4_fu_5131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_i4_fu_5136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i19_fu_5158_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i18_fu_5148_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult13_fu_5168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev13_fu_5174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i4_fu_5180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_i4_fu_5185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_5197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_i4_fu_5203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult14_fu_5213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev14_fu_5219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge41_i4_fu_5225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_5236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge43_i4_fu_5242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_i4_fu_5075_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp52_fu_5253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp53_fu_5267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_2_data_V_fu_5259_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_2_data_V_1_fu_5273_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp54_fu_5289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_2_data_V_2_fu_5281_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_fu_5303_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_1_fu_5311_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_1_data_V_2_fu_5319_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp55_fu_5335_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp56_fu_5343_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp57_fu_5351_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_1_next_fu_5142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_1_fu_5208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_2_fu_5248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_1_next_4_fu_5367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond12_fu_5381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel56_fu_5373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel57_fu_5387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_fu_5120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_1_fu_5191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_2_fu_5231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_1_next_4_fu_5403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel58_fu_5409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel59_fu_5417_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_fu_5433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_1_fu_5439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_2_2_fu_5446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_fu_5461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_1_fu_5467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_1_2_fu_5474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp4_fu_5489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp105_fu_5495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp58_fu_5501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp59_fu_5507_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_not_i5_fu_5523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_not_i5_fu_5534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp106_fu_5555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_i5_fu_5545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i5_fu_5529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge61_i5_fu_5540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_i5_fu_5551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp108_fu_5577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp60_fu_5565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp109_fu_5582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp107_fu_5571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp61_fu_5588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge31_i5_fu_5559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_5602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_i5_cast_fu_5594_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp63_fu_5616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_5629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp69_cast_fu_5621_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp62_fu_5608_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_i21_fu_5652_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i20_fu_5642_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult15_fu_5662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev15_fu_5668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge33_i5_fu_5674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_5684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i5_fu_5690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_i5_fu_5695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i23_fu_5717_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i22_fu_5707_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult16_fu_5727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev16_fu_5733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i5_fu_5739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_i5_fu_5744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_5756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_i5_fu_5762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult17_fu_5772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev17_fu_5778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge41_i5_fu_5784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_5795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge43_i5_fu_5801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_i5_fu_5634_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp64_fu_5812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp65_fu_5826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_4_data_V_fu_5818_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_4_data_V_1_fu_5832_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp66_fu_5848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L1_4_data_V_2_fu_5840_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_fu_5862_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_1_fu_5870_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L1_3_data_V_2_fu_5878_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp67_fu_5894_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp68_fu_5902_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp69_fu_5910_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L2_2_next_fu_5701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_1_fu_5767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_2_fu_5807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L2_2_next_4_fu_5926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond13_fu_5940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel60_fu_5932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel61_fu_5946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_fu_5679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_1_fu_5750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_2_fu_5790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L2_2_next_4_fu_5962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel62_fu_5968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel63_fu_5976_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_fu_5992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_1_fu_5998_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_4_2_fu_6005_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_fu_6020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_1_fu_6026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L1_3_2_fu_6033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp5_fu_6048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp110_fu_6054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp70_fu_6060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp71_fu_6066_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_i6_fu_6088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_i6_fu_6106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_i6_fu_6155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_not_i6_fu_6159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i6_fu_6141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge27_i6_fu_6165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp72_fu_6179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp73_fu_6185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_i6_fu_6171_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_mux_i_cast_cast_fu_6147_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp74_fu_6191_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_i25_fu_6207_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult18_fu_6217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev18_fu_6222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge33_i6_fu_6228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_6238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validA_not_i6_fu_6243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_i6_fu_6248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i26_fu_6260_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ult19_fu_6270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev19_fu_6275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal validB_not_i6_fu_6281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_i6_fu_6286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_6298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_i6_fu_6303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult20_fu_6313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev20_fu_6317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge41_i6_fu_6323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_6334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge43_i6_fu_6338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge14_i6_fu_6199_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp75_fu_6349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp76_fu_6363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L2_2_data_V_fu_6355_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp77_fu_6376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cm_L2_2_data_V_1_fu_6369_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_2_data_V_2_fu_6382_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_fu_6397_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_1_fu_6405_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cm_L2_1_data_V_2_fu_6412_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp78_fu_6427_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp79_fu_6435_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp80_fu_6443_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sB_L3_next_fu_6254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_1_fu_6308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_2_fu_6344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sB_L3_next_4_fu_6459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond14_fu_6473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel64_fu_6465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel65_fu_6479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_fu_6233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_1_fu_6292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_2_fu_6329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sA_L3_next_4_fu_6495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel66_fu_6501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel67_fu_6509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_fu_6525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_1_fu_6531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_2_2_fu_6538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_fu_6553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_1_fu_6559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal valid_L2_1_2_fu_6566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp6_fu_6581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp111_fu_6587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp81_fu_6593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp82_fu_6599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_fu_6629_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_116_fu_6641_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_39_fu_6653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal stub_r_V_fu_6669_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal proj_phid_V_fu_6699_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_fu_6721_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_fu_6721_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal proj_zd_V_fu_6709_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_fu_6721_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_7326_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sum_fu_6793_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_43_fu_6790_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal proj_phi_corr_V_fu_6813_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_48_fu_6806_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_49_fu_6818_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal delta_z_fact_V_cast_fu_6802_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_119_fu_6832_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_6840_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal absval_V_fu_6846_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal LUT_matchcut_z2_load_1_fu_6862_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_i_fu_6878_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_104_fu_6892_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal fm_phi_V_fu_6889_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal LUT_matchcut_phi1_lo_1_fu_6913_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_matchcut_phi1_lo_2_fu_6916_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal absval_V_1_fu_6883_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal best_delta_phi_V_1_fu_6920_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_52_fu_6927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_newtracklet_fu_6952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_53_fu_6933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_bestmatch_next_data_fu_6938_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal bestmatch_next_data_1_fu_6901_p6 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_projseed_next_V_1_fu_6945_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_or_cond_demorgan_fu_6986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_goodmatch_next_fu_6957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond_fu_6991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newtracklet_not_fu_7013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal goodmatch_next_not_fu_7018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_fu_7047_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_136_fu_7051_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_138_fu_7061_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_7090_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_134_fu_7094_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_135_fu_7104_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_7139_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_131_fu_7143_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_132_fu_7153_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_7188_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_128_fu_7192_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_129_fu_7202_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_7237_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_125_fu_7241_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_126_fu_7251_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_7286_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_121_fu_7290_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_123_fu_7300_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7326_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1034 : BOOLEAN;
    signal ap_condition_4812 : BOOLEAN;
    signal ap_condition_4817 : BOOLEAN;
    signal ap_condition_1025 : BOOLEAN;
    signal ap_condition_1016 : BOOLEAN;
    signal ap_condition_1007 : BOOLEAN;
    signal ap_condition_998 : BOOLEAN;
    signal ap_condition_989 : BOOLEAN;
    signal ap_condition_1055 : BOOLEAN;

    component MatchCalculatorTodEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component MatchCalculator_Lbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component MatchCalculator_Lcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    LUT_matchcut_phi1_U : component MatchCalculator_Lbkb
    generic map (
        DataWidth => 7,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_matchcut_phi1_address0,
        ce0 => LUT_matchcut_phi1_ce0,
        q0 => LUT_matchcut_phi1_q0);

    LUT_matchcut_z2_U : component MatchCalculator_Lcud
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_matchcut_z2_address0,
        ce0 => LUT_matchcut_z2_ce0,
        q0 => LUT_matchcut_z2_q0);

    MatchCalculatorTodEe_U1 : component MatchCalculatorTodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        din2_WIDTH => 7,
        dout_WIDTH => 15)
    port map (
        din0 => stub_r_V_fu_6669_p4,
        din1 => proj_zd_V_fu_6709_p1,
        din2 => grp_fu_7326_p2,
        dout => grp_fu_7326_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    addr_index_assign_1_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                addr_index_assign_1_fu_274 <= nmcout2_fu_7266_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                addr_index_assign_1_fu_274 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    addr_index_assign_2_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_2) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                addr_index_assign_2_fu_270 <= nmcout3_fu_7217_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                addr_index_assign_2_fu_270 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    addr_index_assign_3_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_3) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                addr_index_assign_3_fu_266 <= nmcout4_fu_7168_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                addr_index_assign_3_fu_266 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    addr_index_assign_4_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_4) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                addr_index_assign_4_fu_282 <= nmcout5_fu_7119_p2;
            elsif (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_5) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                addr_index_assign_4_fu_282 <= nmcout5_1_fu_7073_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                addr_index_assign_4_fu_282 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    addr_index_assign_5_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_6) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                addr_index_assign_5_fu_262 <= nmcout6_fu_7030_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                addr_index_assign_5_fu_262 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    addr_index_assign_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_0) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                addr_index_assign_fu_278 <= nmcout1_fu_7315_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                addr_index_assign_fu_278 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    bestmatch_next_data_s_reg_767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                bestmatch_next_data_s_reg_767 <= bestmatch_data_V_fu_6971_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                bestmatch_next_data_s_reg_767 <= ap_const_lv45_0;
            end if; 
        end if;
    end process;

    cm_L1_1_next_data_V_2_reg_918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_1_next_data_V_2_reg_918 <= p_Val2_42_reg_8143;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_1_next_data_V_2_reg_918 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_1_next_data_V_reg_1014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_1_next_data_V_reg_1014 <= cm_L1_1_data_V_4_reg_8153;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_1_next_data_V_reg_1014 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_2_next_data_V_2_reg_906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_2_next_data_V_2_reg_906 <= p_Val2_44_reg_8168;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_2_next_data_V_2_reg_906 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_2_next_data_V_reg_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_2_next_data_V_reg_1002 <= cm_L1_2_data_V_4_reg_8178;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_2_next_data_V_reg_1002 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_3_next_data_V_2_reg_894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_3_next_data_V_2_reg_894 <= p_Val2_46_reg_8193;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_3_next_data_V_2_reg_894 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_3_next_data_V_reg_990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_3_next_data_V_reg_990 <= cm_L1_3_data_V_4_reg_8203;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_3_next_data_V_reg_990 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_4_next_data_V_2_reg_882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_4_next_data_V_2_reg_882 <= p_Val2_48_reg_8218;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_4_next_data_V_2_reg_882 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L1_4_next_data_V_reg_978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L1_4_next_data_V_reg_978 <= cm_L1_4_data_V_4_reg_8228;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L1_4_next_data_V_reg_978 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_1_next_data_V_2_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_1_next_data_V_2_reg_822 <= cm_L1_2_data_V_5_reg_8243;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L2_1_next_data_V_2_reg_822 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_1_next_data_V_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_1_next_data_V_reg_870 <= cm_L2_1_data_V_4_reg_8253;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L2_1_next_data_V_reg_870 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_2_next_data_V_2_reg_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_2_next_data_V_2_reg_810 <= cm_L1_4_data_V_5_reg_8291;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L2_2_next_data_V_2_reg_810 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L2_2_next_data_V_reg_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                cm_L2_2_next_data_V_reg_858 <= cm_L2_2_data_V_4_reg_8301;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L2_2_next_data_V_reg_858 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L3_next_data_V_2_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                cm_L3_next_data_V_2_reg_786 <= cm_L2_2_data_V_5_reg_8375;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L3_next_data_V_2_reg_786 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    cm_L3_next_data_V_reg_755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                cm_L3_next_data_V_reg_755 <= datastream_data_V_reg_8385;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cm_L3_next_data_V_reg_755 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    goodmatch_next_reg_1705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                goodmatch_next_reg_1705 <= goodmatch_fu_6997_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                goodmatch_next_reg_1705 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_1_reg_1225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_1_reg_1225 <= read_L1_2_next_reg_8080;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inread_assign_1_reg_1225 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_2_reg_1237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_2_reg_1237 <= read_L1_3_next_reg_8112;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inread_assign_2_reg_1237 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_3_reg_1249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_3_reg_1249 <= read_L1_4_next_reg_8127;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inread_assign_3_reg_1249 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_4_reg_1501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_4_reg_1501 <= read_L2_1_next_fu_6094_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inread_assign_4_reg_1501 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_5_reg_1513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_5_reg_1513 <= read_L2_2_next_fu_6112_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inread_assign_5_reg_1513 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    inread_assign_reg_1213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                inread_assign_reg_1213 <= read_L1_1_next_reg_8065;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inread_assign_reg_1213 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    p_1_reg_1037_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_1_reg_1037 <= p_9_reg_7538;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_1_reg_1037 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_2_reg_1048_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_2_reg_1048 <= addr3_V_1_reg_7544;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_2_reg_1048 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_3_reg_1059_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_3_reg_1059 <= p_10_reg_7550;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_3_reg_1059 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_4_reg_1070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_4_reg_1070 <= addr5_V_1_reg_7556;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_4_reg_1070 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_5_reg_1081_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_5_reg_1081 <= p_11_reg_7562;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_5_reg_1081 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_6_reg_1092_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_6_reg_1092 <= addr7_V_1_reg_7568;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_6_reg_1092 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_7_reg_1103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_7_reg_1103 <= p_12_reg_7574;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_7_reg_1103 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_8_reg_1114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_fu_1950_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_8_reg_1114 <= istep_V_fu_1956_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_8_reg_1114 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_Val2_13_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_13_reg_954 <= p_Val2_45_reg_8173;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_13_reg_954 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_19_reg_942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_19_reg_942 <= p_Val2_47_reg_8198;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_19_reg_942 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_24_reg_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_24_reg_930 <= p_Val2_49_reg_8223;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_24_reg_930 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_29_reg_846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_29_reg_846 <= cm_L1_1_data_V_5_reg_8248;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_29_reg_846 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_33_reg_834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_33_reg_834 <= cm_L1_3_data_V_5_reg_8296;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_33_reg_834 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_37_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                p_Val2_37_reg_798 <= cm_L2_1_data_V_5_reg_8380;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_37_reg_798 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_3_reg_966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_Val2_3_reg_966 <= p_Val2_43_reg_8148;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_3_reg_966 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_s_reg_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_s_reg_1026 <= addr1_V_1_reg_7532;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_1026 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    read1_reg_1125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read1_reg_1125 <= read1_next_fu_2278_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read1_reg_1125 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read2_reg_1136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read2_reg_1136 <= read2_next_fu_2302_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read2_reg_1136 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read3_reg_1147_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read3_reg_1147 <= read3_next_fu_2618_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read3_reg_1147 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read4_reg_1158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read4_reg_1158 <= read4_next_fu_2642_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read4_reg_1158 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read5_reg_1169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read5_reg_1169 <= read5_next_fu_2958_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read5_reg_1169 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read6_reg_1180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read6_reg_1180 <= read6_next_fu_2982_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read6_reg_1180 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read7_reg_1191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read7_reg_1191 <= read7_next_fu_3298_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read7_reg_1191 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    read8_reg_1202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read8_reg_1202 <= read8_next_fu_3322_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read8_reg_1202 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_1_next_3_reg_1405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_1_next_3_reg_1405 <= sA_L1_1_next_6_fu_4048_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sA_L1_1_next_3_reg_1405 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_2_next_3_reg_1417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_2_next_3_reg_1417 <= sA_L1_2_next_6_fu_4351_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sA_L1_2_next_3_reg_1417 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_3_next_3_reg_1429_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_3_next_3_reg_1429 <= sA_L1_3_next_6_fu_4654_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sA_L1_3_next_3_reg_1429 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L1_4_next_3_reg_1441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L1_4_next_3_reg_1441 <= sA_L1_4_next_6_fu_4957_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sA_L1_4_next_3_reg_1441 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L2_1_next_3_reg_1597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L2_1_next_3_reg_1597 <= sA_L2_1_next_6_fu_5425_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sA_L2_1_next_3_reg_1597 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L2_2_next_3_reg_1609_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sA_L2_2_next_3_reg_1609 <= sA_L2_2_next_6_fu_5984_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sA_L2_2_next_3_reg_1609 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sA_L3_next_3_reg_1681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                sA_L3_next_3_reg_1681 <= sA_L3_next_6_fu_6517_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sA_L3_next_3_reg_1681 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_1_next_3_reg_1453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_1_next_3_reg_1453 <= sB_L1_1_next_6_fu_4022_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sB_L1_1_next_3_reg_1453 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_2_next_3_reg_1465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_2_next_3_reg_1465 <= sB_L1_2_next_6_fu_4325_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sB_L1_2_next_3_reg_1465 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_3_next_3_reg_1477_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_3_next_3_reg_1477 <= sB_L1_3_next_6_fu_4628_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sB_L1_3_next_3_reg_1477 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L1_4_next_3_reg_1489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L1_4_next_3_reg_1489 <= sB_L1_4_next_6_fu_4931_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sB_L1_4_next_3_reg_1489 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L2_1_next_3_reg_1621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L2_1_next_3_reg_1621 <= sB_L2_1_next_6_fu_5395_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sB_L2_1_next_3_reg_1621 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L2_2_next_3_reg_1633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sB_L2_2_next_3_reg_1633 <= sB_L2_2_next_6_fu_5954_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sB_L2_2_next_3_reg_1633 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    sB_L3_next_3_reg_1693_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                sB_L3_next_3_reg_1693 <= sB_L3_next_6_fu_6487_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sB_L3_next_3_reg_1693 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L1_1_next_3_reg_1309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_1_next_3_reg_1309 <= vA_L1_1_next_reg_7751;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vA_L1_1_next_3_reg_1309 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L1_2_next_3_reg_1321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_2_next_3_reg_1321 <= vA_L1_2_next_reg_7845;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vA_L1_2_next_3_reg_1321 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L1_3_next_3_reg_1333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_3_next_3_reg_1333 <= vA_L1_3_next_reg_7939;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vA_L1_3_next_3_reg_1333 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L1_4_next_3_reg_1345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L1_4_next_3_reg_1345 <= vA_L1_4_next_reg_8033;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vA_L1_4_next_3_reg_1345 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L2_1_next_1_reg_1549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L2_1_next_1_reg_1549 <= valid_L1_1_5_fu_5482_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vA_L2_1_next_1_reg_1549 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L2_2_next_1_reg_1561_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                vA_L2_2_next_1_reg_1561 <= valid_L1_3_5_fu_6041_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vA_L2_2_next_1_reg_1561 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    vA_L3_next_1_reg_1657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                vA_L3_next_1_reg_1657 <= valid_L2_1_5_fu_6574_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vA_L3_next_1_reg_1657 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_1_next_3_reg_1357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_1_next_3_reg_1357 <= vB_L1_1_next_reg_7746;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_1_next_3_reg_1357 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_1_next_reg_1261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_1_next_reg_1261 <= valid_L1_1_4_reg_7756;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_1_next_reg_1261 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_2_next_3_reg_1369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_2_next_3_reg_1369 <= vB_L1_2_next_reg_7840;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_2_next_3_reg_1369 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_2_next_reg_1273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_2_next_reg_1273 <= valid_L1_2_4_reg_7850;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_2_next_reg_1273 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_3_next_3_reg_1381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_3_next_3_reg_1381 <= vB_L1_3_next_reg_7934;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_3_next_3_reg_1381 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_3_next_reg_1285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_3_next_reg_1285 <= valid_L1_3_4_reg_7944;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_3_next_reg_1285 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_4_next_3_reg_1393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_4_next_3_reg_1393 <= vB_L1_4_next_reg_8028;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_4_next_3_reg_1393 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L1_4_next_reg_1297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L1_4_next_reg_1297 <= valid_L1_4_4_reg_8038;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L1_4_next_reg_1297 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_1_next_3_reg_1573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L2_1_next_3_reg_1573 <= valid_L1_2_5_fu_5453_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L2_1_next_3_reg_1573 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_1_next_reg_1525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L2_1_next_reg_1525 <= valid_L2_1_4_fu_5515_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L2_1_next_reg_1525 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_2_next_3_reg_1585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L2_2_next_3_reg_1585 <= valid_L1_4_5_fu_6012_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L2_2_next_3_reg_1585 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L2_2_next_reg_1537_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                valid_L2_2_next_reg_1537 <= valid_L2_2_4_fu_6074_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L2_2_next_reg_1537 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L3_next_3_reg_1669_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                valid_L3_next_3_reg_1669 <= valid_L2_2_5_fu_6545_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L3_next_3_reg_1669 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    valid_L3_next_reg_1645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                valid_L3_next_reg_1645 <= valid_L3_reg_8410;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                valid_L3_next_reg_1645 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((newtracklet_reg_8430_pp0_iter5_reg = ap_const_lv1_1) and (tmp_6_reg_7523_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                LUT_matchcut_phi1_lo_reg_8506 <= LUT_matchcut_phi1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_fu_1950_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                addr1_V_1_reg_7532 <= addr1_V_1_fu_1968_p3;
                addr3_V_1_reg_7544 <= addr3_V_1_fu_1996_p3;
                addr5_V_1_reg_7556 <= addr5_V_1_fu_2024_p3;
                addr7_V_1_reg_7568 <= addr7_V_1_fu_2052_p3;
                p_10_reg_7550 <= p_10_fu_2010_p3;
                p_11_reg_7562 <= p_11_fu_2038_p3;
                p_12_reg_7574 <= p_12_fu_2066_p3;
                p_9_reg_7538 <= p_9_fu_1982_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                best_delta_phi_V_fu_258 <= best_delta_phi_V_3_fu_6963_p3;
                projseed_V_1_fu_250 <= projseed_V_fu_6979_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge15_not_i4_reg_8055 <= brmerge15_not_i4_fu_3620_p2;
                brmerge15_not_i5_reg_8102 <= brmerge15_not_i5_fu_3692_p2;
                brmerge19_not_i4_reg_8070 <= brmerge19_not_i4_fu_3644_p2;
                brmerge19_not_i5_reg_8117 <= brmerge19_not_i5_fu_3716_p2;
                brmerge_not_not_not_4_reg_8090 <= brmerge_not_not_not_4_fu_3674_p2;
                brmerge_not_not_not_5_reg_8137 <= brmerge_not_not_not_5_fu_3746_p2;
                inread_not62_i4_reg_8085 <= inread_not62_i4_fu_3668_p2;
                inread_not62_i5_reg_8132 <= inread_not62_i5_fu_3740_p2;
                or_cond3_reg_7831 <= or_cond3_fu_2828_p2;
                or_cond6_reg_7925 <= or_cond6_fu_3168_p2;
                or_cond9_reg_8019 <= or_cond9_fu_3508_p2;
                or_cond_reg_7737 <= or_cond_fu_2488_p2;
                sel_tmp15_reg_7787 <= sel_tmp15_fu_2760_p2;
                sel_tmp16_reg_7804 <= sel_tmp16_fu_2810_p2;
                sel_tmp17_reg_7812 <= sel_tmp17_fu_2816_p2;
                sel_tmp18_reg_7822 <= sel_tmp18_fu_2822_p2;
                sel_tmp27_reg_7881 <= sel_tmp27_fu_3100_p2;
                sel_tmp28_reg_7898 <= sel_tmp28_fu_3150_p2;
                sel_tmp29_reg_7906 <= sel_tmp29_fu_3156_p2;
                sel_tmp2_reg_7693 <= sel_tmp2_fu_2420_p2;
                sel_tmp30_reg_7916 <= sel_tmp30_fu_3162_p2;
                sel_tmp39_reg_7975 <= sel_tmp39_fu_3440_p2;
                sel_tmp40_reg_7992 <= sel_tmp40_fu_3490_p2;
                sel_tmp41_reg_8000 <= sel_tmp41_fu_3496_p2;
                sel_tmp42_reg_8010 <= sel_tmp42_fu_3502_p2;
                sel_tmp4_reg_7710 <= sel_tmp4_fu_2470_p2;
                sel_tmp5_reg_7718 <= sel_tmp5_fu_2476_p2;
                sel_tmp6_reg_7728 <= sel_tmp6_fu_2482_p2;
                vA_not_i1_reg_7767 <= vA_not_i1_fu_2606_p2;
                vA_not_i2_reg_7861 <= vA_not_i2_fu_2946_p2;
                vA_not_i3_reg_7955 <= vA_not_i3_fu_3286_p2;
                vA_not_i4_reg_8060 <= vA_not_i4_fu_3626_p2;
                vA_not_i5_reg_8107 <= vA_not_i5_fu_3698_p2;
                vA_not_i_reg_7673 <= vA_not_i_fu_2266_p2;
                vB_not_i1_reg_7777 <= vB_not_i1_fu_2630_p2;
                vB_not_i2_reg_7871 <= vB_not_i2_fu_2970_p2;
                vB_not_i3_reg_7965 <= vB_not_i3_fu_3310_p2;
                vB_not_i4_reg_8075 <= vB_not_i4_fu_3650_p2;
                vB_not_i5_reg_8122 <= vB_not_i5_fu_3722_p2;
                vB_not_i_reg_7683 <= vB_not_i_fu_2290_p2;
                valid1_reg_7625 <= valid1_fu_2180_p2;
                valid2_reg_7631 <= valid2_fu_2189_p2;
                valid3_reg_7637 <= valid3_fu_2198_p2;
                valid4_reg_7643 <= valid4_fu_2207_p2;
                valid5_reg_7649 <= valid5_fu_2216_p2;
                valid6_reg_7655 <= valid6_fu_2225_p2;
                valid7_reg_7661 <= valid7_fu_2234_p2;
                valid8_reg_7667 <= valid8_fu_2243_p2;
                validA_not_i1_reg_7792 <= validA_not_i1_fu_2793_p2;
                validA_not_i2_reg_7886 <= validA_not_i2_fu_3133_p2;
                validA_not_i3_reg_7980 <= validA_not_i3_fu_3473_p2;
                validA_not_i_reg_7698 <= validA_not_i_fu_2453_p2;
                validB_not_i1_reg_7798 <= validB_not_i1_fu_2804_p2;
                validB_not_i2_reg_7892 <= validB_not_i2_fu_3144_p2;
                validB_not_i3_reg_7986 <= validB_not_i3_fu_3484_p2;
                validB_not_i_reg_7704 <= validB_not_i_fu_2464_p2;
                vout_not_i4_reg_8049 <= vout_not_i4_fu_3608_p2;
                vout_not_i5_reg_8096 <= vout_not_i5_fu_3680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                cm_L1_1_data_V_4_reg_8153 <= cm_L1_1_data_V_4_fu_3996_p3;
                cm_L1_1_data_V_5_reg_8248 <= cm_L1_1_data_V_5_fu_5327_p3;
                cm_L1_2_data_V_4_reg_8178 <= cm_L1_2_data_V_4_fu_4299_p3;
                cm_L1_2_data_V_5_reg_8243 <= cm_L1_2_data_V_5_fu_5295_p3;
                cm_L1_3_data_V_4_reg_8203 <= cm_L1_3_data_V_4_fu_4602_p3;
                cm_L1_3_data_V_5_reg_8296 <= cm_L1_3_data_V_5_fu_5886_p3;
                cm_L1_4_data_V_4_reg_8228 <= cm_L1_4_data_V_4_fu_4905_p3;
                cm_L1_4_data_V_5_reg_8291 <= cm_L1_4_data_V_5_fu_5854_p3;
                cm_L2_1_data_V_4_reg_8253 <= cm_L2_1_data_V_4_fu_5359_p3;
                cm_L2_2_data_V_4_reg_8301 <= cm_L2_2_data_V_4_fu_5918_p3;
                p_Val2_42_reg_8143 <= p_Val2_42_fu_3938_p3;
                p_Val2_43_reg_8148 <= p_Val2_43_fu_3967_p3;
                p_Val2_44_reg_8168 <= p_Val2_44_fu_4241_p3;
                p_Val2_45_reg_8173 <= p_Val2_45_fu_4270_p3;
                p_Val2_46_reg_8193 <= p_Val2_46_fu_4544_p3;
                p_Val2_47_reg_8198 <= p_Val2_47_fu_4573_p3;
                p_Val2_48_reg_8218 <= p_Val2_48_fu_4847_p3;
                p_Val2_49_reg_8223 <= p_Val2_49_fu_4876_p3;
                valid_L2_1_4_reg_8280 <= valid_L2_1_4_fu_5515_p3;
                valid_L2_2_4_reg_8328 <= valid_L2_2_4_fu_6074_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                cm_L2_1_data_V_5_reg_8380 <= cm_L2_1_data_V_5_fu_6420_p3;
                cm_L2_2_data_V_5_reg_8375 <= cm_L2_2_data_V_5_fu_6389_p3;
                datastream_data_V_reg_8385 <= datastream_data_V_fu_6451_p3;
                id_V_fu_254 <= datastream_data_V_fu_6451_p3(13 downto 7);
                valid_L3_reg_8410 <= valid_L3_fu_6607_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    delta_phi_V_reg_8494(16 downto 3) <= delta_phi_V_fu_6826_p2(16 downto 3);
                delta_z_V_reg_8489 <= delta_z_V_fu_6797_p2;
                tmp_120_reg_8501 <= delta_phi_V_fu_6826_p2(16 downto 16);
                tmp_51_reg_8511 <= tmp_51_fu_6866_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    fullmatch7_dataarray_reg_7470(7) <= tmp_93_fu_1863_p1(8 - 1 downto 0)(7);
                ncm1_V_reg_7420 <= ncm1_V_fu_1735_p3;
                ncm2_V_reg_7425 <= ncm2_V_fu_1751_p3;
                ncm3_V_reg_7430 <= ncm3_V_fu_1767_p3;
                ncm4_V_reg_7435 <= ncm4_V_fu_1783_p3;
                ncm5_V_reg_7440 <= ncm5_V_fu_1799_p3;
                ncm6_V_reg_7445 <= ncm6_V_fu_1815_p3;
                ncm7_V_reg_7450 <= ncm7_V_fu_1831_p3;
                ncm8_V_reg_7455 <= ncm8_V_fu_1847_p3;
                    tmp_100_cast_reg_7460(7) <= tmp_100_cast_fu_1868_p1(7);
                tmp_10_reg_7499 <= tmp_10_fu_1896_p2;
                tmp_12_reg_7505 <= tmp_12_fu_1902_p2;
                tmp_14_reg_7511 <= tmp_14_fu_1908_p2;
                tmp_16_reg_7517 <= tmp_16_fu_1914_p2;
                tmp_1_reg_7475 <= tmp_1_fu_1872_p2;
                tmp_3_reg_7481 <= tmp_3_fu_1878_p2;
                tmp_40_reg_7408 <= tmp_40_fu_1723_p1;
                tmp_5_reg_7487 <= tmp_5_fu_1884_p2;
                tmp_9_reg_7493 <= tmp_9_fu_1890_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                newtracklet_reg_8430 <= newtracklet_fu_6659_p2;
                stubid_V_reg_8415 <= stubid_V_fu_6625_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                newtracklet_reg_8430_pp0_iter4_reg <= newtracklet_reg_8430;
                newtracklet_reg_8430_pp0_iter5_reg <= newtracklet_reg_8430_pp0_iter4_reg;
                newtracklet_reg_8430_pp0_iter6_reg <= newtracklet_reg_8430_pp0_iter5_reg;
                proj_data_V_reg_8439_pp0_iter6_reg <= proj_data_V_reg_8439;
                projseed_next_V_reg_8444_pp0_iter6_reg <= projseed_next_V_reg_8444;
                stubid_V_reg_8415_pp0_iter4_reg <= stubid_V_reg_8415;
                stubid_V_reg_8415_pp0_iter5_reg <= stubid_V_reg_8415_pp0_iter4_reg;
                stubid_V_reg_8415_pp0_iter6_reg <= stubid_V_reg_8415_pp0_iter5_reg;
                tmp_38_reg_7620_pp0_iter2_reg <= tmp_38_reg_7620_pp0_iter1_reg;
                tmp_38_reg_7620_pp0_iter3_reg <= tmp_38_reg_7620_pp0_iter2_reg;
                tmp_38_reg_7620_pp0_iter4_reg <= tmp_38_reg_7620_pp0_iter3_reg;
                tmp_38_reg_7620_pp0_iter5_reg <= tmp_38_reg_7620_pp0_iter4_reg;
                tmp_38_reg_7620_pp0_iter6_reg <= tmp_38_reg_7620_pp0_iter5_reg;
                tmp_6_reg_7523_pp0_iter2_reg <= tmp_6_reg_7523_pp0_iter1_reg;
                tmp_6_reg_7523_pp0_iter3_reg <= tmp_6_reg_7523_pp0_iter2_reg;
                tmp_6_reg_7523_pp0_iter4_reg <= tmp_6_reg_7523_pp0_iter3_reg;
                tmp_6_reg_7523_pp0_iter5_reg <= tmp_6_reg_7523_pp0_iter4_reg;
                tmp_6_reg_7523_pp0_iter6_reg <= tmp_6_reg_7523_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_i24_reg_8359 <= cm_L2_1_data_V_4_fu_5359_p3(13 downto 7);
                p_Result_i27_reg_8367 <= cm_L2_2_data_V_4_fu_5918_p3(13 downto 7);
                vA_not_i6_reg_8339 <= vA_not_i6_fu_6082_p2;
                vB_not_i6_reg_8349 <= vB_not_i6_fu_6100_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_7523_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                proj_data_V_reg_8439 <= allproj_dataarray_data_V_q0;
                proj_phi_V_reg_8449 <= allproj_dataarray_data_V_q0(45 downto 32);
                projseed_next_V_reg_8444 <= allproj_dataarray_data_V_q0(59 downto 57);
                tmp_118_reg_8474 <= allstub_dataarray_data_V_q0(16 downto 3);
                tmp_41_reg_8454 <= r_V_fu_6721_p2(16 downto 7);
                tmp_44_reg_8459 <= allproj_dataarray_data_V_q0(28 downto 20);
                tmp_45_reg_8464 <= grp_fu_7326_p3(14 downto 6);
                tmp_46_reg_8469 <= allstub_dataarray_data_V_q0(25 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                read_L1_1_next_reg_8065 <= read_L1_1_next_fu_3638_p2;
                read_L1_2_next_reg_8080 <= read_L1_2_next_fu_3662_p2;
                read_L1_3_next_reg_8112 <= read_L1_3_next_fu_3710_p2;
                read_L1_4_next_reg_8127 <= read_L1_4_next_fu_3734_p2;
                vA_L1_1_next_reg_7751 <= vA_L1_1_next_fu_2546_p3;
                vA_L1_2_next_reg_7845 <= vA_L1_2_next_fu_2886_p3;
                vA_L1_3_next_reg_7939 <= vA_L1_3_next_fu_3226_p3;
                vA_L1_4_next_reg_8033 <= vA_L1_4_next_fu_3566_p3;
                vB_L1_1_next_reg_7746 <= vB_L1_1_next_fu_2516_p3;
                vB_L1_2_next_reg_7840 <= vB_L1_2_next_fu_2856_p3;
                vB_L1_3_next_reg_7934 <= vB_L1_3_next_fu_3196_p3;
                vB_L1_4_next_reg_8028 <= vB_L1_4_next_fu_3536_p3;
                valid_L1_1_4_reg_7756 <= valid_L1_1_4_fu_2580_p3;
                valid_L1_2_4_reg_7850 <= valid_L1_2_4_fu_2920_p3;
                valid_L1_3_4_reg_7944 <= valid_L1_3_4_fu_3260_p3;
                valid_L1_4_4_reg_8038 <= valid_L1_4_4_fu_3600_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_fu_1950_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_38_reg_7620 <= tmp_38_fu_2170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_38_reg_7620_pp0_iter1_reg <= tmp_38_reg_7620;
                tmp_6_reg_7523 <= tmp_6_fu_1950_p2;
                tmp_6_reg_7523_pp0_iter1_reg <= tmp_6_reg_7523;
            end if;
        end if;
    end process;
    tmp_100_cast_reg_7460(6 downto 0) <= "0000000";
    tmp_100_cast_reg_7460(9 downto 8) <= "00";
    fullmatch7_dataarray_reg_7470(6 downto 0) <= "0000000";
    delta_phi_V_reg_8494(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_6_fu_1950_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_6_fu_1950_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_6_fu_1950_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    LUT_matchcut_phi1_address0 <= tmp_50_fu_6784_p1(3 - 1 downto 0);

    LUT_matchcut_phi1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            LUT_matchcut_phi1_ce0 <= ap_const_logic_1;
        else 
            LUT_matchcut_phi1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        LUT_matchcut_phi1_lo_1_fu_6913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(LUT_matchcut_phi1_lo_reg_8506),8));

    LUT_matchcut_phi1_lo_2_fu_6916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_matchcut_phi1_lo_1_fu_6913_p1),17));
    LUT_matchcut_z2_address0 <= tmp_50_fu_6784_p1(3 - 1 downto 0);

    LUT_matchcut_z2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            LUT_matchcut_z2_ce0 <= ap_const_logic_1;
        else 
            LUT_matchcut_z2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    LUT_matchcut_z2_load_1_fu_6862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_matchcut_z2_q0),10));
    absval_V_1_fu_6883_p3 <= 
        tmp_1_i_fu_6878_p2 when (tmp_120_reg_8501(0) = '1') else 
        delta_phi_V_reg_8494;
    absval_V_fu_6846_p3 <= 
        tmp_2_i_fu_6840_p2 when (tmp_119_fu_6832_p3(0) = '1') else 
        delta_z_fact_V_cast_fu_6802_p1;
    addr1_V_1_fu_1968_p3 <= 
        addr1_V_fu_1962_p2 when (ap_phi_mux_read1_phi_fu_1129_p4(0) = '1') else 
        ap_phi_mux_p_s_phi_fu_1030_p4;
    addr1_V_fu_1962_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_s_phi_fu_1030_p4));
    addr2_V_fu_1976_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_1_phi_fu_1041_p4));
    addr3_V_1_fu_1996_p3 <= 
        addr3_V_fu_1990_p2 when (ap_phi_mux_read3_phi_fu_1151_p4(0) = '1') else 
        ap_phi_mux_p_2_phi_fu_1052_p4;
    addr3_V_fu_1990_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_2_phi_fu_1052_p4));
    addr4_V_fu_2004_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_3_phi_fu_1063_p4));
    addr5_V_1_fu_2024_p3 <= 
        addr5_V_fu_2018_p2 when (ap_phi_mux_read5_phi_fu_1173_p4(0) = '1') else 
        ap_phi_mux_p_4_phi_fu_1074_p4;
    addr5_V_fu_2018_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_4_phi_fu_1074_p4));
    addr6_V_fu_2032_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_5_phi_fu_1085_p4));
    addr7_V_1_fu_2052_p3 <= 
        addr7_V_fu_2046_p2 when (ap_phi_mux_read7_phi_fu_1195_p4(0) = '1') else 
        ap_phi_mux_p_6_phi_fu_1096_p4;
    addr7_V_fu_2046_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_6_phi_fu_1096_p4));
    addr8_V_fu_2060_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_p_7_phi_fu_1107_p4));
    allproj_dataarray_data_V_address0 <= tmp_115_fu_6636_p1(10 - 1 downto 0);

    allproj_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            allproj_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            allproj_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    allstub_dataarray_data_V_address0 <= tmp_117_fu_6648_p1(10 - 1 downto 0);

    allstub_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            allstub_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            allstub_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1007_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_56_fu_7133_p2)
    begin
                ap_condition_1007 <= ((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_3) and (tmp_56_fu_7133_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_condition_1016_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_55_fu_7182_p2)
    begin
                ap_condition_1016 <= ((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_2) and (tmp_55_fu_7182_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_condition_1025_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_54_fu_7231_p2)
    begin
                ap_condition_1025 <= ((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_1) and (tmp_54_fu_7231_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_condition_1034_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_53_fu_7280_p2)
    begin
                ap_condition_1034 <= ((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_0) and (tmp_53_fu_7280_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_condition_1055_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1)
    begin
                ap_condition_1055 <= ((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_6) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_condition_4812_assign_proc : process(tmp_40_reg_7408, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_01001)
    begin
                ap_condition_4812 <= ((tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_4817_assign_proc : process(tmp_40_reg_7408, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_01001)
    begin
                ap_condition_4817 <= ((tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_989_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_58_fu_7041_p2)
    begin
                ap_condition_989 <= ((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_5) and (tmp_58_fu_7041_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_condition_998_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_57_fu_7084_p2)
    begin
                ap_condition_998 <= ((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_4) and (tmp_57_fu_7084_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_6_fu_1950_p2)
    begin
        if ((tmp_6_fu_1950_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4_assign_proc : process(cm_L1_1_next_data_V_2_reg_918, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_42_reg_8143, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 <= p_Val2_42_reg_8143;
        else 
            ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 <= cm_L1_1_next_data_V_2_reg_918;
        end if; 
    end process;


    ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4_assign_proc : process(cm_L1_1_next_data_V_reg_1014, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_1_data_V_4_reg_8153, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 <= cm_L1_1_data_V_4_reg_8153;
        else 
            ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 <= cm_L1_1_next_data_V_reg_1014;
        end if; 
    end process;


    ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4_assign_proc : process(cm_L1_2_next_data_V_2_reg_906, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_44_reg_8168, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 <= p_Val2_44_reg_8168;
        else 
            ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 <= cm_L1_2_next_data_V_2_reg_906;
        end if; 
    end process;


    ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4_assign_proc : process(cm_L1_2_next_data_V_reg_1002, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_2_data_V_4_reg_8178, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 <= cm_L1_2_data_V_4_reg_8178;
        else 
            ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 <= cm_L1_2_next_data_V_reg_1002;
        end if; 
    end process;


    ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4_assign_proc : process(cm_L1_3_next_data_V_2_reg_894, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_46_reg_8193, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 <= p_Val2_46_reg_8193;
        else 
            ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 <= cm_L1_3_next_data_V_2_reg_894;
        end if; 
    end process;


    ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4_assign_proc : process(cm_L1_3_next_data_V_reg_990, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_3_data_V_4_reg_8203, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 <= cm_L1_3_data_V_4_reg_8203;
        else 
            ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 <= cm_L1_3_next_data_V_reg_990;
        end if; 
    end process;


    ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4_assign_proc : process(cm_L1_4_next_data_V_2_reg_882, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_48_reg_8218, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 <= p_Val2_48_reg_8218;
        else 
            ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 <= cm_L1_4_next_data_V_2_reg_882;
        end if; 
    end process;


    ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4_assign_proc : process(cm_L1_4_next_data_V_reg_978, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_4_data_V_4_reg_8228, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 <= cm_L1_4_data_V_4_reg_8228;
        else 
            ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 <= cm_L1_4_next_data_V_reg_978;
        end if; 
    end process;


    ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4_assign_proc : process(cm_L2_1_next_data_V_2_reg_822, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_2_data_V_5_reg_8243, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 <= cm_L1_2_data_V_5_reg_8243;
        else 
            ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 <= cm_L2_1_next_data_V_2_reg_822;
        end if; 
    end process;


    ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4_assign_proc : process(cm_L2_1_next_data_V_reg_870, tmp_6_reg_7523_pp0_iter2_reg, cm_L2_1_data_V_4_reg_8253, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 <= cm_L2_1_data_V_4_reg_8253;
        else 
            ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 <= cm_L2_1_next_data_V_reg_870;
        end if; 
    end process;


    ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4_assign_proc : process(cm_L2_2_next_data_V_2_reg_810, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_4_data_V_5_reg_8291, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 <= cm_L1_4_data_V_5_reg_8291;
        else 
            ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 <= cm_L2_2_next_data_V_2_reg_810;
        end if; 
    end process;


    ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4_assign_proc : process(cm_L2_2_next_data_V_reg_858, tmp_6_reg_7523_pp0_iter2_reg, cm_L2_2_data_V_4_reg_8301, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 <= cm_L2_2_data_V_4_reg_8301;
        else 
            ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 <= cm_L2_2_next_data_V_reg_858;
        end if; 
    end process;


    ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4_assign_proc : process(cm_L3_next_data_V_2_reg_786, tmp_6_reg_7523_pp0_iter3_reg, cm_L2_2_data_V_5_reg_8375, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 <= cm_L2_2_data_V_5_reg_8375;
        else 
            ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 <= cm_L3_next_data_V_2_reg_786;
        end if; 
    end process;


    ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4_assign_proc : process(cm_L3_next_data_V_reg_755, tmp_6_reg_7523_pp0_iter3_reg, datastream_data_V_reg_8385, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 <= datastream_data_V_reg_8385;
        else 
            ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 <= cm_L3_next_data_V_reg_755;
        end if; 
    end process;


    ap_phi_mux_inread_assign_1_phi_fu_1229_p4_assign_proc : process(inread_assign_1_reg_1225, tmp_6_reg_7523_pp0_iter1_reg, read_L1_2_next_reg_8080, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_inread_assign_1_phi_fu_1229_p4 <= read_L1_2_next_reg_8080;
        else 
            ap_phi_mux_inread_assign_1_phi_fu_1229_p4 <= inread_assign_1_reg_1225;
        end if; 
    end process;


    ap_phi_mux_inread_assign_2_phi_fu_1241_p4_assign_proc : process(inread_assign_2_reg_1237, tmp_6_reg_7523_pp0_iter1_reg, read_L1_3_next_reg_8112, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_inread_assign_2_phi_fu_1241_p4 <= read_L1_3_next_reg_8112;
        else 
            ap_phi_mux_inread_assign_2_phi_fu_1241_p4 <= inread_assign_2_reg_1237;
        end if; 
    end process;


    ap_phi_mux_inread_assign_3_phi_fu_1253_p4_assign_proc : process(inread_assign_3_reg_1249, tmp_6_reg_7523_pp0_iter1_reg, read_L1_4_next_reg_8127, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_inread_assign_3_phi_fu_1253_p4 <= read_L1_4_next_reg_8127;
        else 
            ap_phi_mux_inread_assign_3_phi_fu_1253_p4 <= inread_assign_3_reg_1249;
        end if; 
    end process;


    ap_phi_mux_inread_assign_4_phi_fu_1505_p4_assign_proc : process(inread_assign_4_reg_1501, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, read_L2_1_next_fu_6094_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_inread_assign_4_phi_fu_1505_p4 <= read_L2_1_next_fu_6094_p2;
        else 
            ap_phi_mux_inread_assign_4_phi_fu_1505_p4 <= inread_assign_4_reg_1501;
        end if; 
    end process;


    ap_phi_mux_inread_assign_5_phi_fu_1517_p4_assign_proc : process(inread_assign_5_reg_1513, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, read_L2_2_next_fu_6112_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_inread_assign_5_phi_fu_1517_p4 <= read_L2_2_next_fu_6112_p2;
        else 
            ap_phi_mux_inread_assign_5_phi_fu_1517_p4 <= inread_assign_5_reg_1513;
        end if; 
    end process;


    ap_phi_mux_inread_assign_phi_fu_1217_p4_assign_proc : process(inread_assign_reg_1213, tmp_6_reg_7523_pp0_iter1_reg, read_L1_1_next_reg_8065, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_inread_assign_phi_fu_1217_p4 <= read_L1_1_next_reg_8065;
        else 
            ap_phi_mux_inread_assign_phi_fu_1217_p4 <= inread_assign_reg_1213;
        end if; 
    end process;


    ap_phi_mux_p_1_phi_fu_1041_p4_assign_proc : process(p_1_reg_1037, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, p_9_reg_7538, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_1_phi_fu_1041_p4 <= p_9_reg_7538;
        else 
            ap_phi_mux_p_1_phi_fu_1041_p4 <= p_1_reg_1037;
        end if; 
    end process;


    ap_phi_mux_p_2_phi_fu_1052_p4_assign_proc : process(p_2_reg_1048, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, addr3_V_1_reg_7544, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_2_phi_fu_1052_p4 <= addr3_V_1_reg_7544;
        else 
            ap_phi_mux_p_2_phi_fu_1052_p4 <= p_2_reg_1048;
        end if; 
    end process;


    ap_phi_mux_p_3_phi_fu_1063_p4_assign_proc : process(p_3_reg_1059, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, p_10_reg_7550, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_3_phi_fu_1063_p4 <= p_10_reg_7550;
        else 
            ap_phi_mux_p_3_phi_fu_1063_p4 <= p_3_reg_1059;
        end if; 
    end process;


    ap_phi_mux_p_4_phi_fu_1074_p4_assign_proc : process(p_4_reg_1070, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, addr5_V_1_reg_7556, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_4_phi_fu_1074_p4 <= addr5_V_1_reg_7556;
        else 
            ap_phi_mux_p_4_phi_fu_1074_p4 <= p_4_reg_1070;
        end if; 
    end process;


    ap_phi_mux_p_5_phi_fu_1085_p4_assign_proc : process(p_5_reg_1081, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, p_11_reg_7562, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_5_phi_fu_1085_p4 <= p_11_reg_7562;
        else 
            ap_phi_mux_p_5_phi_fu_1085_p4 <= p_5_reg_1081;
        end if; 
    end process;


    ap_phi_mux_p_6_phi_fu_1096_p4_assign_proc : process(p_6_reg_1092, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, addr7_V_1_reg_7568, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_6_phi_fu_1096_p4 <= addr7_V_1_reg_7568;
        else 
            ap_phi_mux_p_6_phi_fu_1096_p4 <= p_6_reg_1092;
        end if; 
    end process;


    ap_phi_mux_p_7_phi_fu_1107_p4_assign_proc : process(p_7_reg_1103, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, p_12_reg_7574, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_7_phi_fu_1107_p4 <= p_12_reg_7574;
        else 
            ap_phi_mux_p_7_phi_fu_1107_p4 <= p_7_reg_1103;
        end if; 
    end process;


    ap_phi_mux_p_Val2_13_phi_fu_958_p4_assign_proc : process(p_Val2_13_reg_954, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_45_reg_8173, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_p_Val2_13_phi_fu_958_p4 <= p_Val2_45_reg_8173;
        else 
            ap_phi_mux_p_Val2_13_phi_fu_958_p4 <= p_Val2_13_reg_954;
        end if; 
    end process;


    ap_phi_mux_p_Val2_19_phi_fu_946_p4_assign_proc : process(p_Val2_19_reg_942, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_47_reg_8198, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_p_Val2_19_phi_fu_946_p4 <= p_Val2_47_reg_8198;
        else 
            ap_phi_mux_p_Val2_19_phi_fu_946_p4 <= p_Val2_19_reg_942;
        end if; 
    end process;


    ap_phi_mux_p_Val2_24_phi_fu_934_p4_assign_proc : process(p_Val2_24_reg_930, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_49_reg_8223, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_p_Val2_24_phi_fu_934_p4 <= p_Val2_49_reg_8223;
        else 
            ap_phi_mux_p_Val2_24_phi_fu_934_p4 <= p_Val2_24_reg_930;
        end if; 
    end process;


    ap_phi_mux_p_Val2_29_phi_fu_850_p4_assign_proc : process(p_Val2_29_reg_846, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_1_data_V_5_reg_8248, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_p_Val2_29_phi_fu_850_p4 <= cm_L1_1_data_V_5_reg_8248;
        else 
            ap_phi_mux_p_Val2_29_phi_fu_850_p4 <= p_Val2_29_reg_846;
        end if; 
    end process;


    ap_phi_mux_p_Val2_33_phi_fu_838_p4_assign_proc : process(p_Val2_33_reg_834, tmp_6_reg_7523_pp0_iter2_reg, cm_L1_3_data_V_5_reg_8296, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_p_Val2_33_phi_fu_838_p4 <= cm_L1_3_data_V_5_reg_8296;
        else 
            ap_phi_mux_p_Val2_33_phi_fu_838_p4 <= p_Val2_33_reg_834;
        end if; 
    end process;


    ap_phi_mux_p_Val2_37_phi_fu_802_p4_assign_proc : process(p_Val2_37_reg_798, tmp_6_reg_7523_pp0_iter3_reg, cm_L2_1_data_V_5_reg_8380, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_p_Val2_37_phi_fu_802_p4 <= cm_L2_1_data_V_5_reg_8380;
        else 
            ap_phi_mux_p_Val2_37_phi_fu_802_p4 <= p_Val2_37_reg_798;
        end if; 
    end process;


    ap_phi_mux_p_Val2_3_phi_fu_970_p4_assign_proc : process(p_Val2_3_reg_966, tmp_6_reg_7523_pp0_iter2_reg, p_Val2_43_reg_8148, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_p_Val2_3_phi_fu_970_p4 <= p_Val2_43_reg_8148;
        else 
            ap_phi_mux_p_Val2_3_phi_fu_970_p4 <= p_Val2_3_reg_966;
        end if; 
    end process;


    ap_phi_mux_p_s_phi_fu_1030_p4_assign_proc : process(p_s_reg_1026, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, addr1_V_1_reg_7532, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_s_phi_fu_1030_p4 <= addr1_V_1_reg_7532;
        else 
            ap_phi_mux_p_s_phi_fu_1030_p4 <= p_s_reg_1026;
        end if; 
    end process;


    ap_phi_mux_read1_phi_fu_1129_p4_assign_proc : process(read1_reg_1125, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, read1_next_fu_2278_p2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read1_phi_fu_1129_p4 <= read1_next_fu_2278_p2;
        else 
            ap_phi_mux_read1_phi_fu_1129_p4 <= read1_reg_1125;
        end if; 
    end process;


    ap_phi_mux_read2_phi_fu_1140_p4_assign_proc : process(read2_reg_1136, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, read2_next_fu_2302_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read2_phi_fu_1140_p4 <= read2_next_fu_2302_p2;
        else 
            ap_phi_mux_read2_phi_fu_1140_p4 <= read2_reg_1136;
        end if; 
    end process;


    ap_phi_mux_read3_phi_fu_1151_p4_assign_proc : process(read3_reg_1147, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, read3_next_fu_2618_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read3_phi_fu_1151_p4 <= read3_next_fu_2618_p2;
        else 
            ap_phi_mux_read3_phi_fu_1151_p4 <= read3_reg_1147;
        end if; 
    end process;


    ap_phi_mux_read4_phi_fu_1162_p4_assign_proc : process(read4_reg_1158, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, read4_next_fu_2642_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read4_phi_fu_1162_p4 <= read4_next_fu_2642_p2;
        else 
            ap_phi_mux_read4_phi_fu_1162_p4 <= read4_reg_1158;
        end if; 
    end process;


    ap_phi_mux_read5_phi_fu_1173_p4_assign_proc : process(read5_reg_1169, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, read5_next_fu_2958_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read5_phi_fu_1173_p4 <= read5_next_fu_2958_p2;
        else 
            ap_phi_mux_read5_phi_fu_1173_p4 <= read5_reg_1169;
        end if; 
    end process;


    ap_phi_mux_read6_phi_fu_1184_p4_assign_proc : process(read6_reg_1180, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, read6_next_fu_2982_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read6_phi_fu_1184_p4 <= read6_next_fu_2982_p2;
        else 
            ap_phi_mux_read6_phi_fu_1184_p4 <= read6_reg_1180;
        end if; 
    end process;


    ap_phi_mux_read7_phi_fu_1195_p4_assign_proc : process(read7_reg_1191, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, read7_next_fu_3298_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read7_phi_fu_1195_p4 <= read7_next_fu_3298_p2;
        else 
            ap_phi_mux_read7_phi_fu_1195_p4 <= read7_reg_1191;
        end if; 
    end process;


    ap_phi_mux_read8_phi_fu_1206_p4_assign_proc : process(read8_reg_1202, tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, read8_next_fu_3322_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_read8_phi_fu_1206_p4 <= read8_next_fu_3322_p2;
        else 
            ap_phi_mux_read8_phi_fu_1206_p4 <= read8_reg_1202;
        end if; 
    end process;


    ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4_assign_proc : process(sA_L1_1_next_3_reg_1405, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_1_next_6_fu_4048_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4 <= sA_L1_1_next_6_fu_4048_p3;
        else 
            ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4 <= sA_L1_1_next_3_reg_1405;
        end if; 
    end process;


    ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4_assign_proc : process(sA_L1_2_next_3_reg_1417, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_2_next_6_fu_4351_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4 <= sA_L1_2_next_6_fu_4351_p3;
        else 
            ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4 <= sA_L1_2_next_3_reg_1417;
        end if; 
    end process;


    ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4_assign_proc : process(sA_L1_3_next_3_reg_1429, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_3_next_6_fu_4654_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4 <= sA_L1_3_next_6_fu_4654_p3;
        else 
            ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4 <= sA_L1_3_next_3_reg_1429;
        end if; 
    end process;


    ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4_assign_proc : process(sA_L1_4_next_3_reg_1441, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L1_4_next_6_fu_4957_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4 <= sA_L1_4_next_6_fu_4957_p3;
        else 
            ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4 <= sA_L1_4_next_3_reg_1441;
        end if; 
    end process;


    ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4_assign_proc : process(sA_L2_1_next_3_reg_1597, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L2_1_next_6_fu_5425_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4 <= sA_L2_1_next_6_fu_5425_p3;
        else 
            ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4 <= sA_L2_1_next_3_reg_1597;
        end if; 
    end process;


    ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4_assign_proc : process(sA_L2_2_next_3_reg_1609, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sA_L2_2_next_6_fu_5984_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4 <= sA_L2_2_next_6_fu_5984_p3;
        else 
            ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4 <= sA_L2_2_next_3_reg_1609;
        end if; 
    end process;


    ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4_assign_proc : process(sA_L3_next_3_reg_1681, tmp_6_reg_7523_pp0_iter2_reg, ap_enable_reg_pp0_iter3, sA_L3_next_6_fu_6517_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4 <= sA_L3_next_6_fu_6517_p3;
        else 
            ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4 <= sA_L3_next_3_reg_1681;
        end if; 
    end process;


    ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4_assign_proc : process(sB_L1_1_next_3_reg_1453, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_1_next_6_fu_4022_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 <= sB_L1_1_next_6_fu_4022_p3;
        else 
            ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 <= sB_L1_1_next_3_reg_1453;
        end if; 
    end process;


    ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4_assign_proc : process(sB_L1_2_next_3_reg_1465, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_2_next_6_fu_4325_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 <= sB_L1_2_next_6_fu_4325_p3;
        else 
            ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 <= sB_L1_2_next_3_reg_1465;
        end if; 
    end process;


    ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4_assign_proc : process(sB_L1_3_next_3_reg_1477, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_3_next_6_fu_4628_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 <= sB_L1_3_next_6_fu_4628_p3;
        else 
            ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 <= sB_L1_3_next_3_reg_1477;
        end if; 
    end process;


    ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4_assign_proc : process(sB_L1_4_next_3_reg_1489, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L1_4_next_6_fu_4931_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 <= sB_L1_4_next_6_fu_4931_p3;
        else 
            ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 <= sB_L1_4_next_3_reg_1489;
        end if; 
    end process;


    ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4_assign_proc : process(sB_L2_1_next_3_reg_1621, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L2_1_next_6_fu_5395_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4 <= sB_L2_1_next_6_fu_5395_p3;
        else 
            ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4 <= sB_L2_1_next_3_reg_1621;
        end if; 
    end process;


    ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4_assign_proc : process(sB_L2_2_next_3_reg_1633, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sB_L2_2_next_6_fu_5954_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4 <= sB_L2_2_next_6_fu_5954_p3;
        else 
            ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4 <= sB_L2_2_next_3_reg_1633;
        end if; 
    end process;


    ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4_assign_proc : process(sB_L3_next_3_reg_1693, tmp_6_reg_7523_pp0_iter2_reg, ap_enable_reg_pp0_iter3, sB_L3_next_6_fu_6487_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4 <= sB_L3_next_6_fu_6487_p3;
        else 
            ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4 <= sB_L3_next_3_reg_1693;
        end if; 
    end process;


    ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4_assign_proc : process(vA_L1_1_next_3_reg_1309, tmp_6_reg_7523_pp0_iter1_reg, vA_L1_1_next_reg_7751, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 <= vA_L1_1_next_reg_7751;
        else 
            ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 <= vA_L1_1_next_3_reg_1309;
        end if; 
    end process;


    ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4_assign_proc : process(vA_L1_2_next_3_reg_1321, tmp_6_reg_7523_pp0_iter1_reg, vA_L1_2_next_reg_7845, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 <= vA_L1_2_next_reg_7845;
        else 
            ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 <= vA_L1_2_next_3_reg_1321;
        end if; 
    end process;


    ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4_assign_proc : process(vA_L1_3_next_3_reg_1333, tmp_6_reg_7523_pp0_iter1_reg, vA_L1_3_next_reg_7939, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 <= vA_L1_3_next_reg_7939;
        else 
            ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 <= vA_L1_3_next_3_reg_1333;
        end if; 
    end process;


    ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4_assign_proc : process(vA_L1_4_next_3_reg_1345, tmp_6_reg_7523_pp0_iter1_reg, vA_L1_4_next_reg_8033, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 <= vA_L1_4_next_reg_8033;
        else 
            ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 <= vA_L1_4_next_3_reg_1345;
        end if; 
    end process;


    ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4_assign_proc : process(vA_L2_1_next_1_reg_1549, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_1_5_fu_5482_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4 <= valid_L1_1_5_fu_5482_p3;
        else 
            ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4 <= vA_L2_1_next_1_reg_1549;
        end if; 
    end process;


    ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4_assign_proc : process(vA_L2_2_next_1_reg_1561, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_3_5_fu_6041_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4 <= valid_L1_3_5_fu_6041_p3;
        else 
            ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4 <= vA_L2_2_next_1_reg_1561;
        end if; 
    end process;


    ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4_assign_proc : process(vA_L3_next_1_reg_1657, tmp_6_reg_7523_pp0_iter2_reg, ap_enable_reg_pp0_iter3, valid_L2_1_5_fu_6574_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4 <= valid_L2_1_5_fu_6574_p3;
        else 
            ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4 <= vA_L3_next_1_reg_1657;
        end if; 
    end process;


    ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4_assign_proc : process(valid_L1_1_next_3_reg_1357, tmp_6_reg_7523_pp0_iter1_reg, vB_L1_1_next_reg_7746, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 <= vB_L1_1_next_reg_7746;
        else 
            ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 <= valid_L1_1_next_3_reg_1357;
        end if; 
    end process;


    ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4_assign_proc : process(valid_L1_1_next_reg_1261, tmp_6_reg_7523_pp0_iter1_reg, valid_L1_1_4_reg_7756, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4 <= valid_L1_1_4_reg_7756;
        else 
            ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4 <= valid_L1_1_next_reg_1261;
        end if; 
    end process;


    ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4_assign_proc : process(valid_L1_2_next_3_reg_1369, tmp_6_reg_7523_pp0_iter1_reg, vB_L1_2_next_reg_7840, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 <= vB_L1_2_next_reg_7840;
        else 
            ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 <= valid_L1_2_next_3_reg_1369;
        end if; 
    end process;


    ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4_assign_proc : process(valid_L1_2_next_reg_1273, tmp_6_reg_7523_pp0_iter1_reg, valid_L1_2_4_reg_7850, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4 <= valid_L1_2_4_reg_7850;
        else 
            ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4 <= valid_L1_2_next_reg_1273;
        end if; 
    end process;


    ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4_assign_proc : process(valid_L1_3_next_3_reg_1381, tmp_6_reg_7523_pp0_iter1_reg, vB_L1_3_next_reg_7934, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 <= vB_L1_3_next_reg_7934;
        else 
            ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 <= valid_L1_3_next_3_reg_1381;
        end if; 
    end process;


    ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4_assign_proc : process(valid_L1_3_next_reg_1285, tmp_6_reg_7523_pp0_iter1_reg, valid_L1_3_4_reg_7944, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4 <= valid_L1_3_4_reg_7944;
        else 
            ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4 <= valid_L1_3_next_reg_1285;
        end if; 
    end process;


    ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4_assign_proc : process(valid_L1_4_next_3_reg_1393, tmp_6_reg_7523_pp0_iter1_reg, vB_L1_4_next_reg_8028, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 <= vB_L1_4_next_reg_8028;
        else 
            ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 <= valid_L1_4_next_3_reg_1393;
        end if; 
    end process;


    ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4_assign_proc : process(valid_L1_4_next_reg_1297, tmp_6_reg_7523_pp0_iter1_reg, valid_L1_4_4_reg_8038, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4 <= valid_L1_4_4_reg_8038;
        else 
            ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4 <= valid_L1_4_next_reg_1297;
        end if; 
    end process;


    ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4_assign_proc : process(valid_L2_1_next_3_reg_1573, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_2_5_fu_5453_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4 <= valid_L1_2_5_fu_5453_p3;
        else 
            ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4 <= valid_L2_1_next_3_reg_1573;
        end if; 
    end process;


    ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4_assign_proc : process(valid_L2_1_next_reg_1525, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L2_1_4_fu_5515_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4 <= valid_L2_1_4_fu_5515_p3;
        else 
            ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4 <= valid_L2_1_next_reg_1525;
        end if; 
    end process;


    ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4_assign_proc : process(valid_L2_2_next_3_reg_1585, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L1_4_5_fu_6012_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4 <= valid_L1_4_5_fu_6012_p3;
        else 
            ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4 <= valid_L2_2_next_3_reg_1585;
        end if; 
    end process;


    ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4_assign_proc : process(valid_L2_2_next_reg_1537, tmp_6_reg_7523_pp0_iter1_reg, ap_enable_reg_pp0_iter2, valid_L2_2_4_fu_6074_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4 <= valid_L2_2_4_fu_6074_p3;
        else 
            ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4 <= valid_L2_2_next_reg_1537;
        end if; 
    end process;


    ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4_assign_proc : process(valid_L3_next_3_reg_1669, tmp_6_reg_7523_pp0_iter2_reg, ap_enable_reg_pp0_iter3, valid_L2_2_5_fu_6545_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4 <= valid_L2_2_5_fu_6545_p3;
        else 
            ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4 <= valid_L3_next_3_reg_1669;
        end if; 
    end process;


    ap_phi_mux_valid_L3_next_phi_fu_1649_p4_assign_proc : process(valid_L3_next_reg_1645, tmp_6_reg_7523_pp0_iter3_reg, valid_L3_reg_8410, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_7523_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_valid_L3_next_phi_fu_1649_p4 <= valid_L3_reg_8410;
        else 
            ap_phi_mux_valid_L3_next_phi_fu_1649_p4 <= valid_L3_next_reg_1645;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    best_delta_phi_V_1_fu_6920_p3 <= 
        LUT_matchcut_phi1_lo_2_fu_6916_p1 when (newtracklet_reg_8430_pp0_iter6_reg(0) = '1') else 
        best_delta_phi_V_fu_258;
    best_delta_phi_V_3_fu_6963_p3 <= 
        best_delta_phi_V_1_fu_6920_p3 when (or_cond_53_fu_6933_p2(0) = '1') else 
        absval_V_1_fu_6883_p3;
    bestmatch_data_V_fu_6971_p3 <= 
        p_bestmatch_next_data_fu_6938_p3 when (or_cond_53_fu_6933_p2(0) = '1') else 
        bestmatch_next_data_1_fu_6901_p6;
    bestmatch_next_data_1_fu_6901_p6 <= ((((tmp_104_fu_6892_p4 & ap_const_lv3_2) & stubid_V_reg_8415_pp0_iter6_reg) & fm_phi_V_fu_6889_p1) & delta_z_V_reg_8489);
    brmerge15_not_i1_fu_2600_p2 <= (brmerge_not_not_i1_fu_2594_p2 and ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4);
    brmerge15_not_i2_fu_2940_p2 <= (brmerge_not_not_i2_fu_2934_p2 and ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4);
    brmerge15_not_i3_fu_3280_p2 <= (brmerge_not_not_i3_fu_3274_p2 and ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4);
    brmerge15_not_i4_fu_3620_p2 <= (brmerge_not_not_i4_fu_3614_p2 and ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4);
    brmerge15_not_i5_fu_3692_p2 <= (brmerge_not_not_i5_fu_3686_p2 and ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4);
    brmerge15_not_i_fu_2260_p2 <= (brmerge_not_not_i_fu_2254_p2 and ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4);
    brmerge16_i1_fu_2612_p2 <= (vA_not_i1_fu_2606_p2 or brmerge15_not_i1_fu_2600_p2);
    brmerge16_i2_fu_2952_p2 <= (vA_not_i2_fu_2946_p2 or brmerge15_not_i2_fu_2940_p2);
    brmerge16_i3_fu_3292_p2 <= (vA_not_i3_fu_3286_p2 or brmerge15_not_i3_fu_3280_p2);
    brmerge16_i4_fu_3632_p2 <= (vA_not_i4_fu_3626_p2 or brmerge15_not_i4_fu_3620_p2);
    brmerge16_i5_fu_3704_p2 <= (vA_not_i5_fu_3698_p2 or brmerge15_not_i5_fu_3692_p2);
    brmerge16_i6_fu_6088_p2 <= (vA_not_i6_fu_6082_p2 or ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4);
    brmerge16_i_fu_2272_p2 <= (vA_not_i_fu_2266_p2 or brmerge15_not_i_fu_2260_p2);
    brmerge19_not_i1_fu_2624_p2 <= (brmerge_not_not_i1_fu_2594_p2 and ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4);
    brmerge19_not_i2_fu_2964_p2 <= (brmerge_not_not_i2_fu_2934_p2 and ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4);
    brmerge19_not_i3_fu_3304_p2 <= (brmerge_not_not_i3_fu_3274_p2 and ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4);
    brmerge19_not_i4_fu_3644_p2 <= (brmerge_not_not_i4_fu_3614_p2 and ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4);
    brmerge19_not_i5_fu_3716_p2 <= (brmerge_not_not_i5_fu_3686_p2 and ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4);
    brmerge19_not_i_fu_2284_p2 <= (brmerge_not_not_i_fu_2254_p2 and ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4);
    brmerge20_i1_fu_2636_p2 <= (vB_not_i1_fu_2630_p2 or brmerge19_not_i1_fu_2624_p2);
    brmerge20_i2_fu_2976_p2 <= (vB_not_i2_fu_2970_p2 or brmerge19_not_i2_fu_2964_p2);
    brmerge20_i3_fu_3316_p2 <= (vB_not_i3_fu_3310_p2 or brmerge19_not_i3_fu_3304_p2);
    brmerge20_i4_fu_3656_p2 <= (vB_not_i4_fu_3650_p2 or brmerge19_not_i4_fu_3644_p2);
    brmerge20_i5_fu_3728_p2 <= (vB_not_i5_fu_3722_p2 or brmerge19_not_i5_fu_3716_p2);
    brmerge20_i6_fu_6106_p2 <= (vB_not_i6_fu_6100_p2 or ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4);
    brmerge20_i_fu_2296_p2 <= (vB_not_i_fu_2290_p2 or brmerge19_not_i_fu_2284_p2);
    brmerge25_i1_fu_2684_p2 <= (ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 or ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4);
    brmerge25_i2_fu_3024_p2 <= (ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 or ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4);
    brmerge25_i3_fu_3364_p2 <= (ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 or ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4);
    brmerge25_i4_fu_4986_p2 <= (sB_L2_1_next_3_reg_1621 or sA_L2_1_next_3_reg_1597);
    brmerge25_i5_fu_5545_p2 <= (sB_L2_2_next_3_reg_1633 or sA_L2_2_next_3_reg_1609);
    brmerge25_i_fu_2344_p2 <= (ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 or ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4);
    brmerge26_i1_fu_2690_p2 <= (valid4_fu_2207_p2 or valid3_fu_2198_p2);
    brmerge26_i2_fu_3030_p2 <= (valid6_fu_2225_p2 or valid5_fu_2216_p2);
    brmerge26_i3_fu_3370_p2 <= (valid8_fu_2243_p2 or valid7_fu_2234_p2);
    brmerge26_i4_fu_4992_p2 <= (valid_L1_2_4_reg_7850 or valid_L1_1_4_reg_7756);
    brmerge26_i5_fu_5551_p2 <= (valid_L1_4_4_reg_8038 or valid_L1_3_4_reg_7944);
    brmerge26_i6_fu_6155_p2 <= (valid_L2_2_4_reg_8328 or valid_L2_1_4_reg_8280);
    brmerge26_i_fu_2350_p2 <= (valid2_fu_2189_p2 or valid1_fu_2180_p2);
    brmerge26_not_i6_fu_6159_p2 <= (brmerge26_i6_fu_6155_p2 xor ap_const_lv1_1);
    brmerge27_i6_fu_6165_p2 <= (brmerge26_not_i6_fu_6159_p2 or ap_phi_mux_valid_L3_next_phi_fu_1649_p4);
    brmerge31_i1_fu_2702_p2 <= (tmp86_fu_2696_p2 or brmerge25_i1_fu_2684_p2);
    brmerge31_i2_fu_3042_p2 <= (tmp91_fu_3036_p2 or brmerge25_i2_fu_3024_p2);
    brmerge31_i3_fu_3382_p2 <= (tmp96_fu_3376_p2 or brmerge25_i3_fu_3364_p2);
    brmerge31_i4_fu_5000_p2 <= (tmp101_fu_4996_p2 or brmerge25_i4_fu_4986_p2);
    brmerge31_i5_fu_5559_p2 <= (tmp106_fu_5555_p2 or brmerge25_i5_fu_5545_p2);
    brmerge31_i_fu_2362_p2 <= (tmp79_fu_2356_p2 or brmerge25_i_fu_2344_p2);
    brmerge33_i1_fu_4087_p2 <= (vB_not_i1_reg_7777 or rev3_fu_4081_p2);
    brmerge33_i2_fu_4390_p2 <= (vB_not_i2_reg_7871 or rev6_fu_4384_p2);
    brmerge33_i3_fu_4693_p2 <= (vB_not_i3_reg_7965 or rev9_fu_4687_p2);
    brmerge33_i4_fu_5115_p2 <= (vB_not_i4_reg_8075 or rev12_fu_5109_p2);
    brmerge33_i5_fu_5674_p2 <= (vB_not_i5_reg_8122 or rev15_fu_5668_p2);
    brmerge33_i6_fu_6228_p2 <= (vB_not_i6_reg_8349 or rev18_fu_6222_p2);
    brmerge33_i_fu_3784_p2 <= (vB_not_i_reg_7683 or rev_fu_3778_p2);
    brmerge34_i1_fu_4103_p2 <= (validA_not_i1_reg_7792 or tmp_20_fu_4097_p2);
    brmerge34_i2_fu_4406_p2 <= (validA_not_i2_reg_7886 or tmp_23_fu_4400_p2);
    brmerge34_i3_fu_4709_p2 <= (validA_not_i3_reg_7980 or tmp_26_fu_4703_p2);
    brmerge34_i4_fu_5136_p2 <= (validA_not_i4_fu_5131_p2 or tmp_29_fu_5125_p2);
    brmerge34_i5_fu_5695_p2 <= (validA_not_i5_fu_5690_p2 or tmp_32_fu_5684_p2);
    brmerge34_i6_fu_6248_p2 <= (validA_not_i6_fu_6243_p2 or tmp_35_fu_6238_p2);
    brmerge34_i_fu_3800_p2 <= (validA_not_i_reg_7698 or tmp_17_fu_3794_p2);
    brmerge36_i1_fu_4146_p2 <= (validB_not_i1_reg_7798 or rev4_fu_4140_p2);
    brmerge36_i2_fu_4449_p2 <= (validB_not_i2_reg_7892 or rev7_fu_4443_p2);
    brmerge36_i3_fu_4752_p2 <= (validB_not_i3_reg_7986 or rev10_fu_4746_p2);
    brmerge36_i4_fu_5185_p2 <= (validB_not_i4_fu_5180_p2 or rev13_fu_5174_p2);
    brmerge36_i5_fu_5744_p2 <= (validB_not_i5_fu_5739_p2 or rev16_fu_5733_p2);
    brmerge36_i6_fu_6286_p2 <= (validB_not_i6_fu_6281_p2 or rev19_fu_6275_p2);
    brmerge36_i_fu_3843_p2 <= (validB_not_i_reg_7704 or rev1_fu_3837_p2);
    brmerge38_i1_fu_4163_p2 <= (vA_not_i1_reg_7767 or tmp_21_fu_4157_p2);
    brmerge38_i2_fu_4466_p2 <= (vA_not_i2_reg_7861 or tmp_24_fu_4460_p2);
    brmerge38_i3_fu_4769_p2 <= (vA_not_i3_reg_7955 or tmp_27_fu_4763_p2);
    brmerge38_i4_fu_5203_p2 <= (vA_not_i4_reg_8060 or tmp_30_fu_5197_p2);
    brmerge38_i5_fu_5762_p2 <= (vA_not_i5_reg_8107 or tmp_33_fu_5756_p2);
    brmerge38_i6_fu_6303_p2 <= (vA_not_i6_reg_8339 or tmp_36_fu_6298_p2);
    brmerge38_i_fu_3860_p2 <= (vA_not_i_reg_7673 or tmp_18_fu_3854_p2);
    brmerge41_i1_fu_4185_p2 <= (validB_not_i1_reg_7798 or rev5_fu_4179_p2);
    brmerge41_i2_fu_4488_p2 <= (validB_not_i2_reg_7892 or rev8_fu_4482_p2);
    brmerge41_i3_fu_4791_p2 <= (validB_not_i3_reg_7986 or rev11_fu_4785_p2);
    brmerge41_i4_fu_5225_p2 <= (validB_not_i4_fu_5180_p2 or rev14_fu_5219_p2);
    brmerge41_i5_fu_5784_p2 <= (validB_not_i5_fu_5739_p2 or rev17_fu_5778_p2);
    brmerge41_i6_fu_6323_p2 <= (validB_not_i6_fu_6281_p2 or rev20_fu_6317_p2);
    brmerge41_i_fu_3882_p2 <= (validB_not_i_reg_7704 or rev2_fu_3876_p2);
    brmerge43_i1_fu_4201_p2 <= (validA_not_i1_reg_7792 or tmp_22_fu_4195_p2);
    brmerge43_i2_fu_4504_p2 <= (validA_not_i2_reg_7886 or tmp_25_fu_4498_p2);
    brmerge43_i3_fu_4807_p2 <= (validA_not_i3_reg_7980 or tmp_28_fu_4801_p2);
    brmerge43_i4_fu_5242_p2 <= (validA_not_i4_fu_5131_p2 or tmp_31_fu_5236_p2);
    brmerge43_i5_fu_5801_p2 <= (validA_not_i5_fu_5690_p2 or tmp_34_fu_5795_p2);
    brmerge43_i6_fu_6338_p2 <= (validA_not_i6_fu_6243_p2 or tmp_37_fu_6334_p2);
    brmerge43_i_fu_3898_p2 <= (validA_not_i_reg_7698 or tmp_19_fu_3892_p2);
    brmerge61_i1_fu_2678_p2 <= (sB_not_i1_fu_2672_p2 or brmerge_not_not_not_1_fu_2660_p2);
    brmerge61_i2_fu_3018_p2 <= (sB_not_i2_fu_3012_p2 or brmerge_not_not_not_2_fu_3000_p2);
    brmerge61_i3_fu_3358_p2 <= (sB_not_i3_fu_3352_p2 or brmerge_not_not_not_3_fu_3340_p2);
    brmerge61_i4_fu_4981_p2 <= (sB_not_i4_fu_4975_p2 or brmerge_not_not_not_4_reg_8090);
    brmerge61_i5_fu_5540_p2 <= (sB_not_i5_fu_5534_p2 or brmerge_not_not_not_5_reg_8137);
    brmerge61_i_fu_2338_p2 <= (sB_not_i_fu_2332_p2 or brmerge_not_not_not_s_fu_2320_p2);
    brmerge_fu_7024_p2 <= (newtracklet_not_fu_7013_p2 or goodmatch_next_not_fu_7018_p2);
    brmerge_i1_fu_2666_p2 <= (sA_not_i1_fu_2648_p2 or brmerge_not_not_not_1_fu_2660_p2);
    brmerge_i2_fu_3006_p2 <= (sA_not_i2_fu_2988_p2 or brmerge_not_not_not_2_fu_3000_p2);
    brmerge_i3_fu_3346_p2 <= (sA_not_i3_fu_3328_p2 or brmerge_not_not_not_3_fu_3340_p2);
    brmerge_i4_fu_4970_p2 <= (sA_not_i4_fu_4964_p2 or brmerge_not_not_not_4_reg_8090);
    brmerge_i5_fu_5529_p2 <= (sA_not_i5_fu_5523_p2 or brmerge_not_not_not_5_reg_8137);
    brmerge_i6_fu_6141_p2 <= (sB_L3_next_3_reg_1693 or sA_L3_next_3_reg_1681);
    brmerge_i_fu_2326_p2 <= (sA_not_i_fu_2308_p2 or brmerge_not_not_not_s_fu_2320_p2);
    brmerge_not_not_i1_fu_2594_p2 <= (vout_not_i1_fu_2588_p2 or ap_phi_mux_inread_assign_1_phi_fu_1229_p4);
    brmerge_not_not_i2_fu_2934_p2 <= (vout_not_i2_fu_2928_p2 or ap_phi_mux_inread_assign_2_phi_fu_1241_p4);
    brmerge_not_not_i3_fu_3274_p2 <= (vout_not_i3_fu_3268_p2 or ap_phi_mux_inread_assign_3_phi_fu_1253_p4);
    brmerge_not_not_i4_fu_3614_p2 <= (vout_not_i4_fu_3608_p2 or ap_phi_mux_inread_assign_4_phi_fu_1505_p4);
    brmerge_not_not_i5_fu_3686_p2 <= (vout_not_i5_fu_3680_p2 or ap_phi_mux_inread_assign_5_phi_fu_1517_p4);
    brmerge_not_not_i_fu_2254_p2 <= (vout_not_i_fu_2248_p2 or ap_phi_mux_inread_assign_phi_fu_1217_p4);
    brmerge_not_not_not_1_fu_2660_p2 <= (inread_not62_i1_fu_2654_p2 and ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4);
    brmerge_not_not_not_2_fu_3000_p2 <= (inread_not62_i2_fu_2994_p2 and ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4);
    brmerge_not_not_not_3_fu_3340_p2 <= (inread_not62_i3_fu_3334_p2 and ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4);
    brmerge_not_not_not_4_fu_3674_p2 <= (inread_not62_i4_fu_3668_p2 and ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4);
    brmerge_not_not_not_5_fu_3746_p2 <= (inread_not62_i5_fu_3740_p2 and ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4);
    brmerge_not_not_not_s_fu_2320_p2 <= (inread_not62_i_fu_2314_p2 and ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4);
    bx_o_V <= bx_V;

    bx_o_V_ap_vld_assign_proc : process(tmp_6_reg_7523, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
        if (((tmp_6_reg_7523 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            bx_o_V_ap_vld <= ap_const_logic_1;
        else 
            bx_o_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cm_L1_1_data_V_1_fu_5311_p3 <= 
        cm_L1_1_data_V_4_fu_3996_p3 when (sel_tmp53_fu_5267_p2(0) = '1') else 
        cm_L1_1_data_V_fu_5303_p3;
    cm_L1_1_data_V_2_fu_5319_p3 <= 
        ap_phi_mux_p_Val2_29_phi_fu_850_p4 when (sel_tmp51_fu_5057_p2(0) = '1') else 
        cm_L1_1_data_V_1_fu_5311_p3;
    cm_L1_1_data_V_4_fu_3996_p3 <= 
        ap_phi_mux_p_Val2_3_phi_fu_970_p4 when (sel_tmp6_reg_7728(0) = '1') else 
        sel_tmp3_fu_3989_p3;
    cm_L1_1_data_V_5_fu_5327_p3 <= 
        cm_L1_1_data_V_4_fu_3996_p3 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        cm_L1_1_data_V_2_fu_5319_p3;
    cm_L1_1_data_V_fu_5303_p3 <= 
        ap_phi_mux_p_Val2_29_phi_fu_850_p4 when (sel_tmp52_fu_5253_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L1_2_data_V_1_fu_5273_p3 <= 
        cm_L1_2_data_V_4_fu_4299_p3 when (sel_tmp53_fu_5267_p2(0) = '1') else 
        cm_L1_2_data_V_fu_5259_p3;
    cm_L1_2_data_V_2_fu_5281_p3 <= 
        cm_L1_2_data_V_4_fu_4299_p3 when (sel_tmp51_fu_5057_p2(0) = '1') else 
        cm_L1_2_data_V_1_fu_5273_p3;
    cm_L1_2_data_V_4_fu_4299_p3 <= 
        ap_phi_mux_p_Val2_13_phi_fu_958_p4 when (sel_tmp18_reg_7822(0) = '1') else 
        sel_tmp21_fu_4292_p3;
    cm_L1_2_data_V_5_fu_5295_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        cm_L1_2_data_V_2_fu_5281_p3;
    cm_L1_2_data_V_fu_5259_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 when (sel_tmp52_fu_5253_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L1_3_data_V_1_fu_5870_p3 <= 
        cm_L1_3_data_V_4_fu_4602_p3 when (sel_tmp65_fu_5826_p2(0) = '1') else 
        cm_L1_3_data_V_fu_5862_p3;
    cm_L1_3_data_V_2_fu_5878_p3 <= 
        ap_phi_mux_p_Val2_33_phi_fu_838_p4 when (sel_tmp63_fu_5616_p2(0) = '1') else 
        cm_L1_3_data_V_1_fu_5870_p3;
    cm_L1_3_data_V_4_fu_4602_p3 <= 
        ap_phi_mux_p_Val2_19_phi_fu_946_p4 when (sel_tmp30_reg_7916(0) = '1') else 
        sel_tmp33_fu_4595_p3;
    cm_L1_3_data_V_5_fu_5886_p3 <= 
        cm_L1_3_data_V_4_fu_4602_p3 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        cm_L1_3_data_V_2_fu_5878_p3;
    cm_L1_3_data_V_fu_5862_p3 <= 
        ap_phi_mux_p_Val2_33_phi_fu_838_p4 when (sel_tmp64_fu_5812_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L1_4_data_V_1_fu_5832_p3 <= 
        cm_L1_4_data_V_4_fu_4905_p3 when (sel_tmp65_fu_5826_p2(0) = '1') else 
        cm_L1_4_data_V_fu_5818_p3;
    cm_L1_4_data_V_2_fu_5840_p3 <= 
        cm_L1_4_data_V_4_fu_4905_p3 when (sel_tmp63_fu_5616_p2(0) = '1') else 
        cm_L1_4_data_V_1_fu_5832_p3;
    cm_L1_4_data_V_4_fu_4905_p3 <= 
        ap_phi_mux_p_Val2_24_phi_fu_934_p4 when (sel_tmp42_reg_8010(0) = '1') else 
        sel_tmp45_fu_4898_p3;
    cm_L1_4_data_V_5_fu_5854_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        cm_L1_4_data_V_2_fu_5840_p3;
    cm_L1_4_data_V_fu_5818_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 when (sel_tmp64_fu_5812_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L2_1_data_V_1_fu_6405_p3 <= 
        cm_L2_1_data_V_4_reg_8253 when (sel_tmp76_fu_6363_p2(0) = '1') else 
        cm_L2_1_data_V_fu_6397_p3;
    cm_L2_1_data_V_2_fu_6412_p3 <= 
        ap_phi_mux_p_Val2_37_phi_fu_802_p4 when (sel_tmp77_fu_6376_p2(0) = '1') else 
        cm_L2_1_data_V_1_fu_6405_p3;
    cm_L2_1_data_V_4_fu_5359_p3 <= 
        ap_phi_mux_p_Val2_29_phi_fu_850_p4 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        sel_tmp57_fu_5351_p3;
    cm_L2_1_data_V_5_fu_6420_p3 <= 
        cm_L2_1_data_V_4_reg_8253 when (sA_L3_next_3_reg_1681(0) = '1') else 
        cm_L2_1_data_V_2_fu_6412_p3;
    cm_L2_1_data_V_fu_6397_p3 <= 
        ap_phi_mux_p_Val2_37_phi_fu_802_p4 when (sel_tmp75_fu_6349_p2(0) = '1') else 
        ap_const_lv14_0;
    cm_L2_2_data_V_1_fu_6369_p3 <= 
        cm_L2_2_data_V_4_reg_8301 when (sel_tmp76_fu_6363_p2(0) = '1') else 
        cm_L2_2_data_V_fu_6355_p3;
    cm_L2_2_data_V_2_fu_6382_p3 <= 
        cm_L2_2_data_V_4_reg_8301 when (sel_tmp77_fu_6376_p2(0) = '1') else 
        cm_L2_2_data_V_1_fu_6369_p3;
    cm_L2_2_data_V_4_fu_5918_p3 <= 
        ap_phi_mux_p_Val2_33_phi_fu_838_p4 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        sel_tmp69_fu_5910_p3;
    cm_L2_2_data_V_5_fu_6389_p3 <= 
        ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 when (sA_L3_next_3_reg_1681(0) = '1') else 
        cm_L2_2_data_V_2_fu_6382_p3;
    cm_L2_2_data_V_fu_6355_p3 <= 
        ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 when (sel_tmp75_fu_6349_p2(0) = '1') else 
        ap_const_lv14_0;
    datastream_data_V_fu_6451_p3 <= 
        ap_phi_mux_p_Val2_37_phi_fu_802_p4 when (sA_L3_next_3_reg_1681(0) = '1') else 
        sel_tmp80_fu_6443_p3;
    delta_phi_V_fu_6826_p2 <= std_logic_vector(unsigned(tmp_48_fu_6806_p3) - unsigned(tmp_49_fu_6818_p3));
    delta_z_V_fu_6797_p2 <= std_logic_vector(unsigned(tmp_46_reg_8469) - unsigned(sum_fu_6793_p2));
        delta_z_fact_V_cast_fu_6802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta_z_V_fu_6797_p2),10));

    fm_phi_V_fu_6889_p1 <= delta_phi_V_reg_8494(12 - 1 downto 0);
    fullmatch1_dataarray_data_V_address0 <= tmp_131_cast_fu_7295_p1(8 - 1 downto 0);

    fullmatch1_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch1_dataarray_data_V_d0 <= bestmatch_next_data_s_reg_767;

    fullmatch1_dataarray_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_53_fu_7280_p2)
    begin
        if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_0) and (tmp_53_fu_7280_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch1_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch1_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch1_nentries_0_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i_fu_7304_p2, ap_condition_1034, ap_condition_4812)
    begin
        if ((ap_const_boolean_1 = ap_condition_4812)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch1_nentries_0_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1034)) then 
                fullmatch1_nentries_0_V <= p_09_0_i_fu_7304_p2;
            else 
                fullmatch1_nentries_0_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch1_nentries_0_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch1_nentries_0_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_53_fu_7280_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_0) and (tmp_53_fu_7280_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch1_nentries_0_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch1_nentries_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch1_nentries_1_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i_fu_7304_p2, ap_condition_1034, ap_condition_4817)
    begin
        if ((ap_const_boolean_1 = ap_condition_4817)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch1_nentries_1_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1034)) then 
                fullmatch1_nentries_1_V <= p_09_0_i_fu_7304_p2;
            else 
                fullmatch1_nentries_1_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch1_nentries_1_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch1_nentries_1_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_53_fu_7280_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_0) and (tmp_53_fu_7280_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch1_nentries_1_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch1_nentries_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch2_dataarray_data_V_address0 <= tmp_132_cast_fu_7246_p1(8 - 1 downto 0);

    fullmatch2_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch2_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch2_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch2_dataarray_data_V_d0 <= bestmatch_next_data_s_reg_767;

    fullmatch2_dataarray_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_54_fu_7231_p2)
    begin
        if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_1) and (tmp_54_fu_7231_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch2_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch2_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch2_nentries_0_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i1_fu_7255_p2, ap_condition_4812, ap_condition_1025)
    begin
        if ((ap_const_boolean_1 = ap_condition_4812)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch2_nentries_0_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1025)) then 
                fullmatch2_nentries_0_V <= p_09_0_i1_fu_7255_p2;
            else 
                fullmatch2_nentries_0_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch2_nentries_0_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch2_nentries_0_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_54_fu_7231_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_1) and (tmp_54_fu_7231_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch2_nentries_0_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch2_nentries_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch2_nentries_1_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i1_fu_7255_p2, ap_condition_4817, ap_condition_1025)
    begin
        if ((ap_const_boolean_1 = ap_condition_4817)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch2_nentries_1_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1025)) then 
                fullmatch2_nentries_1_V <= p_09_0_i1_fu_7255_p2;
            else 
                fullmatch2_nentries_1_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch2_nentries_1_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch2_nentries_1_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_54_fu_7231_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_1) and (tmp_54_fu_7231_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch2_nentries_1_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch2_nentries_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch3_dataarray_data_V_address0 <= tmp_133_cast_fu_7197_p1(8 - 1 downto 0);

    fullmatch3_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch3_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch3_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch3_dataarray_data_V_d0 <= bestmatch_next_data_s_reg_767;

    fullmatch3_dataarray_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_55_fu_7182_p2)
    begin
        if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_2) and (tmp_55_fu_7182_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch3_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch3_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch3_nentries_0_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i2_fu_7206_p2, ap_condition_4812, ap_condition_1016)
    begin
        if ((ap_const_boolean_1 = ap_condition_4812)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch3_nentries_0_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1016)) then 
                fullmatch3_nentries_0_V <= p_09_0_i2_fu_7206_p2;
            else 
                fullmatch3_nentries_0_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch3_nentries_0_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch3_nentries_0_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_55_fu_7182_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_2) and (tmp_55_fu_7182_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch3_nentries_0_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch3_nentries_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch3_nentries_1_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i2_fu_7206_p2, ap_condition_4817, ap_condition_1016)
    begin
        if ((ap_const_boolean_1 = ap_condition_4817)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch3_nentries_1_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1016)) then 
                fullmatch3_nentries_1_V <= p_09_0_i2_fu_7206_p2;
            else 
                fullmatch3_nentries_1_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch3_nentries_1_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch3_nentries_1_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_55_fu_7182_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_2) and (tmp_55_fu_7182_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch3_nentries_1_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch3_nentries_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch4_dataarray_data_V_address0 <= tmp_134_cast_fu_7148_p1(8 - 1 downto 0);

    fullmatch4_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch4_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch4_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch4_dataarray_data_V_d0 <= bestmatch_next_data_s_reg_767;

    fullmatch4_dataarray_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_56_fu_7133_p2)
    begin
        if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_3) and (tmp_56_fu_7133_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch4_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch4_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch4_nentries_0_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i3_fu_7157_p2, ap_condition_4812, ap_condition_1007)
    begin
        if ((ap_const_boolean_1 = ap_condition_4812)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch4_nentries_0_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1007)) then 
                fullmatch4_nentries_0_V <= p_09_0_i3_fu_7157_p2;
            else 
                fullmatch4_nentries_0_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch4_nentries_0_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch4_nentries_0_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_56_fu_7133_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_3) and (tmp_56_fu_7133_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch4_nentries_0_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch4_nentries_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch4_nentries_1_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i3_fu_7157_p2, ap_condition_4817, ap_condition_1007)
    begin
        if ((ap_const_boolean_1 = ap_condition_4817)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch4_nentries_1_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1007)) then 
                fullmatch4_nentries_1_V <= p_09_0_i3_fu_7157_p2;
            else 
                fullmatch4_nentries_1_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch4_nentries_1_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch4_nentries_1_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_56_fu_7133_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_3) and (tmp_56_fu_7133_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch4_nentries_1_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch4_nentries_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch5_dataarray_data_V_address0 <= tmp_135_cast_fu_7099_p1(8 - 1 downto 0);

    fullmatch5_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch5_dataarray_data_V_d0 <= bestmatch_next_data_s_reg_767;

    fullmatch5_dataarray_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_57_fu_7084_p2)
    begin
        if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_4) and (tmp_57_fu_7084_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch5_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch5_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch5_nentries_0_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i4_fu_7108_p2, ap_condition_4812, ap_condition_998)
    begin
        if ((ap_const_boolean_1 = ap_condition_4812)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch5_nentries_0_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_998)) then 
                fullmatch5_nentries_0_V <= p_09_0_i4_fu_7108_p2;
            else 
                fullmatch5_nentries_0_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch5_nentries_0_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch5_nentries_0_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_57_fu_7084_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_4) and (tmp_57_fu_7084_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch5_nentries_0_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch5_nentries_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch5_nentries_1_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i4_fu_7108_p2, ap_condition_4817, ap_condition_998)
    begin
        if ((ap_const_boolean_1 = ap_condition_4817)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch5_nentries_1_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_998)) then 
                fullmatch5_nentries_1_V <= p_09_0_i4_fu_7108_p2;
            else 
                fullmatch5_nentries_1_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch5_nentries_1_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch5_nentries_1_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_57_fu_7084_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_4) and (tmp_57_fu_7084_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch5_nentries_1_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch5_nentries_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch6_dataarray_data_V_address0 <= tmp_136_cast_fu_7056_p1(8 - 1 downto 0);

    fullmatch6_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch6_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch6_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch6_dataarray_data_V_d0 <= bestmatch_next_data_s_reg_767;

    fullmatch6_dataarray_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_58_fu_7041_p2)
    begin
        if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_5) and (tmp_58_fu_7041_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch6_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch6_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch6_nentries_0_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i5_fu_7065_p2, ap_condition_4812, ap_condition_989)
    begin
        if ((ap_const_boolean_1 = ap_condition_4812)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch6_nentries_0_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_989)) then 
                fullmatch6_nentries_0_V <= p_09_0_i5_fu_7065_p2;
            else 
                fullmatch6_nentries_0_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch6_nentries_0_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch6_nentries_0_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_58_fu_7041_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_5) and (tmp_58_fu_7041_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch6_nentries_0_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch6_nentries_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch6_nentries_1_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, p_09_0_i5_fu_7065_p2, ap_condition_4817, ap_condition_989)
    begin
        if ((ap_const_boolean_1 = ap_condition_4817)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch6_nentries_1_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_989)) then 
                fullmatch6_nentries_1_V <= p_09_0_i5_fu_7065_p2;
            else 
                fullmatch6_nentries_1_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch6_nentries_1_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch6_nentries_1_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, tmp_58_fu_7041_p2, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_5) and (tmp_58_fu_7041_p2 = ap_const_lv1_1) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch6_nentries_1_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch6_nentries_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch7_dataarray_data_V_address0 <= fullmatch7_dataarray_reg_7470;

    fullmatch7_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch7_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            fullmatch7_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fullmatch7_dataarray_data_V_d0 <= bestmatch_next_data_s_reg_767;

    fullmatch7_dataarray_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1)
    begin
        if (((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_6) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            fullmatch7_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            fullmatch7_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch7_nentries_0_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, ap_condition_4812, ap_condition_1055)
    begin
        if ((ap_const_boolean_1 = ap_condition_4812)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch7_nentries_0_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1055)) then 
                fullmatch7_nentries_0_V <= ap_const_lv8_1;
            else 
                fullmatch7_nentries_0_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch7_nentries_0_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch7_nentries_0_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_6) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch7_nentries_0_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch7_nentries_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    fullmatch7_nentries_1_V_assign_proc : process(tmp_38_reg_7620_pp0_iter6_reg, ap_condition_4817, ap_condition_1055)
    begin
        if ((ap_const_boolean_1 = ap_condition_4817)) then
            if ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1)) then 
                fullmatch7_nentries_1_V <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1055)) then 
                fullmatch7_nentries_1_V <= ap_const_lv8_1;
            else 
                fullmatch7_nentries_1_V <= "XXXXXXXX";
            end if;
        else 
            fullmatch7_nentries_1_V <= "XXXXXXXX";
        end if; 
    end process;


    fullmatch7_nentries_1_V_ap_vld_assign_proc : process(tmp_40_reg_7408, tmp_38_reg_7620_pp0_iter6_reg, ap_enable_reg_pp0_iter7, brmerge_fu_7024_p2, projseed_V_1_load_load_fu_6872_p1, ap_block_pp0_stage0_01001)
    begin
        if ((((projseed_V_1_load_load_fu_6872_p1 = ap_const_lv3_6) and (brmerge_fu_7024_p2 = ap_const_lv1_0) and (tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_0) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_38_reg_7620_pp0_iter6_reg = ap_const_lv1_1) and (tmp_40_reg_7408 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            fullmatch7_nentries_1_V_ap_vld <= ap_const_logic_1;
        else 
            fullmatch7_nentries_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    goodmatch_fu_6997_p2 <= (p_goodmatch_next_fu_6957_p2 or not_or_cond_fu_6991_p2);
    goodmatch_next_not_fu_7018_p2 <= (goodmatch_next_reg_1705 xor ap_const_lv1_1);
    grp_fu_7326_p2 <= ap_const_lv15_20(7 - 1 downto 0);
    inread_not62_i1_fu_2654_p2 <= (ap_phi_mux_inread_assign_1_phi_fu_1229_p4 xor ap_const_lv1_1);
    inread_not62_i2_fu_2994_p2 <= (ap_phi_mux_inread_assign_2_phi_fu_1241_p4 xor ap_const_lv1_1);
    inread_not62_i3_fu_3334_p2 <= (ap_phi_mux_inread_assign_3_phi_fu_1253_p4 xor ap_const_lv1_1);
    inread_not62_i4_fu_3668_p2 <= (ap_phi_mux_inread_assign_4_phi_fu_1505_p4 xor ap_const_lv1_1);
    inread_not62_i5_fu_3740_p2 <= (ap_phi_mux_inread_assign_5_phi_fu_1517_p4 xor ap_const_lv1_1);
    inread_not62_i_fu_2314_p2 <= (ap_phi_mux_inread_assign_phi_fu_1217_p4 xor ap_const_lv1_1);
    istep_V_fu_1956_p2 <= std_logic_vector(unsigned(p_8_reg_1114) + unsigned(ap_const_lv7_1));
    match1_dataarray_data_V_address0 <= tmp_96_fu_2081_p1(8 - 1 downto 0);

    match1_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match2_dataarray_data_V_address0 <= tmp_100_fu_2093_p1(8 - 1 downto 0);

    match2_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match2_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match2_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match3_dataarray_data_V_address0 <= tmp_102_fu_2105_p1(8 - 1 downto 0);

    match3_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match3_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match3_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match4_dataarray_data_V_address0 <= tmp_105_fu_2117_p1(8 - 1 downto 0);

    match4_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match4_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match4_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match5_dataarray_data_V_address0 <= tmp_107_fu_2129_p1(8 - 1 downto 0);

    match5_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match6_dataarray_data_V_address0 <= tmp_109_fu_2141_p1(8 - 1 downto 0);

    match6_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match6_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match6_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match7_dataarray_data_V_address0 <= tmp_111_fu_2153_p1(8 - 1 downto 0);

    match7_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match7_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match7_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    match8_dataarray_data_V_address0 <= tmp_113_fu_2165_p1(8 - 1 downto 0);

    match8_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            match8_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            match8_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ncm1_V_fu_1735_p3 <= 
        tmp_42_fu_1727_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_59_fu_1731_p1;
    ncm2_V_fu_1751_p3 <= 
        tmp_61_fu_1743_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_62_fu_1747_p1;
    ncm3_V_fu_1767_p3 <= 
        tmp_64_fu_1759_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_65_fu_1763_p1;
    ncm4_V_fu_1783_p3 <= 
        tmp_67_fu_1775_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_68_fu_1779_p1;
    ncm5_V_fu_1799_p3 <= 
        tmp_70_fu_1791_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_71_fu_1795_p1;
    ncm6_V_fu_1815_p3 <= 
        tmp_74_fu_1807_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_75_fu_1811_p1;
    ncm7_V_fu_1831_p3 <= 
        tmp_78_fu_1823_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_80_fu_1827_p1;
    ncm8_V_fu_1847_p3 <= 
        tmp_85_fu_1839_p1 when (tmp_40_fu_1723_p1(0) = '1') else 
        tmp_86_fu_1843_p1;
    newSel10_fu_2500_p3 <= 
        ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 when (sel_tmp6_fu_2482_p2(0) = '1') else 
        valid2_fu_2189_p2;
    newSel11_fu_2508_p3 <= 
        valid2_fu_2189_p2 when (sel_tmp5_fu_2476_p2(0) = '1') else 
        vB_L1_1_next_1_fu_2494_p2;
    newSel12_fu_2530_p3 <= 
        valid1_fu_2180_p2 when (sel_tmp6_fu_2482_p2(0) = '1') else 
        ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4;
    newSel13_fu_2538_p3 <= 
        valid1_fu_2180_p2 when (sel_tmp5_fu_2476_p2(0) = '1') else 
        vA_L1_1_next_2_fu_2524_p2;
    newSel14_fu_4211_p3 <= 
        ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 when (sel_tmp18_reg_7822(0) = '1') else 
        match4_dataarray_data_V_q0;
    newSel15_fu_4218_p3 <= 
        match4_dataarray_data_V_q0 when (sel_tmp17_reg_7812(0) = '1') else 
        ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4;
    newSel16_fu_4229_p3 <= 
        newSel14_fu_4211_p3 when (or_cond3_reg_7831(0) = '1') else 
        newSel15_fu_4218_p3;
    newSel17_fu_4249_p3 <= 
        match3_dataarray_data_V_q0 when (sel_tmp18_reg_7822(0) = '1') else 
        ap_phi_mux_p_Val2_13_phi_fu_958_p4;
    newSel18_fu_4256_p3 <= 
        match3_dataarray_data_V_q0 when (sel_tmp17_reg_7812(0) = '1') else 
        ap_phi_mux_p_Val2_13_phi_fu_958_p4;
    newSel19_fu_4263_p3 <= 
        newSel17_fu_4249_p3 when (or_cond3_reg_7831(0) = '1') else 
        newSel18_fu_4256_p3;
    newSel1_fu_3915_p3 <= 
        match2_dataarray_data_V_q0 when (sel_tmp5_reg_7718(0) = '1') else 
        ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4;
    newSel20_fu_4311_p3 <= 
        sB_L1_2_next_fu_4108_p2 when (sel_tmp18_reg_7822(0) = '1') else 
        sB_L1_2_next_1_fu_4168_p2;
    newSel21_fu_4318_p3 <= 
        sB_L1_2_next_2_fu_4206_p2 when (sel_tmp17_reg_7812(0) = '1') else 
        sB_L1_2_next_4_fu_4306_p2;
    newSel22_fu_4337_p3 <= 
        sA_L1_2_next_fu_4092_p2 when (sel_tmp18_reg_7822(0) = '1') else 
        sA_L1_2_next_1_fu_4151_p2;
    newSel23_fu_4344_p3 <= 
        sA_L1_2_next_2_fu_4190_p2 when (sel_tmp17_reg_7812(0) = '1') else 
        sA_L1_2_next_4_fu_4332_p2;
    newSel24_fu_2840_p3 <= 
        ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 when (sel_tmp18_fu_2822_p2(0) = '1') else 
        valid4_fu_2207_p2;
    newSel25_fu_2848_p3 <= 
        valid4_fu_2207_p2 when (sel_tmp17_fu_2816_p2(0) = '1') else 
        vB_L1_2_next_1_fu_2834_p2;
    newSel26_fu_2870_p3 <= 
        valid3_fu_2198_p2 when (sel_tmp18_fu_2822_p2(0) = '1') else 
        ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4;
    newSel27_fu_2878_p3 <= 
        valid3_fu_2198_p2 when (sel_tmp17_fu_2816_p2(0) = '1') else 
        vA_L1_2_next_2_fu_2864_p2;
    newSel28_fu_4514_p3 <= 
        ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 when (sel_tmp30_reg_7916(0) = '1') else 
        match6_dataarray_data_V_q0;
    newSel29_fu_4521_p3 <= 
        match6_dataarray_data_V_q0 when (sel_tmp29_reg_7906(0) = '1') else 
        ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4;
    newSel2_fu_3926_p3 <= 
        newSel_fu_3908_p3 when (or_cond_reg_7737(0) = '1') else 
        newSel1_fu_3915_p3;
    newSel30_fu_4532_p3 <= 
        newSel28_fu_4514_p3 when (or_cond6_reg_7925(0) = '1') else 
        newSel29_fu_4521_p3;
    newSel31_fu_4552_p3 <= 
        match5_dataarray_data_V_q0 when (sel_tmp30_reg_7916(0) = '1') else 
        ap_phi_mux_p_Val2_19_phi_fu_946_p4;
    newSel32_fu_4559_p3 <= 
        match5_dataarray_data_V_q0 when (sel_tmp29_reg_7906(0) = '1') else 
        ap_phi_mux_p_Val2_19_phi_fu_946_p4;
    newSel33_fu_4566_p3 <= 
        newSel31_fu_4552_p3 when (or_cond6_reg_7925(0) = '1') else 
        newSel32_fu_4559_p3;
    newSel34_fu_4614_p3 <= 
        sB_L1_3_next_fu_4411_p2 when (sel_tmp30_reg_7916(0) = '1') else 
        sB_L1_3_next_1_fu_4471_p2;
    newSel35_fu_4621_p3 <= 
        sB_L1_3_next_2_fu_4509_p2 when (sel_tmp29_reg_7906(0) = '1') else 
        sB_L1_3_next_4_fu_4609_p2;
    newSel36_fu_4640_p3 <= 
        sA_L1_3_next_fu_4395_p2 when (sel_tmp30_reg_7916(0) = '1') else 
        sA_L1_3_next_1_fu_4454_p2;
    newSel37_fu_4647_p3 <= 
        sA_L1_3_next_2_fu_4493_p2 when (sel_tmp29_reg_7906(0) = '1') else 
        sA_L1_3_next_4_fu_4635_p2;
    newSel38_fu_3180_p3 <= 
        ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 when (sel_tmp30_fu_3162_p2(0) = '1') else 
        valid6_fu_2225_p2;
    newSel39_fu_3188_p3 <= 
        valid6_fu_2225_p2 when (sel_tmp29_fu_3156_p2(0) = '1') else 
        vB_L1_3_next_1_fu_3174_p2;
    newSel3_fu_4034_p3 <= 
        sA_L1_1_next_fu_3789_p2 when (sel_tmp6_reg_7728(0) = '1') else 
        sA_L1_1_next_1_fu_3848_p2;
    newSel40_fu_3210_p3 <= 
        valid5_fu_2216_p2 when (sel_tmp30_fu_3162_p2(0) = '1') else 
        ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4;
    newSel41_fu_3218_p3 <= 
        valid5_fu_2216_p2 when (sel_tmp29_fu_3156_p2(0) = '1') else 
        vA_L1_3_next_2_fu_3204_p2;
    newSel42_fu_4817_p3 <= 
        ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 when (sel_tmp42_reg_8010(0) = '1') else 
        match8_dataarray_data_V_q0;
    newSel43_fu_4824_p3 <= 
        match8_dataarray_data_V_q0 when (sel_tmp41_reg_8000(0) = '1') else 
        ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4;
    newSel44_fu_4835_p3 <= 
        newSel42_fu_4817_p3 when (or_cond9_reg_8019(0) = '1') else 
        newSel43_fu_4824_p3;
    newSel45_fu_4855_p3 <= 
        match7_dataarray_data_V_q0 when (sel_tmp42_reg_8010(0) = '1') else 
        ap_phi_mux_p_Val2_24_phi_fu_934_p4;
    newSel46_fu_4862_p3 <= 
        match7_dataarray_data_V_q0 when (sel_tmp41_reg_8000(0) = '1') else 
        ap_phi_mux_p_Val2_24_phi_fu_934_p4;
    newSel47_fu_4869_p3 <= 
        newSel45_fu_4855_p3 when (or_cond9_reg_8019(0) = '1') else 
        newSel46_fu_4862_p3;
    newSel48_fu_4917_p3 <= 
        sB_L1_4_next_fu_4714_p2 when (sel_tmp42_reg_8010(0) = '1') else 
        sB_L1_4_next_1_fu_4774_p2;
    newSel49_fu_4924_p3 <= 
        sB_L1_4_next_2_fu_4812_p2 when (sel_tmp41_reg_8000(0) = '1') else 
        sB_L1_4_next_4_fu_4912_p2;
    newSel4_fu_3946_p3 <= 
        match1_dataarray_data_V_q0 when (sel_tmp6_reg_7728(0) = '1') else 
        ap_phi_mux_p_Val2_3_phi_fu_970_p4;
    newSel50_fu_4943_p3 <= 
        sA_L1_4_next_fu_4698_p2 when (sel_tmp42_reg_8010(0) = '1') else 
        sA_L1_4_next_1_fu_4757_p2;
    newSel51_fu_4950_p3 <= 
        sA_L1_4_next_2_fu_4796_p2 when (sel_tmp41_reg_8000(0) = '1') else 
        sA_L1_4_next_4_fu_4938_p2;
    newSel52_fu_3520_p3 <= 
        ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 when (sel_tmp42_fu_3502_p2(0) = '1') else 
        valid8_fu_2243_p2;
    newSel53_fu_3528_p3 <= 
        valid8_fu_2243_p2 when (sel_tmp41_fu_3496_p2(0) = '1') else 
        vB_L1_4_next_1_fu_3514_p2;
    newSel54_fu_3550_p3 <= 
        valid7_fu_2234_p2 when (sel_tmp42_fu_3502_p2(0) = '1') else 
        ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4;
    newSel55_fu_3558_p3 <= 
        valid7_fu_2234_p2 when (sel_tmp41_fu_3496_p2(0) = '1') else 
        vA_L1_4_next_2_fu_3544_p2;
    newSel56_fu_5373_p3 <= 
        sB_L2_1_next_fu_5142_p2 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        sB_L2_1_next_1_fu_5208_p2;
    newSel57_fu_5387_p3 <= 
        sB_L2_1_next_2_fu_5248_p2 when (sel_tmp53_fu_5267_p2(0) = '1') else 
        sB_L2_1_next_4_fu_5367_p2;
    newSel58_fu_5409_p3 <= 
        sA_L2_1_next_fu_5120_p2 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        sA_L2_1_next_1_fu_5191_p2;
    newSel59_fu_5417_p3 <= 
        sA_L2_1_next_2_fu_5231_p2 when (sel_tmp53_fu_5267_p2(0) = '1') else 
        sA_L2_1_next_4_fu_5403_p2;
    newSel5_fu_3953_p3 <= 
        match1_dataarray_data_V_q0 when (sel_tmp5_reg_7718(0) = '1') else 
        ap_phi_mux_p_Val2_3_phi_fu_970_p4;
    newSel60_fu_5932_p3 <= 
        sB_L2_2_next_fu_5701_p2 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        sB_L2_2_next_1_fu_5767_p2;
    newSel61_fu_5946_p3 <= 
        sB_L2_2_next_2_fu_5807_p2 when (sel_tmp65_fu_5826_p2(0) = '1') else 
        sB_L2_2_next_4_fu_5926_p2;
    newSel62_fu_5968_p3 <= 
        sA_L2_2_next_fu_5679_p2 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        sA_L2_2_next_1_fu_5750_p2;
    newSel63_fu_5976_p3 <= 
        sA_L2_2_next_2_fu_5790_p2 when (sel_tmp65_fu_5826_p2(0) = '1') else 
        sA_L2_2_next_4_fu_5962_p2;
    newSel64_fu_6465_p3 <= 
        sB_L3_next_fu_6254_p2 when (sA_L3_next_3_reg_1681(0) = '1') else 
        sB_L3_next_1_fu_6308_p2;
    newSel65_fu_6479_p3 <= 
        sB_L3_next_2_fu_6344_p2 when (sel_tmp76_fu_6363_p2(0) = '1') else 
        sB_L3_next_4_fu_6459_p2;
    newSel66_fu_6501_p3 <= 
        sA_L3_next_fu_6233_p2 when (sA_L3_next_3_reg_1681(0) = '1') else 
        sA_L3_next_1_fu_6292_p2;
    newSel67_fu_6509_p3 <= 
        sA_L3_next_2_fu_6329_p2 when (sel_tmp76_fu_6363_p2(0) = '1') else 
        sA_L3_next_4_fu_6495_p2;
    newSel6_fu_3960_p3 <= 
        newSel4_fu_3946_p3 when (or_cond_reg_7737(0) = '1') else 
        newSel5_fu_3953_p3;
    newSel7_fu_4041_p3 <= 
        sA_L1_1_next_2_fu_3887_p2 when (sel_tmp5_reg_7718(0) = '1') else 
        sA_L1_1_next_4_fu_4029_p2;
    newSel8_fu_4008_p3 <= 
        sB_L1_1_next_fu_3805_p2 when (sel_tmp6_reg_7728(0) = '1') else 
        sB_L1_1_next_1_fu_3865_p2;
    newSel9_fu_4015_p3 <= 
        sB_L1_1_next_2_fu_3903_p2 when (sel_tmp5_reg_7718(0) = '1') else 
        sB_L1_1_next_4_fu_4003_p2;
    newSel_fu_3908_p3 <= 
        ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 when (sel_tmp6_reg_7728(0) = '1') else 
        match2_dataarray_data_V_q0;
    newtracklet_fu_6659_p2 <= (tmp_39_fu_6653_p2 or tmp_38_reg_7620_pp0_iter2_reg);
    newtracklet_not_fu_7013_p2 <= (newtracklet_reg_8430_pp0_iter6_reg xor ap_const_lv1_1);
    nmcout1_fu_7315_p2 <= std_logic_vector(unsigned(addr_index_assign_fu_278) + unsigned(ap_const_lv32_1));
    nmcout2_fu_7266_p2 <= std_logic_vector(unsigned(addr_index_assign_1_fu_274) + unsigned(ap_const_lv32_1));
    nmcout3_fu_7217_p2 <= std_logic_vector(unsigned(addr_index_assign_2_fu_270) + unsigned(ap_const_lv32_1));
    nmcout4_fu_7168_p2 <= std_logic_vector(unsigned(addr_index_assign_3_fu_266) + unsigned(ap_const_lv32_1));
    nmcout5_1_fu_7073_p2 <= std_logic_vector(unsigned(addr_index_assign_4_fu_282) + unsigned(ap_const_lv32_1));
    nmcout5_fu_7119_p2 <= std_logic_vector(unsigned(addr_index_assign_4_fu_282) + unsigned(ap_const_lv32_1));
    nmcout6_fu_7030_p2 <= std_logic_vector(unsigned(addr_index_assign_5_fu_262) + unsigned(ap_const_lv32_1));
    not_newtracklet_fu_6952_p2 <= (newtracklet_reg_8430_pp0_iter6_reg xor ap_const_lv1_1);
    not_or_cond_demorgan_fu_6986_p2 <= (tmp_52_fu_6927_p2 or tmp_51_reg_8511);
    not_or_cond_fu_6991_p2 <= (not_or_cond_demorgan_fu_6986_p2 xor ap_const_lv1_1);
    not_sel_tmp1_fu_2894_p2 <= "0" when (storemerge14_i1_fu_2780_p3 = ap_const_lv3_3) else "1";
    not_sel_tmp2_fu_3234_p2 <= "0" when (storemerge14_i2_fu_3120_p3 = ap_const_lv3_3) else "1";
    not_sel_tmp3_fu_3574_p2 <= "0" when (storemerge14_i3_fu_3460_p3 = ap_const_lv3_3) else "1";
    not_sel_tmp4_fu_5489_p2 <= "0" when (storemerge14_i4_fu_5075_p3 = ap_const_lv3_3) else "1";
    not_sel_tmp5_fu_6048_p2 <= "0" when (storemerge14_i5_fu_5634_p3 = ap_const_lv3_3) else "1";
    not_sel_tmp6_fu_6581_p2 <= "0" when (storemerge14_i6_fu_6199_p3 = ap_const_lv3_3) else "1";
    not_sel_tmp_fu_2554_p2 <= "0" when (storemerge14_i_fu_2440_p3 = ap_const_lv3_3) else "1";
    or_cond10_fu_4831_p2 <= (sel_tmp41_reg_8000 or sel_tmp40_reg_7992);
    or_cond11_fu_4842_p2 <= (or_cond9_reg_8019 or or_cond10_fu_4831_p2);
    or_cond12_fu_5381_p2 <= (sel_tmp54_fu_5289_p2 or sel_tmp51_fu_5057_p2);
    or_cond13_fu_5940_p2 <= (sel_tmp66_fu_5848_p2 or sel_tmp63_fu_5616_p2);
    or_cond14_fu_6473_p2 <= (sel_tmp77_fu_6376_p2 or sA_L3_next_3_reg_1681);
    or_cond1_fu_3922_p2 <= (sel_tmp5_reg_7718 or sel_tmp4_reg_7710);
    or_cond2_fu_3933_p2 <= (or_cond_reg_7737 or or_cond1_fu_3922_p2);
    or_cond3_fu_2828_p2 <= (sel_tmp18_fu_2822_p2 or sel_tmp15_fu_2760_p2);
    or_cond4_fu_4225_p2 <= (sel_tmp17_reg_7812 or sel_tmp16_reg_7804);
    or_cond5_fu_4236_p2 <= (or_cond4_fu_4225_p2 or or_cond3_reg_7831);
    or_cond6_fu_3168_p2 <= (sel_tmp30_fu_3162_p2 or sel_tmp27_fu_3100_p2);
    or_cond7_fu_4528_p2 <= (sel_tmp29_reg_7906 or sel_tmp28_reg_7898);
    or_cond8_fu_4539_p2 <= (or_cond7_fu_4528_p2 or or_cond6_reg_7925);
    or_cond9_fu_3508_p2 <= (sel_tmp42_fu_3502_p2 or sel_tmp39_fu_3440_p2);
    or_cond_53_fu_6933_p2 <= (tmp_52_fu_6927_p2 or tmp_51_reg_8511);
    or_cond_fu_2488_p2 <= (sel_tmp6_fu_2482_p2 or sel_tmp2_fu_2420_p2);
    p_09_0_i1_fu_7255_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_126_fu_7251_p1));
    p_09_0_i2_fu_7206_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_129_fu_7202_p1));
    p_09_0_i3_fu_7157_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_132_fu_7153_p1));
    p_09_0_i4_fu_7108_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_135_fu_7104_p1));
    p_09_0_i5_fu_7065_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_138_fu_7061_p1));
    p_09_0_i_fu_7304_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_123_fu_7300_p1));
    p_10_fu_2010_p3 <= 
        addr4_V_fu_2004_p2 when (ap_phi_mux_read4_phi_fu_1162_p4(0) = '1') else 
        ap_phi_mux_p_3_phi_fu_1063_p4;
    p_11_fu_2038_p3 <= 
        addr6_V_fu_2032_p2 when (ap_phi_mux_read6_phi_fu_1184_p4(0) = '1') else 
        ap_phi_mux_p_5_phi_fu_1085_p4;
    p_12_fu_2066_p3 <= 
        addr8_V_fu_2060_p2 when (ap_phi_mux_read8_phi_fu_1206_p4(0) = '1') else 
        ap_phi_mux_p_7_phi_fu_1107_p4;
    p_9_fu_1982_p3 <= 
        addr2_V_fu_1976_p2 when (ap_phi_mux_read2_phi_fu_1140_p4(0) = '1') else 
        ap_phi_mux_p_1_phi_fu_1041_p4;
    p_Result_i10_fu_4417_p4 <= ap_phi_mux_p_Val2_19_phi_fu_946_p4(13 downto 7);
    p_Result_i11_fu_4427_p4 <= match6_dataarray_data_V_q0(13 downto 7);
    p_Result_i12_fu_4661_p4 <= match7_dataarray_data_V_q0(13 downto 7);
    p_Result_i13_fu_4671_p4 <= ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4(13 downto 7);
    p_Result_i14_fu_4720_p4 <= ap_phi_mux_p_Val2_24_phi_fu_934_p4(13 downto 7);
    p_Result_i15_fu_4730_p4 <= match8_dataarray_data_V_q0(13 downto 7);
    p_Result_i16_fu_5083_p4 <= cm_L1_1_data_V_4_fu_3996_p3(13 downto 7);
    p_Result_i17_fu_5093_p4 <= ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4(13 downto 7);
    p_Result_i18_fu_5148_p4 <= ap_phi_mux_p_Val2_29_phi_fu_850_p4(13 downto 7);
    p_Result_i19_fu_5158_p4 <= cm_L1_2_data_V_4_fu_4299_p3(13 downto 7);
    p_Result_i1_fu_3762_p4 <= ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4(13 downto 7);
    p_Result_i20_fu_5642_p4 <= cm_L1_3_data_V_4_fu_4602_p3(13 downto 7);
    p_Result_i21_fu_5652_p4 <= ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4(13 downto 7);
    p_Result_i22_fu_5707_p4 <= ap_phi_mux_p_Val2_33_phi_fu_838_p4(13 downto 7);
    p_Result_i23_fu_5717_p4 <= cm_L1_4_data_V_4_fu_4905_p3(13 downto 7);
    p_Result_i25_fu_6207_p4 <= ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4(13 downto 7);
    p_Result_i26_fu_6260_p4 <= ap_phi_mux_p_Val2_37_phi_fu_802_p4(13 downto 7);
    p_Result_i2_fu_3811_p4 <= ap_phi_mux_p_Val2_3_phi_fu_970_p4(13 downto 7);
    p_Result_i3_fu_3821_p4 <= match2_dataarray_data_V_q0(13 downto 7);
    p_Result_i4_fu_4358_p4 <= match5_dataarray_data_V_q0(13 downto 7);
    p_Result_i5_fu_4368_p4 <= ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4(13 downto 7);
    p_Result_i6_fu_4055_p4 <= match3_dataarray_data_V_q0(13 downto 7);
    p_Result_i7_fu_4065_p4 <= ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4(13 downto 7);
    p_Result_i8_fu_4114_p4 <= ap_phi_mux_p_Val2_13_phi_fu_958_p4(13 downto 7);
    p_Result_i9_fu_4124_p4 <= match4_dataarray_data_V_q0(13 downto 7);
    p_Result_i_fu_3752_p4 <= match1_dataarray_data_V_q0(13 downto 7);
    p_Val2_42_fu_3938_p3 <= 
        newSel2_fu_3926_p3 when (or_cond2_fu_3933_p2(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_43_fu_3967_p3 <= 
        newSel6_fu_3960_p3 when (or_cond2_fu_3933_p2(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_44_fu_4241_p3 <= 
        newSel16_fu_4229_p3 when (or_cond5_fu_4236_p2(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_45_fu_4270_p3 <= 
        newSel19_fu_4263_p3 when (or_cond5_fu_4236_p2(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_46_fu_4544_p3 <= 
        newSel30_fu_4532_p3 when (or_cond8_fu_4539_p2(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_47_fu_4573_p3 <= 
        newSel33_fu_4566_p3 when (or_cond8_fu_4539_p2(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_48_fu_4847_p3 <= 
        newSel44_fu_4835_p3 when (or_cond11_fu_4842_p2(0) = '1') else 
        ap_const_lv14_0;
    p_Val2_49_fu_4876_p3 <= 
        newSel47_fu_4869_p3 when (or_cond11_fu_4842_p2(0) = '1') else 
        ap_const_lv14_0;
    p_bestmatch_next_data_fu_6938_p3 <= 
        ap_const_lv45_0 when (newtracklet_reg_8430_pp0_iter6_reg(0) = '1') else 
        bestmatch_next_data_s_reg_767;
    p_goodmatch_next_fu_6957_p2 <= (not_newtracklet_fu_6952_p2 and goodmatch_next_reg_1705);
    p_mux_i_cast_cast_fu_6147_p3 <= 
        ap_const_lv3_1 when (sA_L3_next_3_reg_1681(0) = '1') else 
        ap_const_lv3_2;
    p_projseed_next_V_1_fu_6945_p3 <= 
        ap_const_lv3_7 when (newtracklet_reg_8430_pp0_iter6_reg(0) = '1') else 
        projseed_V_1_fu_250;
    proj_phi_corr_V_fu_6813_p2 <= std_logic_vector(signed(tmp_43_fu_6790_p1) + signed(proj_phi_V_reg_8449));
    proj_phid_V_fu_6699_p4 <= allproj_dataarray_data_V_q0(19 downto 10);
    proj_zd_V_fu_6709_p1 <= allproj_dataarray_data_V_q0(10 - 1 downto 0);
    projid_V_fu_6615_p4 <= datastream_data_V_fu_6451_p3(13 downto 7);
    projseed_V_1_load_load_fu_6872_p1 <= projseed_V_1_fu_250;
    projseed_V_fu_6979_p3 <= 
        p_projseed_next_V_1_fu_6945_p3 when (or_cond_53_fu_6933_p2(0) = '1') else 
        projseed_next_V_reg_8444_pp0_iter6_reg;
    projseed_next_V_fu_6679_p4 <= allproj_dataarray_data_V_q0(59 downto 57);
    r_V_fu_6721_p0 <= stub_r_V_fu_6669_p4;
    r_V_fu_6721_p1 <= proj_phid_V_fu_6699_p4;
    r_V_fu_6721_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_fu_6721_p0) * signed(r_V_fu_6721_p1))), 17));
    read1_next_fu_2278_p2 <= (valid1_fu_2180_p2 and brmerge16_i_fu_2272_p2);
    read2_next_fu_2302_p2 <= (valid2_fu_2189_p2 and brmerge20_i_fu_2296_p2);
    read3_next_fu_2618_p2 <= (valid3_fu_2198_p2 and brmerge16_i1_fu_2612_p2);
    read4_next_fu_2642_p2 <= (valid4_fu_2207_p2 and brmerge20_i1_fu_2636_p2);
    read5_next_fu_2958_p2 <= (valid5_fu_2216_p2 and brmerge16_i2_fu_2952_p2);
    read6_next_fu_2982_p2 <= (valid6_fu_2225_p2 and brmerge20_i2_fu_2976_p2);
    read7_next_fu_3298_p2 <= (valid7_fu_2234_p2 and brmerge16_i3_fu_3292_p2);
    read8_next_fu_3322_p2 <= (valid8_fu_2243_p2 and brmerge20_i3_fu_3316_p2);
    read_L1_1_next_fu_3638_p2 <= (valid_L1_1_4_fu_2580_p3 and brmerge16_i4_fu_3632_p2);
    read_L1_2_next_fu_3662_p2 <= (valid_L1_2_4_fu_2920_p3 and brmerge20_i4_fu_3656_p2);
    read_L1_3_next_fu_3710_p2 <= (valid_L1_3_4_fu_3260_p3 and brmerge16_i5_fu_3704_p2);
    read_L1_4_next_fu_3734_p2 <= (valid_L1_4_4_fu_3600_p3 and brmerge20_i5_fu_3728_p2);
    read_L2_1_next_fu_6094_p2 <= (valid_L2_1_4_fu_5515_p3 and brmerge16_i6_fu_6088_p2);
    read_L2_2_next_fu_6112_p2 <= (valid_L2_2_4_fu_6074_p3 and brmerge20_i6_fu_6106_p2);
    rev10_fu_4746_p2 <= (ult10_fu_4740_p2 xor ap_const_lv1_1);
    rev11_fu_4785_p2 <= (ult11_fu_4779_p2 xor ap_const_lv1_1);
    rev12_fu_5109_p2 <= (ult12_fu_5103_p2 xor ap_const_lv1_1);
    rev13_fu_5174_p2 <= (ult13_fu_5168_p2 xor ap_const_lv1_1);
    rev14_fu_5219_p2 <= (ult14_fu_5213_p2 xor ap_const_lv1_1);
    rev15_fu_5668_p2 <= (ult15_fu_5662_p2 xor ap_const_lv1_1);
    rev16_fu_5733_p2 <= (ult16_fu_5727_p2 xor ap_const_lv1_1);
    rev17_fu_5778_p2 <= (ult17_fu_5772_p2 xor ap_const_lv1_1);
    rev18_fu_6222_p2 <= (ult18_fu_6217_p2 xor ap_const_lv1_1);
    rev19_fu_6275_p2 <= (ult19_fu_6270_p2 xor ap_const_lv1_1);
    rev1_fu_3837_p2 <= (ult1_fu_3831_p2 xor ap_const_lv1_1);
    rev20_fu_6317_p2 <= (ult20_fu_6313_p2 xor ap_const_lv1_1);
    rev2_fu_3876_p2 <= (ult2_fu_3870_p2 xor ap_const_lv1_1);
    rev3_fu_4081_p2 <= (ult3_fu_4075_p2 xor ap_const_lv1_1);
    rev4_fu_4140_p2 <= (ult4_fu_4134_p2 xor ap_const_lv1_1);
    rev5_fu_4179_p2 <= (ult5_fu_4173_p2 xor ap_const_lv1_1);
    rev6_fu_4384_p2 <= (ult6_fu_4378_p2 xor ap_const_lv1_1);
    rev7_fu_4443_p2 <= (ult7_fu_4437_p2 xor ap_const_lv1_1);
    rev8_fu_4482_p2 <= (ult8_fu_4476_p2 xor ap_const_lv1_1);
    rev9_fu_4687_p2 <= (ult9_fu_4681_p2 xor ap_const_lv1_1);
    rev_fu_3778_p2 <= (ult_fu_3772_p2 xor ap_const_lv1_1);
    sA_L1_1_next_1_fu_3848_p2 <= (vA_L1_1_next_3_reg_1309 and brmerge36_i_fu_3843_p2);
    sA_L1_1_next_2_fu_3887_p2 <= (valid1_reg_7625 and brmerge41_i_fu_3882_p2);
    sA_L1_1_next_4_fu_4029_p2 <= (sel_tmp4_reg_7710 and sA_L1_1_next_3_reg_1405);
    sA_L1_1_next_6_fu_4048_p3 <= 
        newSel3_fu_4034_p3 when (or_cond_reg_7737(0) = '1') else 
        newSel7_fu_4041_p3;
    sA_L1_1_next_fu_3789_p2 <= (valid1_reg_7625 and brmerge33_i_fu_3784_p2);
    sA_L1_2_next_1_fu_4151_p2 <= (vA_L1_2_next_3_reg_1321 and brmerge36_i1_fu_4146_p2);
    sA_L1_2_next_2_fu_4190_p2 <= (valid3_reg_7637 and brmerge41_i1_fu_4185_p2);
    sA_L1_2_next_4_fu_4332_p2 <= (sel_tmp16_reg_7804 and sA_L1_2_next_3_reg_1417);
    sA_L1_2_next_6_fu_4351_p3 <= 
        newSel22_fu_4337_p3 when (or_cond3_reg_7831(0) = '1') else 
        newSel23_fu_4344_p3;
    sA_L1_2_next_fu_4092_p2 <= (valid3_reg_7637 and brmerge33_i1_fu_4087_p2);
    sA_L1_3_next_1_fu_4454_p2 <= (vA_L1_3_next_3_reg_1333 and brmerge36_i2_fu_4449_p2);
    sA_L1_3_next_2_fu_4493_p2 <= (valid5_reg_7649 and brmerge41_i2_fu_4488_p2);
    sA_L1_3_next_4_fu_4635_p2 <= (sel_tmp28_reg_7898 and sA_L1_3_next_3_reg_1429);
    sA_L1_3_next_6_fu_4654_p3 <= 
        newSel36_fu_4640_p3 when (or_cond6_reg_7925(0) = '1') else 
        newSel37_fu_4647_p3;
    sA_L1_3_next_fu_4395_p2 <= (valid5_reg_7649 and brmerge33_i2_fu_4390_p2);
    sA_L1_4_next_1_fu_4757_p2 <= (vA_L1_4_next_3_reg_1345 and brmerge36_i3_fu_4752_p2);
    sA_L1_4_next_2_fu_4796_p2 <= (valid7_reg_7661 and brmerge41_i3_fu_4791_p2);
    sA_L1_4_next_4_fu_4938_p2 <= (sel_tmp40_reg_7992 and sA_L1_4_next_3_reg_1441);
    sA_L1_4_next_6_fu_4957_p3 <= 
        newSel50_fu_4943_p3 when (or_cond9_reg_8019(0) = '1') else 
        newSel51_fu_4950_p3;
    sA_L1_4_next_fu_4698_p2 <= (valid7_reg_7661 and brmerge33_i3_fu_4693_p2);
    sA_L2_1_next_1_fu_5191_p2 <= (vA_L2_1_next_1_reg_1549 and brmerge36_i4_fu_5185_p2);
    sA_L2_1_next_2_fu_5231_p2 <= (valid_L1_1_4_reg_7756 and brmerge41_i4_fu_5225_p2);
    sA_L2_1_next_4_fu_5403_p2 <= (sel_tmp52_fu_5253_p2 and sA_L2_1_next_3_reg_1597);
    sA_L2_1_next_6_fu_5425_p3 <= 
        newSel58_fu_5409_p3 when (or_cond12_fu_5381_p2(0) = '1') else 
        newSel59_fu_5417_p3;
    sA_L2_1_next_fu_5120_p2 <= (valid_L1_1_4_reg_7756 and brmerge33_i4_fu_5115_p2);
    sA_L2_2_next_1_fu_5750_p2 <= (vA_L2_2_next_1_reg_1561 and brmerge36_i5_fu_5744_p2);
    sA_L2_2_next_2_fu_5790_p2 <= (valid_L1_3_4_reg_7944 and brmerge41_i5_fu_5784_p2);
    sA_L2_2_next_4_fu_5962_p2 <= (sel_tmp64_fu_5812_p2 and sA_L2_2_next_3_reg_1609);
    sA_L2_2_next_6_fu_5984_p3 <= 
        newSel62_fu_5968_p3 when (or_cond13_fu_5940_p2(0) = '1') else 
        newSel63_fu_5976_p3;
    sA_L2_2_next_fu_5679_p2 <= (valid_L1_3_4_reg_7944 and brmerge33_i5_fu_5674_p2);
    sA_L3_next_1_fu_6292_p2 <= (vA_L3_next_1_reg_1657 and brmerge36_i6_fu_6286_p2);
    sA_L3_next_2_fu_6329_p2 <= (valid_L2_1_4_reg_8280 and brmerge41_i6_fu_6323_p2);
    sA_L3_next_4_fu_6495_p2 <= (sel_tmp75_fu_6349_p2 and sA_L3_next_3_reg_1681);
    sA_L3_next_6_fu_6517_p3 <= 
        newSel66_fu_6501_p3 when (or_cond14_fu_6473_p2(0) = '1') else 
        newSel67_fu_6509_p3;
    sA_L3_next_fu_6233_p2 <= (valid_L2_1_4_reg_8280 and brmerge33_i6_fu_6228_p2);
    sA_not_i1_fu_2648_p2 <= (ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4 xor ap_const_lv1_1);
    sA_not_i2_fu_2988_p2 <= (ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4 xor ap_const_lv1_1);
    sA_not_i3_fu_3328_p2 <= (ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4 xor ap_const_lv1_1);
    sA_not_i4_fu_4964_p2 <= (sA_L2_1_next_3_reg_1597 xor ap_const_lv1_1);
    sA_not_i5_fu_5523_p2 <= (sA_L2_2_next_3_reg_1609 xor ap_const_lv1_1);
    sA_not_i_fu_2308_p2 <= (ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4 xor ap_const_lv1_1);
    sB_L1_1_next_1_fu_3865_p2 <= (valid2_reg_7631 and brmerge38_i_fu_3860_p2);
    sB_L1_1_next_2_fu_3903_p2 <= (valid2_reg_7631 and brmerge43_i_fu_3898_p2);
    sB_L1_1_next_4_fu_4003_p2 <= (sel_tmp4_reg_7710 and sB_L1_1_next_3_reg_1453);
    sB_L1_1_next_6_fu_4022_p3 <= 
        newSel8_fu_4008_p3 when (or_cond_reg_7737(0) = '1') else 
        newSel9_fu_4015_p3;
    sB_L1_1_next_fu_3805_p2 <= (valid_L1_1_next_3_reg_1357 and brmerge34_i_fu_3800_p2);
    sB_L1_2_next_1_fu_4168_p2 <= (valid4_reg_7643 and brmerge38_i1_fu_4163_p2);
    sB_L1_2_next_2_fu_4206_p2 <= (valid4_reg_7643 and brmerge43_i1_fu_4201_p2);
    sB_L1_2_next_4_fu_4306_p2 <= (sel_tmp16_reg_7804 and sB_L1_2_next_3_reg_1465);
    sB_L1_2_next_6_fu_4325_p3 <= 
        newSel20_fu_4311_p3 when (or_cond3_reg_7831(0) = '1') else 
        newSel21_fu_4318_p3;
    sB_L1_2_next_fu_4108_p2 <= (valid_L1_2_next_3_reg_1369 and brmerge34_i1_fu_4103_p2);
    sB_L1_3_next_1_fu_4471_p2 <= (valid6_reg_7655 and brmerge38_i2_fu_4466_p2);
    sB_L1_3_next_2_fu_4509_p2 <= (valid6_reg_7655 and brmerge43_i2_fu_4504_p2);
    sB_L1_3_next_4_fu_4609_p2 <= (sel_tmp28_reg_7898 and sB_L1_3_next_3_reg_1477);
    sB_L1_3_next_6_fu_4628_p3 <= 
        newSel34_fu_4614_p3 when (or_cond6_reg_7925(0) = '1') else 
        newSel35_fu_4621_p3;
    sB_L1_3_next_fu_4411_p2 <= (valid_L1_3_next_3_reg_1381 and brmerge34_i2_fu_4406_p2);
    sB_L1_4_next_1_fu_4774_p2 <= (valid8_reg_7667 and brmerge38_i3_fu_4769_p2);
    sB_L1_4_next_2_fu_4812_p2 <= (valid8_reg_7667 and brmerge43_i3_fu_4807_p2);
    sB_L1_4_next_4_fu_4912_p2 <= (sel_tmp40_reg_7992 and sB_L1_4_next_3_reg_1489);
    sB_L1_4_next_6_fu_4931_p3 <= 
        newSel48_fu_4917_p3 when (or_cond9_reg_8019(0) = '1') else 
        newSel49_fu_4924_p3;
    sB_L1_4_next_fu_4714_p2 <= (valid_L1_4_next_3_reg_1393 and brmerge34_i3_fu_4709_p2);
    sB_L2_1_next_1_fu_5208_p2 <= (valid_L1_2_4_reg_7850 and brmerge38_i4_fu_5203_p2);
    sB_L2_1_next_2_fu_5248_p2 <= (valid_L1_2_4_reg_7850 and brmerge43_i4_fu_5242_p2);
    sB_L2_1_next_4_fu_5367_p2 <= (sel_tmp52_fu_5253_p2 and sB_L2_1_next_3_reg_1621);
    sB_L2_1_next_6_fu_5395_p3 <= 
        newSel56_fu_5373_p3 when (or_cond12_fu_5381_p2(0) = '1') else 
        newSel57_fu_5387_p3;
    sB_L2_1_next_fu_5142_p2 <= (valid_L2_1_next_3_reg_1573 and brmerge34_i4_fu_5136_p2);
    sB_L2_2_next_1_fu_5767_p2 <= (valid_L1_4_4_reg_8038 and brmerge38_i5_fu_5762_p2);
    sB_L2_2_next_2_fu_5807_p2 <= (valid_L1_4_4_reg_8038 and brmerge43_i5_fu_5801_p2);
    sB_L2_2_next_4_fu_5926_p2 <= (sel_tmp64_fu_5812_p2 and sB_L2_2_next_3_reg_1633);
    sB_L2_2_next_6_fu_5954_p3 <= 
        newSel60_fu_5932_p3 when (or_cond13_fu_5940_p2(0) = '1') else 
        newSel61_fu_5946_p3;
    sB_L2_2_next_fu_5701_p2 <= (valid_L2_2_next_3_reg_1585 and brmerge34_i5_fu_5695_p2);
    sB_L3_next_1_fu_6308_p2 <= (valid_L2_2_4_reg_8328 and brmerge38_i6_fu_6303_p2);
    sB_L3_next_2_fu_6344_p2 <= (valid_L2_2_4_reg_8328 and brmerge43_i6_fu_6338_p2);
    sB_L3_next_4_fu_6459_p2 <= (sel_tmp75_fu_6349_p2 and sB_L3_next_3_reg_1693);
    sB_L3_next_6_fu_6487_p3 <= 
        newSel64_fu_6465_p3 when (or_cond14_fu_6473_p2(0) = '1') else 
        newSel65_fu_6479_p3;
    sB_L3_next_fu_6254_p2 <= (valid_L3_next_3_reg_1669 and brmerge34_i6_fu_6248_p2);
    sB_not_i1_fu_2672_p2 <= (ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 xor ap_const_lv1_1);
    sB_not_i2_fu_3012_p2 <= (ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 xor ap_const_lv1_1);
    sB_not_i3_fu_3352_p2 <= (ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 xor ap_const_lv1_1);
    sB_not_i4_fu_4975_p2 <= (sB_L2_1_next_3_reg_1621 xor ap_const_lv1_1);
    sB_not_i5_fu_5534_p2 <= (sB_L2_2_next_3_reg_1633 xor ap_const_lv1_1);
    sB_not_i_fu_2332_p2 <= (ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 xor ap_const_lv1_1);
    sel_tmp10_fu_2566_p2 <= (tmp85_fu_2560_p2 and sel_tmp4_fu_2470_p2);
    sel_tmp11_fu_2572_p3 <= 
        ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 when (sel_tmp2_fu_2420_p2(0) = '1') else 
        sel_tmp10_fu_2566_p2;
    sel_tmp12_fu_2708_p2 <= (brmerge25_i1_fu_2684_p2 xor ap_const_lv1_1);
    sel_tmp13_fu_2732_p2 <= (tmp89_fu_2726_p2 and tmp87_fu_2714_p2);
    sel_tmp14_fu_2752_p3 <= 
        storemerge_i1_cast_fu_2738_p3 when (tmp_76_fu_2746_p2(0) = '1') else 
        ap_const_lv3_4;
    sel_tmp15_fu_2760_p2 <= (brmerge_i1_fu_2666_p2 and brmerge19_not_i1_fu_2624_p2);
    sel_tmp16_fu_2810_p2 <= "1" when (storemerge14_i1_fu_2780_p3 = ap_const_lv3_0) else "0";
    sel_tmp17_cast_fu_2766_p3 <= 
        ap_const_lv3_2 when (sel_tmp15_fu_2760_p2(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp17_fu_2816_p2 <= "1" when (storemerge14_i1_fu_2780_p3 = ap_const_lv3_3) else "0";
    sel_tmp18_fu_2822_p2 <= "1" when (storemerge14_i1_fu_2780_p3 = ap_const_lv3_1) else "0";
    sel_tmp19_fu_4278_p3 <= 
        ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 when (sel_tmp16_reg_7804(0) = '1') else 
        ap_const_lv14_0;
    sel_tmp1_fu_2412_p3 <= 
        storemerge_i_cast_fu_2398_p3 when (tmp_47_fu_2406_p2(0) = '1') else 
        ap_const_lv3_4;
    sel_tmp20_fu_4285_p3 <= 
        ap_const_lv14_0 when (sel_tmp17_reg_7812(0) = '1') else 
        sel_tmp19_fu_4278_p3;
    sel_tmp21_fu_4292_p3 <= 
        ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 when (sel_tmp15_reg_7787(0) = '1') else 
        sel_tmp20_fu_4285_p3;
    sel_tmp22_fu_2906_p2 <= (tmp90_fu_2900_p2 and sel_tmp16_fu_2810_p2);
    sel_tmp23_fu_2912_p3 <= 
        ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 when (sel_tmp15_fu_2760_p2(0) = '1') else 
        sel_tmp22_fu_2906_p2;
    sel_tmp24_fu_3048_p2 <= (brmerge25_i2_fu_3024_p2 xor ap_const_lv1_1);
    sel_tmp25_fu_3072_p2 <= (tmp94_fu_3066_p2 and tmp92_fu_3054_p2);
    sel_tmp26_fu_3092_p3 <= 
        storemerge_i2_cast_fu_3078_p3 when (tmp_82_fu_3086_p2(0) = '1') else 
        ap_const_lv3_4;
    sel_tmp27_fu_3100_p2 <= (brmerge_i2_fu_3006_p2 and brmerge19_not_i2_fu_2964_p2);
    sel_tmp28_fu_3150_p2 <= "1" when (storemerge14_i2_fu_3120_p3 = ap_const_lv3_0) else "0";
    sel_tmp29_fu_3156_p2 <= "1" when (storemerge14_i2_fu_3120_p3 = ap_const_lv3_3) else "0";
    sel_tmp2_fu_2420_p2 <= (brmerge_i_fu_2326_p2 and brmerge19_not_i_fu_2284_p2);
    sel_tmp30_cast_fu_3106_p3 <= 
        ap_const_lv3_2 when (sel_tmp27_fu_3100_p2(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp30_fu_3162_p2 <= "1" when (storemerge14_i2_fu_3120_p3 = ap_const_lv3_1) else "0";
    sel_tmp31_fu_4581_p3 <= 
        ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 when (sel_tmp28_reg_7898(0) = '1') else 
        ap_const_lv14_0;
    sel_tmp32_fu_4588_p3 <= 
        ap_const_lv14_0 when (sel_tmp29_reg_7906(0) = '1') else 
        sel_tmp31_fu_4581_p3;
    sel_tmp33_fu_4595_p3 <= 
        ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 when (sel_tmp27_reg_7881(0) = '1') else 
        sel_tmp32_fu_4588_p3;
    sel_tmp34_fu_3246_p2 <= (tmp95_fu_3240_p2 and sel_tmp28_fu_3150_p2);
    sel_tmp35_fu_3252_p3 <= 
        ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 when (sel_tmp27_fu_3100_p2(0) = '1') else 
        sel_tmp34_fu_3246_p2;
    sel_tmp36_fu_3388_p2 <= (brmerge25_i3_fu_3364_p2 xor ap_const_lv1_1);
    sel_tmp37_fu_3412_p2 <= (tmp99_fu_3406_p2 and tmp97_fu_3394_p2);
    sel_tmp38_fu_3432_p3 <= 
        storemerge_i3_cast_fu_3418_p3 when (tmp_84_fu_3426_p2(0) = '1') else 
        ap_const_lv3_4;
    sel_tmp39_fu_3440_p2 <= (brmerge_i3_fu_3346_p2 and brmerge19_not_i3_fu_3304_p2);
    sel_tmp3_cast_fu_2426_p3 <= 
        ap_const_lv3_2 when (sel_tmp2_fu_2420_p2(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp3_fu_3989_p3 <= 
        ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 when (sel_tmp2_reg_7693(0) = '1') else 
        sel_tmp9_fu_3982_p3;
    sel_tmp40_fu_3490_p2 <= "1" when (storemerge14_i3_fu_3460_p3 = ap_const_lv3_0) else "0";
    sel_tmp41_fu_3496_p2 <= "1" when (storemerge14_i3_fu_3460_p3 = ap_const_lv3_3) else "0";
    sel_tmp42_fu_3502_p2 <= "1" when (storemerge14_i3_fu_3460_p3 = ap_const_lv3_1) else "0";
    sel_tmp43_cast_fu_3446_p3 <= 
        ap_const_lv3_2 when (sel_tmp39_fu_3440_p2(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp43_fu_4884_p3 <= 
        ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 when (sel_tmp40_reg_7992(0) = '1') else 
        ap_const_lv14_0;
    sel_tmp44_fu_4891_p3 <= 
        ap_const_lv14_0 when (sel_tmp41_reg_8000(0) = '1') else 
        sel_tmp43_fu_4884_p3;
    sel_tmp45_fu_4898_p3 <= 
        ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 when (sel_tmp39_reg_7975(0) = '1') else 
        sel_tmp44_fu_4891_p3;
    sel_tmp46_fu_3586_p2 <= (tmp100_fu_3580_p2 and sel_tmp40_fu_3490_p2);
    sel_tmp47_fu_3592_p3 <= 
        ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 when (sel_tmp39_fu_3440_p2(0) = '1') else 
        sel_tmp46_fu_3586_p2;
    sel_tmp48_fu_5006_p2 <= (brmerge25_i4_fu_4986_p2 xor ap_const_lv1_1);
    sel_tmp49_fu_5029_p2 <= (tmp104_fu_5023_p2 and tmp102_fu_5012_p2);
    sel_tmp4_fu_2470_p2 <= "1" when (storemerge14_i_fu_2440_p3 = ap_const_lv3_0) else "0";
    sel_tmp50_fu_5049_p3 <= 
        storemerge_i4_cast_fu_5035_p3 when (tmp_90_fu_5043_p2(0) = '1') else 
        ap_const_lv3_4;
    sel_tmp51_fu_5057_p2 <= (brmerge_i4_fu_4970_p2 and brmerge19_not_i4_reg_8070);
    sel_tmp52_fu_5253_p2 <= "1" when (storemerge14_i4_fu_5075_p3 = ap_const_lv3_0) else "0";
    sel_tmp53_fu_5267_p2 <= "1" when (storemerge14_i4_fu_5075_p3 = ap_const_lv3_3) else "0";
    sel_tmp54_fu_5289_p2 <= "1" when (storemerge14_i4_fu_5075_p3 = ap_const_lv3_1) else "0";
    sel_tmp55_fu_5335_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 when (sel_tmp52_fu_5253_p2(0) = '1') else 
        ap_const_lv14_0;
    sel_tmp56_cast_fu_5062_p3 <= 
        ap_const_lv3_2 when (sel_tmp51_fu_5057_p2(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp56_fu_5343_p3 <= 
        ap_const_lv14_0 when (sel_tmp53_fu_5267_p2(0) = '1') else 
        sel_tmp55_fu_5335_p3;
    sel_tmp57_fu_5351_p3 <= 
        ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 when (sel_tmp51_fu_5057_p2(0) = '1') else 
        sel_tmp56_fu_5343_p3;
    sel_tmp58_fu_5501_p2 <= (tmp105_fu_5495_p2 and sel_tmp52_fu_5253_p2);
    sel_tmp59_fu_5507_p3 <= 
        valid_L2_1_next_3_reg_1573 when (sel_tmp51_fu_5057_p2(0) = '1') else 
        sel_tmp58_fu_5501_p2;
    sel_tmp5_fu_2476_p2 <= "1" when (storemerge14_i_fu_2440_p3 = ap_const_lv3_3) else "0";
    sel_tmp60_fu_5565_p2 <= (brmerge25_i5_fu_5545_p2 xor ap_const_lv1_1);
    sel_tmp61_fu_5588_p2 <= (tmp109_fu_5582_p2 and tmp107_fu_5571_p2);
    sel_tmp62_fu_5608_p3 <= 
        storemerge_i5_cast_fu_5594_p3 when (tmp_92_fu_5602_p2(0) = '1') else 
        ap_const_lv3_4;
    sel_tmp63_fu_5616_p2 <= (brmerge_i5_fu_5529_p2 and brmerge19_not_i5_reg_8117);
    sel_tmp64_fu_5812_p2 <= "1" when (storemerge14_i5_fu_5634_p3 = ap_const_lv3_0) else "0";
    sel_tmp65_fu_5826_p2 <= "1" when (storemerge14_i5_fu_5634_p3 = ap_const_lv3_3) else "0";
    sel_tmp66_fu_5848_p2 <= "1" when (storemerge14_i5_fu_5634_p3 = ap_const_lv3_1) else "0";
    sel_tmp67_fu_5894_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 when (sel_tmp64_fu_5812_p2(0) = '1') else 
        ap_const_lv14_0;
    sel_tmp68_fu_5902_p3 <= 
        ap_const_lv14_0 when (sel_tmp65_fu_5826_p2(0) = '1') else 
        sel_tmp67_fu_5894_p3;
    sel_tmp69_cast_fu_5621_p3 <= 
        ap_const_lv3_2 when (sel_tmp63_fu_5616_p2(0) = '1') else 
        ap_const_lv3_1;
    sel_tmp69_fu_5910_p3 <= 
        ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 when (sel_tmp63_fu_5616_p2(0) = '1') else 
        sel_tmp68_fu_5902_p3;
    sel_tmp6_fu_2482_p2 <= "1" when (storemerge14_i_fu_2440_p3 = ap_const_lv3_1) else "0";
    sel_tmp70_fu_6060_p2 <= (tmp110_fu_6054_p2 and sel_tmp64_fu_5812_p2);
    sel_tmp71_fu_6066_p3 <= 
        valid_L2_2_next_3_reg_1585 when (sel_tmp63_fu_5616_p2(0) = '1') else 
        sel_tmp70_fu_6060_p2;
    sel_tmp72_fu_6179_p2 <= (brmerge_i6_fu_6141_p2 xor ap_const_lv1_1);
    sel_tmp73_fu_6185_p2 <= (sel_tmp72_fu_6179_p2 and brmerge27_i6_fu_6165_p2);
    sel_tmp74_fu_6191_p3 <= 
        storemerge_i6_fu_6171_p3 when (sel_tmp73_fu_6185_p2(0) = '1') else 
        ap_const_lv3_3;
    sel_tmp75_fu_6349_p2 <= "1" when (storemerge14_i6_fu_6199_p3 = ap_const_lv3_0) else "0";
    sel_tmp76_fu_6363_p2 <= "1" when (storemerge14_i6_fu_6199_p3 = ap_const_lv3_3) else "0";
    sel_tmp77_fu_6376_p2 <= "1" when (storemerge14_i6_fu_6199_p3 = ap_const_lv3_2) else "0";
    sel_tmp78_fu_6427_p3 <= 
        ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 when (sel_tmp75_fu_6349_p2(0) = '1') else 
        ap_const_lv14_0;
    sel_tmp79_fu_6435_p3 <= 
        ap_const_lv14_0 when (sel_tmp76_fu_6363_p2(0) = '1') else 
        sel_tmp78_fu_6427_p3;
    sel_tmp7_fu_3975_p3 <= 
        ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 when (sel_tmp4_reg_7710(0) = '1') else 
        ap_const_lv14_0;
    sel_tmp80_fu_6443_p3 <= 
        ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 when (sel_tmp77_fu_6376_p2(0) = '1') else 
        sel_tmp79_fu_6435_p3;
    sel_tmp81_fu_6593_p2 <= (tmp111_fu_6587_p2 and sel_tmp75_fu_6349_p2);
    sel_tmp82_fu_6599_p3 <= 
        valid_L3_next_3_reg_1669 when (sel_tmp77_fu_6376_p2(0) = '1') else 
        sel_tmp81_fu_6593_p2;
    sel_tmp8_fu_2368_p2 <= (brmerge25_i_fu_2344_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_3982_p3 <= 
        ap_const_lv14_0 when (sel_tmp5_reg_7718(0) = '1') else 
        sel_tmp7_fu_3975_p3;
    sel_tmp_fu_2392_p2 <= (tmp82_fu_2386_p2 and tmp80_fu_2374_p2);
    storemerge14_i1_fu_2780_p3 <= 
        sel_tmp17_cast_fu_2766_p3 when (tmp_79_fu_2774_p2(0) = '1') else 
        sel_tmp14_fu_2752_p3;
    storemerge14_i2_fu_3120_p3 <= 
        sel_tmp30_cast_fu_3106_p3 when (tmp_83_fu_3114_p2(0) = '1') else 
        sel_tmp26_fu_3092_p3;
    storemerge14_i3_fu_3460_p3 <= 
        sel_tmp43_cast_fu_3446_p3 when (tmp_87_fu_3454_p2(0) = '1') else 
        sel_tmp38_fu_3432_p3;
    storemerge14_i4_fu_5075_p3 <= 
        sel_tmp56_cast_fu_5062_p3 when (tmp_91_fu_5070_p2(0) = '1') else 
        sel_tmp50_fu_5049_p3;
    storemerge14_i5_fu_5634_p3 <= 
        sel_tmp69_cast_fu_5621_p3 when (tmp_95_fu_5629_p2(0) = '1') else 
        sel_tmp62_fu_5608_p3;
    storemerge14_i6_fu_6199_p3 <= 
        p_mux_i_cast_cast_fu_6147_p3 when (brmerge_i6_fu_6141_p2(0) = '1') else 
        sel_tmp74_fu_6191_p3;
    storemerge14_i_fu_2440_p3 <= 
        sel_tmp3_cast_fu_2426_p3 when (tmp_73_fu_2434_p2(0) = '1') else 
        sel_tmp1_fu_2412_p3;
    storemerge_i1_cast_fu_2738_p3 <= 
        ap_const_lv3_3 when (sel_tmp13_fu_2732_p2(0) = '1') else 
        ap_const_lv3_0;
    storemerge_i2_cast_fu_3078_p3 <= 
        ap_const_lv3_3 when (sel_tmp25_fu_3072_p2(0) = '1') else 
        ap_const_lv3_0;
    storemerge_i3_cast_fu_3418_p3 <= 
        ap_const_lv3_3 when (sel_tmp37_fu_3412_p2(0) = '1') else 
        ap_const_lv3_0;
    storemerge_i4_cast_fu_5035_p3 <= 
        ap_const_lv3_3 when (sel_tmp49_fu_5029_p2(0) = '1') else 
        ap_const_lv3_0;
    storemerge_i5_cast_fu_5594_p3 <= 
        ap_const_lv3_3 when (sel_tmp61_fu_5588_p2(0) = '1') else 
        ap_const_lv3_0;
    storemerge_i6_fu_6171_p3 <= 
        ap_const_lv3_4 when (ap_phi_mux_valid_L3_next_phi_fu_1649_p4(0) = '1') else 
        ap_const_lv3_0;
    storemerge_i_cast_fu_2398_p3 <= 
        ap_const_lv3_3 when (sel_tmp_fu_2392_p2(0) = '1') else 
        ap_const_lv3_0;
    stub_r_V_fu_6669_p4 <= allstub_dataarray_data_V_q0(35 downto 29);
    stubid_V_fu_6625_p1 <= datastream_data_V_fu_6451_p3(7 - 1 downto 0);
    sum_fu_6793_p2 <= std_logic_vector(unsigned(tmp_45_reg_8464) + unsigned(tmp_44_reg_8459));
    tmp100_fu_3580_p2 <= (not_sel_tmp3_fu_3574_p2 and ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4);
    tmp101_fu_4996_p2 <= (vout_not_i4_reg_8049 or inread_not62_i4_reg_8085);
    tmp102_fu_5012_p2 <= (brmerge_i4_fu_4970_p2 and brmerge61_i4_fu_4981_p2);
    tmp103_fu_5018_p2 <= (vout_not_i4_reg_8049 and brmerge26_i4_fu_4992_p2);
    tmp104_fu_5023_p2 <= (tmp103_fu_5018_p2 and sel_tmp48_fu_5006_p2);
    tmp105_fu_5495_p2 <= (valid_L2_1_next_reg_1525 and not_sel_tmp4_fu_5489_p2);
    tmp106_fu_5555_p2 <= (vout_not_i5_reg_8096 or inread_not62_i5_reg_8132);
    tmp107_fu_5571_p2 <= (brmerge_i5_fu_5529_p2 and brmerge61_i5_fu_5540_p2);
    tmp108_fu_5577_p2 <= (vout_not_i5_reg_8096 and brmerge26_i5_fu_5551_p2);
    tmp109_fu_5582_p2 <= (tmp108_fu_5577_p2 and sel_tmp60_fu_5565_p2);
    tmp110_fu_6054_p2 <= (valid_L2_2_next_reg_1537 and not_sel_tmp5_fu_6048_p2);
    tmp111_fu_6587_p2 <= (not_sel_tmp6_fu_6581_p2 and ap_phi_mux_valid_L3_next_phi_fu_1649_p4);
    tmp79_fu_2356_p2 <= (vout_not_i_fu_2248_p2 or inread_not62_i_fu_2314_p2);
    tmp80_fu_2374_p2 <= (brmerge_i_fu_2326_p2 and brmerge61_i_fu_2338_p2);
    tmp81_fu_2380_p2 <= (vout_not_i_fu_2248_p2 and brmerge26_i_fu_2350_p2);
    tmp82_fu_2386_p2 <= (tmp81_fu_2380_p2 and sel_tmp8_fu_2368_p2);
    tmp85_fu_2560_p2 <= (not_sel_tmp_fu_2554_p2 and ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4);
    tmp86_fu_2696_p2 <= (vout_not_i1_fu_2588_p2 or inread_not62_i1_fu_2654_p2);
    tmp87_fu_2714_p2 <= (brmerge_i1_fu_2666_p2 and brmerge61_i1_fu_2678_p2);
    tmp88_fu_2720_p2 <= (vout_not_i1_fu_2588_p2 and brmerge26_i1_fu_2690_p2);
    tmp89_fu_2726_p2 <= (tmp88_fu_2720_p2 and sel_tmp12_fu_2708_p2);
    tmp90_fu_2900_p2 <= (not_sel_tmp1_fu_2894_p2 and ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4);
    tmp91_fu_3036_p2 <= (vout_not_i2_fu_2928_p2 or inread_not62_i2_fu_2994_p2);
    tmp92_fu_3054_p2 <= (brmerge_i2_fu_3006_p2 and brmerge61_i2_fu_3018_p2);
    tmp93_fu_3060_p2 <= (vout_not_i2_fu_2928_p2 and brmerge26_i2_fu_3030_p2);
    tmp94_fu_3066_p2 <= (tmp93_fu_3060_p2 and sel_tmp24_fu_3048_p2);
    tmp95_fu_3240_p2 <= (not_sel_tmp2_fu_3234_p2 and ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4);
    tmp96_fu_3376_p2 <= (vout_not_i3_fu_3268_p2 or inread_not62_i3_fu_3334_p2);
    tmp97_fu_3394_p2 <= (brmerge_i3_fu_3346_p2 and brmerge61_i3_fu_3358_p2);
    tmp98_fu_3400_p2 <= (vout_not_i3_fu_3268_p2 and brmerge26_i3_fu_3370_p2);
    tmp99_fu_3406_p2 <= (tmp98_fu_3400_p2 and sel_tmp36_fu_3388_p2);
    tmp_100_cast_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_1855_p3),10));
    tmp_100_fu_2093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_99_fu_2086_p3),64));
    tmp_101_fu_2098_p3 <= (tmp_40_reg_7408 & addr3_V_1_fu_1996_p3);
    tmp_102_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_101_fu_2098_p3),64));
    tmp_103_fu_2110_p3 <= (tmp_40_reg_7408 & p_10_fu_2010_p3);
    tmp_104_fu_6892_p4 <= proj_data_V_reg_8439_pp0_iter6_reg(59 downto 46);
    tmp_105_fu_2117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_fu_2110_p3),64));
    tmp_106_fu_2122_p3 <= (tmp_40_reg_7408 & addr5_V_1_fu_2024_p3);
    tmp_107_fu_2129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_106_fu_2122_p3),64));
    tmp_108_fu_2134_p3 <= (tmp_40_reg_7408 & p_11_fu_2038_p3);
    tmp_109_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_108_fu_2134_p3),64));
    tmp_10_fu_1896_p2 <= "0" when (ncm5_V_fu_1799_p3 = ap_const_lv7_0) else "1";
    tmp_110_fu_2146_p3 <= (tmp_40_reg_7408 & addr7_V_1_fu_2052_p3);
    tmp_111_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_fu_2146_p3),64));
    tmp_112_fu_2158_p3 <= (tmp_40_reg_7408 & p_12_fu_2066_p3);
    tmp_113_fu_2165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_112_fu_2158_p3),64));
    tmp_114_fu_6629_p3 <= (bx_V & projid_V_fu_6615_p4);
    tmp_115_fu_6636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_114_fu_6629_p3),64));
    tmp_116_fu_6641_p3 <= (bx_V & stubid_V_fu_6625_p1);
    tmp_117_fu_6648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_fu_6641_p3),64));
    tmp_119_fu_6832_p3 <= delta_z_V_fu_6797_p2(8 downto 8);
    tmp_11_fu_2221_p2 <= "1" when (unsigned(p_11_reg_7562) < unsigned(ncm6_V_reg_7445)) else "0";
    tmp_121_fu_7290_p2 <= std_logic_vector(unsigned(tmp_122_fu_7286_p1) + unsigned(tmp_100_cast_reg_7460));
    tmp_122_fu_7286_p1 <= addr_index_assign_fu_278(10 - 1 downto 0);
    tmp_123_fu_7300_p1 <= addr_index_assign_fu_278(8 - 1 downto 0);
    tmp_124_fu_7237_p1 <= addr_index_assign_1_fu_274(10 - 1 downto 0);
    tmp_125_fu_7241_p2 <= std_logic_vector(unsigned(tmp_124_fu_7237_p1) + unsigned(tmp_100_cast_reg_7460));
    tmp_126_fu_7251_p1 <= addr_index_assign_1_fu_274(8 - 1 downto 0);
    tmp_127_fu_7188_p1 <= addr_index_assign_2_fu_270(10 - 1 downto 0);
    tmp_128_fu_7192_p2 <= std_logic_vector(unsigned(tmp_127_fu_7188_p1) + unsigned(tmp_100_cast_reg_7460));
    tmp_129_fu_7202_p1 <= addr_index_assign_2_fu_270(8 - 1 downto 0);
    tmp_12_fu_1902_p2 <= "0" when (ncm6_V_fu_1815_p3 = ap_const_lv7_0) else "1";
    tmp_130_fu_7139_p1 <= addr_index_assign_3_fu_266(10 - 1 downto 0);
        tmp_131_cast_fu_7295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_121_fu_7290_p2),64));

    tmp_131_fu_7143_p2 <= std_logic_vector(unsigned(tmp_130_fu_7139_p1) + unsigned(tmp_100_cast_reg_7460));
        tmp_132_cast_fu_7246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_125_fu_7241_p2),64));

    tmp_132_fu_7153_p1 <= addr_index_assign_3_fu_266(8 - 1 downto 0);
        tmp_133_cast_fu_7197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_128_fu_7192_p2),64));

    tmp_133_fu_7090_p1 <= addr_index_assign_4_fu_282(10 - 1 downto 0);
        tmp_134_cast_fu_7148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_131_fu_7143_p2),64));

    tmp_134_fu_7094_p2 <= std_logic_vector(unsigned(tmp_133_fu_7090_p1) + unsigned(tmp_100_cast_reg_7460));
        tmp_135_cast_fu_7099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_134_fu_7094_p2),64));

    tmp_135_fu_7104_p1 <= addr_index_assign_4_fu_282(8 - 1 downto 0);
        tmp_136_cast_fu_7056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_136_fu_7051_p2),64));

    tmp_136_fu_7051_p2 <= std_logic_vector(unsigned(tmp_137_fu_7047_p1) + unsigned(tmp_100_cast_reg_7460));
    tmp_137_fu_7047_p1 <= addr_index_assign_5_fu_262(10 - 1 downto 0);
    tmp_138_fu_7061_p1 <= addr_index_assign_5_fu_262(8 - 1 downto 0);
    tmp_13_fu_2230_p2 <= "1" when (unsigned(addr7_V_1_reg_7568) < unsigned(ncm7_V_reg_7450)) else "0";
    tmp_14_fu_1908_p2 <= "0" when (ncm7_V_fu_1831_p3 = ap_const_lv7_0) else "1";
    tmp_15_fu_2239_p2 <= "1" when (unsigned(p_12_reg_7574) < unsigned(ncm8_V_reg_7455)) else "0";
    tmp_16_fu_1914_p2 <= "0" when (ncm8_V_fu_1847_p3 = ap_const_lv7_0) else "1";
    tmp_17_fu_3794_p2 <= "1" when (unsigned(p_Result_i_fu_3752_p4) > unsigned(p_Result_i1_fu_3762_p4)) else "0";
    tmp_18_fu_3854_p2 <= "1" when (unsigned(p_Result_i2_fu_3811_p4) > unsigned(p_Result_i3_fu_3821_p4)) else "0";
    tmp_19_fu_3892_p2 <= "1" when (unsigned(p_Result_i_fu_3752_p4) > unsigned(p_Result_i3_fu_3821_p4)) else "0";
    tmp_1_fu_1872_p2 <= "0" when (ncm1_V_fu_1735_p3 = ap_const_lv7_0) else "1";
    tmp_1_i_fu_6878_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(delta_phi_V_reg_8494));
    tmp_20_fu_4097_p2 <= "1" when (unsigned(p_Result_i6_fu_4055_p4) > unsigned(p_Result_i7_fu_4065_p4)) else "0";
    tmp_21_fu_4157_p2 <= "1" when (unsigned(p_Result_i8_fu_4114_p4) > unsigned(p_Result_i9_fu_4124_p4)) else "0";
    tmp_22_fu_4195_p2 <= "1" when (unsigned(p_Result_i6_fu_4055_p4) > unsigned(p_Result_i9_fu_4124_p4)) else "0";
    tmp_23_fu_4400_p2 <= "1" when (unsigned(p_Result_i4_fu_4358_p4) > unsigned(p_Result_i5_fu_4368_p4)) else "0";
    tmp_24_fu_4460_p2 <= "1" when (unsigned(p_Result_i10_fu_4417_p4) > unsigned(p_Result_i11_fu_4427_p4)) else "0";
    tmp_25_fu_4498_p2 <= "1" when (unsigned(p_Result_i4_fu_4358_p4) > unsigned(p_Result_i11_fu_4427_p4)) else "0";
    tmp_26_fu_4703_p2 <= "1" when (unsigned(p_Result_i12_fu_4661_p4) > unsigned(p_Result_i13_fu_4671_p4)) else "0";
    tmp_27_fu_4763_p2 <= "1" when (unsigned(p_Result_i14_fu_4720_p4) > unsigned(p_Result_i15_fu_4730_p4)) else "0";
    tmp_28_fu_4801_p2 <= "1" when (unsigned(p_Result_i12_fu_4661_p4) > unsigned(p_Result_i15_fu_4730_p4)) else "0";
    tmp_29_fu_5125_p2 <= "1" when (unsigned(p_Result_i16_fu_5083_p4) > unsigned(p_Result_i17_fu_5093_p4)) else "0";
    tmp_2_fu_2185_p2 <= "1" when (unsigned(p_9_reg_7538) < unsigned(ncm2_V_reg_7425)) else "0";
    tmp_2_i_fu_6840_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(delta_z_fact_V_cast_fu_6802_p1));
    tmp_30_fu_5197_p2 <= "1" when (unsigned(p_Result_i18_fu_5148_p4) > unsigned(p_Result_i19_fu_5158_p4)) else "0";
    tmp_31_fu_5236_p2 <= "1" when (unsigned(p_Result_i16_fu_5083_p4) > unsigned(p_Result_i19_fu_5158_p4)) else "0";
    tmp_32_fu_5684_p2 <= "1" when (unsigned(p_Result_i20_fu_5642_p4) > unsigned(p_Result_i21_fu_5652_p4)) else "0";
    tmp_33_fu_5756_p2 <= "1" when (unsigned(p_Result_i22_fu_5707_p4) > unsigned(p_Result_i23_fu_5717_p4)) else "0";
    tmp_34_fu_5795_p2 <= "1" when (unsigned(p_Result_i20_fu_5642_p4) > unsigned(p_Result_i23_fu_5717_p4)) else "0";
    tmp_35_fu_6238_p2 <= "1" when (unsigned(p_Result_i24_reg_8359) > unsigned(p_Result_i25_fu_6207_p4)) else "0";
    tmp_36_fu_6298_p2 <= "1" when (unsigned(p_Result_i26_fu_6260_p4) > unsigned(p_Result_i27_reg_8367)) else "0";
    tmp_37_fu_6334_p2 <= "1" when (unsigned(p_Result_i24_reg_8359) > unsigned(p_Result_i27_reg_8367)) else "0";
    tmp_38_fu_2170_p2 <= "1" when (p_8_reg_1114 = ap_const_lv7_0) else "0";
    tmp_39_fu_6653_p2 <= "0" when (projid_V_fu_6615_p4 = id_V_fu_254) else "1";
    tmp_3_fu_1878_p2 <= "0" when (ncm2_V_fu_1751_p3 = ap_const_lv7_0) else "1";
    tmp_40_fu_1723_p1 <= bx_V(1 - 1 downto 0);
    tmp_42_fu_1727_p1 <= match1_nentries_1_V_read(7 - 1 downto 0);
        tmp_43_fu_6790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_41_reg_8454),14));

    tmp_47_fu_2406_p2 <= (sel_tmp_fu_2392_p2 or brmerge31_i_fu_2362_p2);
    tmp_48_fu_6806_p3 <= (tmp_118_reg_8474 & ap_const_lv3_0);
    tmp_49_fu_6818_p3 <= (proj_phi_corr_V_fu_6813_p2 & ap_const_lv3_0);
    tmp_4_fu_2194_p2 <= "1" when (unsigned(addr3_V_1_reg_7544) < unsigned(ncm3_V_reg_7430)) else "0";
    tmp_50_fu_6784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(projseed_next_V_fu_6679_p4),64));
    tmp_51_fu_6866_p2 <= "1" when (unsigned(absval_V_fu_6846_p3) > unsigned(LUT_matchcut_z2_load_1_fu_6862_p1)) else "0";
    tmp_52_fu_6927_p2 <= "1" when (unsigned(absval_V_1_fu_6883_p3) > unsigned(best_delta_phi_V_1_fu_6920_p3)) else "0";
    tmp_53_fu_7280_p2 <= "1" when (signed(addr_index_assign_fu_278) < signed(ap_const_lv32_81)) else "0";
    tmp_54_fu_7231_p2 <= "1" when (signed(addr_index_assign_1_fu_274) < signed(ap_const_lv32_81)) else "0";
    tmp_55_fu_7182_p2 <= "1" when (signed(addr_index_assign_2_fu_270) < signed(ap_const_lv32_81)) else "0";
    tmp_56_fu_7133_p2 <= "1" when (signed(addr_index_assign_3_fu_266) < signed(ap_const_lv32_81)) else "0";
    tmp_57_fu_7084_p2 <= "1" when (signed(addr_index_assign_4_fu_282) < signed(ap_const_lv32_81)) else "0";
    tmp_58_fu_7041_p2 <= "1" when (signed(addr_index_assign_5_fu_262) < signed(ap_const_lv32_81)) else "0";
    tmp_59_fu_1731_p1 <= match1_nentries_0_V_read(7 - 1 downto 0);
    tmp_5_fu_1884_p2 <= "0" when (ncm3_V_fu_1767_p3 = ap_const_lv7_0) else "1";
    tmp_61_fu_1743_p1 <= match2_nentries_1_V_read(7 - 1 downto 0);
    tmp_62_fu_1747_p1 <= match2_nentries_0_V_read(7 - 1 downto 0);
    tmp_64_fu_1759_p1 <= match3_nentries_1_V_read(7 - 1 downto 0);
    tmp_65_fu_1763_p1 <= match3_nentries_0_V_read(7 - 1 downto 0);
    tmp_67_fu_1775_p1 <= match4_nentries_1_V_read(7 - 1 downto 0);
    tmp_68_fu_1779_p1 <= match4_nentries_0_V_read(7 - 1 downto 0);
    tmp_6_fu_1950_p2 <= "1" when (p_8_reg_1114 = ap_const_lv7_6C) else "0";
    tmp_70_fu_1791_p1 <= match5_nentries_1_V_read(7 - 1 downto 0);
    tmp_71_fu_1795_p1 <= match5_nentries_0_V_read(7 - 1 downto 0);
    tmp_73_fu_2434_p2 <= (sel_tmp2_fu_2420_p2 or brmerge15_not_i_fu_2260_p2);
    tmp_74_fu_1807_p1 <= match6_nentries_1_V_read(7 - 1 downto 0);
    tmp_75_fu_1811_p1 <= match6_nentries_0_V_read(7 - 1 downto 0);
    tmp_76_fu_2746_p2 <= (sel_tmp13_fu_2732_p2 or brmerge31_i1_fu_2702_p2);
    tmp_78_fu_1823_p1 <= match7_nentries_1_V_read(7 - 1 downto 0);
    tmp_79_fu_2774_p2 <= (sel_tmp15_fu_2760_p2 or brmerge15_not_i1_fu_2600_p2);
    tmp_7_fu_2212_p2 <= "1" when (unsigned(addr5_V_1_reg_7556) < unsigned(ncm5_V_reg_7440)) else "0";
    tmp_80_fu_1827_p1 <= match7_nentries_0_V_read(7 - 1 downto 0);
    tmp_82_fu_3086_p2 <= (sel_tmp25_fu_3072_p2 or brmerge31_i2_fu_3042_p2);
    tmp_83_fu_3114_p2 <= (sel_tmp27_fu_3100_p2 or brmerge15_not_i2_fu_2940_p2);
    tmp_84_fu_3426_p2 <= (sel_tmp37_fu_3412_p2 or brmerge31_i3_fu_3382_p2);
    tmp_85_fu_1839_p1 <= match8_nentries_1_V_read(7 - 1 downto 0);
    tmp_86_fu_1843_p1 <= match8_nentries_0_V_read(7 - 1 downto 0);
    tmp_87_fu_3454_p2 <= (sel_tmp39_fu_3440_p2 or brmerge15_not_i3_fu_3280_p2);
    tmp_89_fu_1855_p3 <= (tmp_40_fu_1723_p1 & ap_const_lv7_0);
    tmp_8_fu_2203_p2 <= "1" when (unsigned(p_10_reg_7550) < unsigned(ncm4_V_reg_7435)) else "0";
    tmp_90_fu_5043_p2 <= (sel_tmp49_fu_5029_p2 or brmerge31_i4_fu_5000_p2);
    tmp_91_fu_5070_p2 <= (sel_tmp51_fu_5057_p2 or brmerge15_not_i4_reg_8055);
    tmp_92_fu_5602_p2 <= (sel_tmp61_fu_5588_p2 or brmerge31_i5_fu_5559_p2);
    tmp_93_fu_1863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_1855_p3),64));
    tmp_94_fu_2074_p3 <= (tmp_40_reg_7408 & addr1_V_1_fu_1968_p3);
    tmp_95_fu_5629_p2 <= (sel_tmp63_fu_5616_p2 or brmerge15_not_i5_reg_8102);
    tmp_96_fu_2081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_94_fu_2074_p3),64));
    tmp_99_fu_2086_p3 <= (tmp_40_reg_7408 & p_9_fu_1982_p3);
    tmp_9_fu_1890_p2 <= "0" when (ncm4_V_fu_1783_p3 = ap_const_lv7_0) else "1";
    tmp_s_fu_2176_p2 <= "1" when (unsigned(addr1_V_1_reg_7532) < unsigned(ncm1_V_reg_7420)) else "0";
    ult10_fu_4740_p2 <= "1" when (unsigned(p_Result_i15_fu_4730_p4) < unsigned(p_Result_i14_fu_4720_p4)) else "0";
    ult11_fu_4779_p2 <= "1" when (unsigned(p_Result_i15_fu_4730_p4) < unsigned(p_Result_i12_fu_4661_p4)) else "0";
    ult12_fu_5103_p2 <= "1" when (unsigned(p_Result_i17_fu_5093_p4) < unsigned(p_Result_i16_fu_5083_p4)) else "0";
    ult13_fu_5168_p2 <= "1" when (unsigned(p_Result_i19_fu_5158_p4) < unsigned(p_Result_i18_fu_5148_p4)) else "0";
    ult14_fu_5213_p2 <= "1" when (unsigned(p_Result_i19_fu_5158_p4) < unsigned(p_Result_i16_fu_5083_p4)) else "0";
    ult15_fu_5662_p2 <= "1" when (unsigned(p_Result_i21_fu_5652_p4) < unsigned(p_Result_i20_fu_5642_p4)) else "0";
    ult16_fu_5727_p2 <= "1" when (unsigned(p_Result_i23_fu_5717_p4) < unsigned(p_Result_i22_fu_5707_p4)) else "0";
    ult17_fu_5772_p2 <= "1" when (unsigned(p_Result_i23_fu_5717_p4) < unsigned(p_Result_i20_fu_5642_p4)) else "0";
    ult18_fu_6217_p2 <= "1" when (unsigned(p_Result_i25_fu_6207_p4) < unsigned(p_Result_i24_reg_8359)) else "0";
    ult19_fu_6270_p2 <= "1" when (unsigned(p_Result_i27_reg_8367) < unsigned(p_Result_i26_fu_6260_p4)) else "0";
    ult1_fu_3831_p2 <= "1" when (unsigned(p_Result_i3_fu_3821_p4) < unsigned(p_Result_i2_fu_3811_p4)) else "0";
    ult20_fu_6313_p2 <= "1" when (unsigned(p_Result_i27_reg_8367) < unsigned(p_Result_i24_reg_8359)) else "0";
    ult2_fu_3870_p2 <= "1" when (unsigned(p_Result_i3_fu_3821_p4) < unsigned(p_Result_i_fu_3752_p4)) else "0";
    ult3_fu_4075_p2 <= "1" when (unsigned(p_Result_i7_fu_4065_p4) < unsigned(p_Result_i6_fu_4055_p4)) else "0";
    ult4_fu_4134_p2 <= "1" when (unsigned(p_Result_i9_fu_4124_p4) < unsigned(p_Result_i8_fu_4114_p4)) else "0";
    ult5_fu_4173_p2 <= "1" when (unsigned(p_Result_i9_fu_4124_p4) < unsigned(p_Result_i6_fu_4055_p4)) else "0";
    ult6_fu_4378_p2 <= "1" when (unsigned(p_Result_i5_fu_4368_p4) < unsigned(p_Result_i4_fu_4358_p4)) else "0";
    ult7_fu_4437_p2 <= "1" when (unsigned(p_Result_i11_fu_4427_p4) < unsigned(p_Result_i10_fu_4417_p4)) else "0";
    ult8_fu_4476_p2 <= "1" when (unsigned(p_Result_i11_fu_4427_p4) < unsigned(p_Result_i4_fu_4358_p4)) else "0";
    ult9_fu_4681_p2 <= "1" when (unsigned(p_Result_i13_fu_4671_p4) < unsigned(p_Result_i12_fu_4661_p4)) else "0";
    ult_fu_3772_p2 <= "1" when (unsigned(p_Result_i1_fu_3762_p4) < unsigned(p_Result_i_fu_3752_p4)) else "0";
    vA_L1_1_next_2_fu_2524_p2 <= (sel_tmp4_fu_2470_p2 and ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4);
    vA_L1_1_next_fu_2546_p3 <= 
        newSel12_fu_2530_p3 when (or_cond_fu_2488_p2(0) = '1') else 
        newSel13_fu_2538_p3;
    vA_L1_2_next_2_fu_2864_p2 <= (sel_tmp16_fu_2810_p2 and ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4);
    vA_L1_2_next_fu_2886_p3 <= 
        newSel26_fu_2870_p3 when (or_cond3_fu_2828_p2(0) = '1') else 
        newSel27_fu_2878_p3;
    vA_L1_3_next_2_fu_3204_p2 <= (sel_tmp28_fu_3150_p2 and ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4);
    vA_L1_3_next_fu_3226_p3 <= 
        newSel40_fu_3210_p3 when (or_cond6_fu_3168_p2(0) = '1') else 
        newSel41_fu_3218_p3;
    vA_L1_4_next_2_fu_3544_p2 <= (sel_tmp40_fu_3490_p2 and ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4);
    vA_L1_4_next_fu_3566_p3 <= 
        newSel54_fu_3550_p3 when (or_cond9_fu_3508_p2(0) = '1') else 
        newSel55_fu_3558_p3;
    vA_not_i1_fu_2606_p2 <= (ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 xor ap_const_lv1_1);
    vA_not_i2_fu_2946_p2 <= (ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 xor ap_const_lv1_1);
    vA_not_i3_fu_3286_p2 <= (ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 xor ap_const_lv1_1);
    vA_not_i4_fu_3626_p2 <= (ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4 xor ap_const_lv1_1);
    vA_not_i5_fu_3698_p2 <= (ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4 xor ap_const_lv1_1);
    vA_not_i6_fu_6082_p2 <= (ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4 xor ap_const_lv1_1);
    vA_not_i_fu_2266_p2 <= (ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 xor ap_const_lv1_1);
    vB_L1_1_next_1_fu_2494_p2 <= (sel_tmp4_fu_2470_p2 and ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4);
    vB_L1_1_next_fu_2516_p3 <= 
        newSel10_fu_2500_p3 when (or_cond_fu_2488_p2(0) = '1') else 
        newSel11_fu_2508_p3;
    vB_L1_2_next_1_fu_2834_p2 <= (sel_tmp16_fu_2810_p2 and ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4);
    vB_L1_2_next_fu_2856_p3 <= 
        newSel24_fu_2840_p3 when (or_cond3_fu_2828_p2(0) = '1') else 
        newSel25_fu_2848_p3;
    vB_L1_3_next_1_fu_3174_p2 <= (sel_tmp28_fu_3150_p2 and ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4);
    vB_L1_3_next_fu_3196_p3 <= 
        newSel38_fu_3180_p3 when (or_cond6_fu_3168_p2(0) = '1') else 
        newSel39_fu_3188_p3;
    vB_L1_4_next_1_fu_3514_p2 <= (sel_tmp40_fu_3490_p2 and ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4);
    vB_L1_4_next_fu_3536_p3 <= 
        newSel52_fu_3520_p3 when (or_cond9_fu_3508_p2(0) = '1') else 
        newSel53_fu_3528_p3;
    vB_not_i1_fu_2630_p2 <= (ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 xor ap_const_lv1_1);
    vB_not_i2_fu_2970_p2 <= (ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 xor ap_const_lv1_1);
    vB_not_i3_fu_3310_p2 <= (ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 xor ap_const_lv1_1);
    vB_not_i4_fu_3650_p2 <= (ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4 xor ap_const_lv1_1);
    vB_not_i5_fu_3722_p2 <= (ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4 xor ap_const_lv1_1);
    vB_not_i6_fu_6100_p2 <= (ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4 xor ap_const_lv1_1);
    vB_not_i_fu_2290_p2 <= (ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 xor ap_const_lv1_1);
    valid1_fu_2180_p2 <= (tmp_s_fu_2176_p2 and tmp_1_reg_7475);
    valid2_fu_2189_p2 <= (tmp_3_reg_7481 and tmp_2_fu_2185_p2);
    valid3_fu_2198_p2 <= (tmp_5_reg_7487 and tmp_4_fu_2194_p2);
    valid4_fu_2207_p2 <= (tmp_9_reg_7493 and tmp_8_fu_2203_p2);
    valid5_fu_2216_p2 <= (tmp_7_fu_2212_p2 and tmp_10_reg_7499);
    valid6_fu_2225_p2 <= (tmp_12_reg_7505 and tmp_11_fu_2221_p2);
    valid7_fu_2234_p2 <= (tmp_14_reg_7511 and tmp_13_fu_2230_p2);
    valid8_fu_2243_p2 <= (tmp_16_reg_7517 and tmp_15_fu_2239_p2);
    validA_not_i1_demorg_fu_2788_p2 <= (tmp_5_reg_7487 and tmp_4_fu_2194_p2);
    validA_not_i1_fu_2793_p2 <= (validA_not_i1_demorg_fu_2788_p2 xor ap_const_lv1_1);
    validA_not_i2_demorg_fu_3128_p2 <= (tmp_7_fu_2212_p2 and tmp_10_reg_7499);
    validA_not_i2_fu_3133_p2 <= (validA_not_i2_demorg_fu_3128_p2 xor ap_const_lv1_1);
    validA_not_i3_demorg_fu_3468_p2 <= (tmp_14_reg_7511 and tmp_13_fu_2230_p2);
    validA_not_i3_fu_3473_p2 <= (validA_not_i3_demorg_fu_3468_p2 xor ap_const_lv1_1);
    validA_not_i4_fu_5131_p2 <= (valid_L1_1_4_reg_7756 xor ap_const_lv1_1);
    validA_not_i5_fu_5690_p2 <= (valid_L1_3_4_reg_7944 xor ap_const_lv1_1);
    validA_not_i6_fu_6243_p2 <= (valid_L2_1_4_reg_8280 xor ap_const_lv1_1);
    validA_not_i_demorga_fu_2448_p2 <= (tmp_s_fu_2176_p2 and tmp_1_reg_7475);
    validA_not_i_fu_2453_p2 <= (validA_not_i_demorga_fu_2448_p2 xor ap_const_lv1_1);
    validB_not_i1_demorg_fu_2799_p2 <= (tmp_9_reg_7493 and tmp_8_fu_2203_p2);
    validB_not_i1_fu_2804_p2 <= (validB_not_i1_demorg_fu_2799_p2 xor ap_const_lv1_1);
    validB_not_i2_demorg_fu_3139_p2 <= (tmp_12_reg_7505 and tmp_11_fu_2221_p2);
    validB_not_i2_fu_3144_p2 <= (validB_not_i2_demorg_fu_3139_p2 xor ap_const_lv1_1);
    validB_not_i3_demorg_fu_3479_p2 <= (tmp_16_reg_7517 and tmp_15_fu_2239_p2);
    validB_not_i3_fu_3484_p2 <= (validB_not_i3_demorg_fu_3479_p2 xor ap_const_lv1_1);
    validB_not_i4_fu_5180_p2 <= (valid_L1_2_4_reg_7850 xor ap_const_lv1_1);
    validB_not_i5_fu_5739_p2 <= (valid_L1_4_4_reg_8038 xor ap_const_lv1_1);
    validB_not_i6_fu_6281_p2 <= (valid_L2_2_4_reg_8328 xor ap_const_lv1_1);
    validB_not_i_demorga_fu_2459_p2 <= (tmp_3_reg_7481 and tmp_2_fu_2185_p2);
    validB_not_i_fu_2464_p2 <= (validB_not_i_demorga_fu_2459_p2 xor ap_const_lv1_1);
    valid_L1_1_1_fu_5467_p3 <= 
        valid_L1_1_4_reg_7756 when (sel_tmp53_fu_5267_p2(0) = '1') else 
        valid_L1_1_fu_5461_p2;
    valid_L1_1_2_fu_5474_p3 <= 
        vA_L2_1_next_1_reg_1549 when (sel_tmp51_fu_5057_p2(0) = '1') else 
        valid_L1_1_1_fu_5467_p3;
    valid_L1_1_4_fu_2580_p3 <= 
        ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 when (sel_tmp6_fu_2482_p2(0) = '1') else 
        sel_tmp11_fu_2572_p3;
    valid_L1_1_5_fu_5482_p3 <= 
        valid_L1_1_4_reg_7756 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        valid_L1_1_2_fu_5474_p3;
    valid_L1_1_fu_5461_p2 <= (vA_L2_1_next_1_reg_1549 and sel_tmp52_fu_5253_p2);
    valid_L1_2_1_fu_5439_p3 <= 
        valid_L1_2_4_reg_7850 when (sel_tmp53_fu_5267_p2(0) = '1') else 
        valid_L1_2_fu_5433_p2;
    valid_L1_2_2_fu_5446_p3 <= 
        valid_L1_2_4_reg_7850 when (sel_tmp51_fu_5057_p2(0) = '1') else 
        valid_L1_2_1_fu_5439_p3;
    valid_L1_2_4_fu_2920_p3 <= 
        ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 when (sel_tmp18_fu_2822_p2(0) = '1') else 
        sel_tmp23_fu_2912_p3;
    valid_L1_2_5_fu_5453_p3 <= 
        valid_L2_1_next_3_reg_1573 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        valid_L1_2_2_fu_5446_p3;
    valid_L1_2_fu_5433_p2 <= (valid_L2_1_next_3_reg_1573 and sel_tmp52_fu_5253_p2);
    valid_L1_3_1_fu_6026_p3 <= 
        valid_L1_3_4_reg_7944 when (sel_tmp65_fu_5826_p2(0) = '1') else 
        valid_L1_3_fu_6020_p2;
    valid_L1_3_2_fu_6033_p3 <= 
        vA_L2_2_next_1_reg_1561 when (sel_tmp63_fu_5616_p2(0) = '1') else 
        valid_L1_3_1_fu_6026_p3;
    valid_L1_3_4_fu_3260_p3 <= 
        ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 when (sel_tmp30_fu_3162_p2(0) = '1') else 
        sel_tmp35_fu_3252_p3;
    valid_L1_3_5_fu_6041_p3 <= 
        valid_L1_3_4_reg_7944 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        valid_L1_3_2_fu_6033_p3;
    valid_L1_3_fu_6020_p2 <= (vA_L2_2_next_1_reg_1561 and sel_tmp64_fu_5812_p2);
    valid_L1_4_1_fu_5998_p3 <= 
        valid_L1_4_4_reg_8038 when (sel_tmp65_fu_5826_p2(0) = '1') else 
        valid_L1_4_fu_5992_p2;
    valid_L1_4_2_fu_6005_p3 <= 
        valid_L1_4_4_reg_8038 when (sel_tmp63_fu_5616_p2(0) = '1') else 
        valid_L1_4_1_fu_5998_p3;
    valid_L1_4_4_fu_3600_p3 <= 
        ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 when (sel_tmp42_fu_3502_p2(0) = '1') else 
        sel_tmp47_fu_3592_p3;
    valid_L1_4_5_fu_6012_p3 <= 
        valid_L2_2_next_3_reg_1585 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        valid_L1_4_2_fu_6005_p3;
    valid_L1_4_fu_5992_p2 <= (valid_L2_2_next_3_reg_1585 and sel_tmp64_fu_5812_p2);
    valid_L2_1_1_fu_6559_p3 <= 
        valid_L2_1_4_reg_8280 when (sel_tmp76_fu_6363_p2(0) = '1') else 
        valid_L2_1_fu_6553_p2;
    valid_L2_1_2_fu_6566_p3 <= 
        vA_L3_next_1_reg_1657 when (sel_tmp77_fu_6376_p2(0) = '1') else 
        valid_L2_1_1_fu_6559_p3;
    valid_L2_1_4_fu_5515_p3 <= 
        vA_L2_1_next_1_reg_1549 when (sel_tmp54_fu_5289_p2(0) = '1') else 
        sel_tmp59_fu_5507_p3;
    valid_L2_1_5_fu_6574_p3 <= 
        valid_L2_1_4_reg_8280 when (sA_L3_next_3_reg_1681(0) = '1') else 
        valid_L2_1_2_fu_6566_p3;
    valid_L2_1_fu_6553_p2 <= (vA_L3_next_1_reg_1657 and sel_tmp75_fu_6349_p2);
    valid_L2_2_1_fu_6531_p3 <= 
        valid_L2_2_4_reg_8328 when (sel_tmp76_fu_6363_p2(0) = '1') else 
        valid_L2_2_fu_6525_p2;
    valid_L2_2_2_fu_6538_p3 <= 
        valid_L2_2_4_reg_8328 when (sel_tmp77_fu_6376_p2(0) = '1') else 
        valid_L2_2_1_fu_6531_p3;
    valid_L2_2_4_fu_6074_p3 <= 
        vA_L2_2_next_1_reg_1561 when (sel_tmp66_fu_5848_p2(0) = '1') else 
        sel_tmp71_fu_6066_p3;
    valid_L2_2_5_fu_6545_p3 <= 
        valid_L3_next_3_reg_1669 when (sA_L3_next_3_reg_1681(0) = '1') else 
        valid_L2_2_2_fu_6538_p3;
    valid_L2_2_fu_6525_p2 <= (valid_L3_next_3_reg_1669 and sel_tmp75_fu_6349_p2);
    valid_L3_fu_6607_p3 <= 
        vA_L3_next_1_reg_1657 when (sA_L3_next_3_reg_1681(0) = '1') else 
        sel_tmp82_fu_6599_p3;
    vout_not_i1_fu_2588_p2 <= (ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4 xor ap_const_lv1_1);
    vout_not_i2_fu_2928_p2 <= (ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4 xor ap_const_lv1_1);
    vout_not_i3_fu_3268_p2 <= (ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4 xor ap_const_lv1_1);
    vout_not_i4_fu_3608_p2 <= (ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4 xor ap_const_lv1_1);
    vout_not_i5_fu_3680_p2 <= (ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4 xor ap_const_lv1_1);
    vout_not_i_fu_2248_p2 <= (ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4 xor ap_const_lv1_1);
end behav;
