{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 17:27:57 2024 " "Info: Processing started: Sat Jun 08 17:27:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "timer:tm\|tick " "Info: Detected ripple clock \"timer:tm\|tick\" as buffer" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "timer:tm\|tick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~33 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~32 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~32\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~33 " "Info: Detected gated clock \"passwd_register:set_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~31 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~31\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register passwd_register:cin_password\|register:r6\|q\[1\] register error_counter:error_cnt\|error_count\[1\] 130.01 MHz 7.692 ns Internal " "Info: Clock \"clk\" has Internal fmax of 130.01 MHz between source register \"passwd_register:cin_password\|register:r6\|q\[1\]\" and destination register \"error_counter:error_cnt\|error_count\[1\]\" (period= 7.692 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.904 ns + Longest register register " "Info: + Longest register to register delay is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r6\|q\[1\] 1 REG LC_X25_Y26_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y26_N9; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.075 ns) 0.601 ns judge:jg\|c~264 2 COMB LC_X24_Y26_N5 1 " "Info: 2: + IC(0.526 ns) + CELL(0.075 ns) = 0.601 ns; Loc. = LC_X24_Y26_N5; Fanout = 1; COMB Node = 'judge:jg\|c~264'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.183 ns) 1.762 ns judge:jg\|c~265 3 COMB LC_X24_Y23_N1 1 " "Info: 3: + IC(0.978 ns) + CELL(0.183 ns) = 1.762 ns; Loc. = LC_X24_Y23_N1; Fanout = 1; COMB Node = 'judge:jg\|c~265'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.161 ns" { judge:jg|c~264 judge:jg|c~265 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.280 ns) 2.353 ns judge:jg\|c~266 4 COMB LC_X24_Y23_N4 3 " "Info: 4: + IC(0.311 ns) + CELL(0.280 ns) = 2.353 ns; Loc. = LC_X24_Y23_N4; Fanout = 3; COMB Node = 'judge:jg\|c~266'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.591 ns" { judge:jg|c~265 judge:jg|c~266 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.223 ns) 2.904 ns error_counter:error_cnt\|error_count\[1\] 5 REG LC_X24_Y23_N8 3 " "Info: 5: + IC(0.328 ns) + CELL(0.223 ns) = 2.904 ns; Loc. = LC_X24_Y23_N8; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.551 ns" { judge:jg|c~266 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.761 ns ( 26.21 % ) " "Info: Total cell delay = 0.761 ns ( 26.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.143 ns ( 73.79 % ) " "Info: Total interconnect delay = 2.143 ns ( 73.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.904 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.904 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 error_counter:error_cnt|error_count[1] } { 0.000ns 0.526ns 0.978ns 0.311ns 0.328ns } { 0.000ns 0.075ns 0.183ns 0.280ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.622 ns - Smallest " "Info: - Smallest clock skew is -4.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.936 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 58 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 58; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.542 ns) 2.936 ns error_counter:error_cnt\|error_count\[1\] 2 REG LC_X24_Y23_N8 3 " "Info: 2: + IC(1.566 ns) + CELL(0.542 ns) = 2.936 ns; Loc. = LC_X24_Y23_N8; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.108 ns" { clk error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.66 % ) " "Info: Total cell delay = 1.370 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 53.34 % ) " "Info: Total interconnect delay = 1.566 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.558 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 58 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 58; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.183 ns) 3.066 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y1_N7 8 " "Info: 2: + IC(2.055 ns) + CELL(0.183 ns) = 3.066 ns; Loc. = LC_X28_Y1_N7; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.238 ns" { clk passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.950 ns) + CELL(0.542 ns) 7.558 ns passwd_register:cin_password\|register:r6\|q\[1\] 3 REG LC_X25_Y26_N9 2 " "Info: 3: + IC(3.950 ns) + CELL(0.542 ns) = 7.558 ns; Loc. = LC_X25_Y26_N9; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.492 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.553 ns ( 20.55 % ) " "Info: Total cell delay = 1.553 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.005 ns ( 79.45 % ) " "Info: Total interconnect delay = 6.005 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.558 ns" { clk passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.558 ns" { clk clk~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 2.055ns 3.950ns } { 0.000ns 0.828ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.558 ns" { clk passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.558 ns" { clk clk~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 2.055ns 3.950ns } { 0.000ns 0.828ns 0.183ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.904 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.904 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 error_counter:error_cnt|error_count[1] } { 0.000ns 0.526ns 0.978ns 0.311ns 0.328ns } { 0.000ns 0.075ns 0.183ns 0.280ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.558 ns" { clk passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.558 ns" { clk clk~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 2.055ns 3.950ns } { 0.000ns 0.828ns 0.183ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a0 " "Info: No valid register-to-register data paths exist for clock \"a0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a1 " "Info: No valid register-to-register data paths exist for clock \"a1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "start_flashing led_flasher:led_fls\|state.IDLE clk 804 ps " "Info: Found hold time violation between source  pin or register \"start_flashing\" and destination pin or register \"led_flasher:led_fls\|state.IDLE\" for clock \"clk\" (Hold time is 804 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.577 ns + Largest " "Info: + Largest clock skew is 3.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.513 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 58 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 58; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.698 ns) 3.170 ns timer:tm\|tick 2 REG LC_X52_Y13_N9 8 " "Info: 2: + IC(1.644 ns) + CELL(0.698 ns) = 3.170 ns; Loc. = LC_X52_Y13_N9; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.342 ns" { clk timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.542 ns) 6.513 ns led_flasher:led_fls\|state.IDLE 3 REG LC_X17_Y2_N3 3 " "Info: 3: + IC(2.801 ns) + CELL(0.542 ns) = 6.513 ns; Loc. = LC_X17_Y2_N3; Fanout = 3; REG Node = 'led_flasher:led_fls\|state.IDLE'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.343 ns" { timer:tm|tick led_flasher:led_fls|state.IDLE } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 31.75 % ) " "Info: Total cell delay = 2.068 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.445 ns ( 68.25 % ) " "Info: Total interconnect delay = 4.445 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.513 ns" { clk timer:tm|tick led_flasher:led_fls|state.IDLE } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.513 ns" { clk clk~out0 timer:tm|tick led_flasher:led_fls|state.IDLE } { 0.000ns 0.000ns 1.644ns 2.801ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.936 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 58 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 58; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.542 ns) 2.936 ns start_flashing 2 REG LC_X21_Y23_N2 3 " "Info: 2: + IC(1.566 ns) + CELL(0.542 ns) = 2.936 ns; Loc. = LC_X21_Y23_N2; Fanout = 3; REG Node = 'start_flashing'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.108 ns" { clk start_flashing } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.66 % ) " "Info: Total cell delay = 1.370 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 53.34 % ) " "Info: Total interconnect delay = 1.566 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk start_flashing } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 start_flashing } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.513 ns" { clk timer:tm|tick led_flasher:led_fls|state.IDLE } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.513 ns" { clk clk~out0 timer:tm|tick led_flasher:led_fls|state.IDLE } { 0.000ns 0.000ns 1.644ns 2.801ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk start_flashing } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 start_flashing } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns - " "Info: - Micro clock to output delay of source is 0.156 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.717 ns - Shortest register register " "Info: - Shortest register to register delay is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns start_flashing 1 REG LC_X21_Y23_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y23_N2; Fanout = 3; REG Node = 'start_flashing'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { start_flashing } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(0.223 ns) 2.717 ns led_flasher:led_fls\|state.IDLE 2 REG LC_X17_Y2_N3 3 " "Info: 2: + IC(2.494 ns) + CELL(0.223 ns) = 2.717 ns; Loc. = LC_X17_Y2_N3; Fanout = 3; REG Node = 'led_flasher:led_fls\|state.IDLE'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.717 ns" { start_flashing led_flasher:led_fls|state.IDLE } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.223 ns ( 8.21 % ) " "Info: Total cell delay = 0.223 ns ( 8.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 91.79 % ) " "Info: Total interconnect delay = 2.494 ns ( 91.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.717 ns" { start_flashing led_flasher:led_fls|state.IDLE } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.717 ns" { start_flashing led_flasher:led_fls|state.IDLE } { 0.000ns 2.494ns } { 0.000ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.513 ns" { clk timer:tm|tick led_flasher:led_fls|state.IDLE } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.513 ns" { clk clk~out0 timer:tm|tick led_flasher:led_fls|state.IDLE } { 0.000ns 0.000ns 1.644ns 2.801ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk start_flashing } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 start_flashing } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.717 ns" { start_flashing led_flasher:led_fls|state.IDLE } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.717 ns" { start_flashing led_flasher:led_fls|state.IDLE } { 0.000ns 2.494ns } { 0.000ns 0.223ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "error_counter:error_cnt\|error_count\[1\] a0 clk 5.805 ns register " "Info: tsu for register \"error_counter:error_cnt\|error_count\[1\]\" (data pin = \"a0\", clock pin = \"clk\") is 5.805 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.731 ns + Longest pin register " "Info: + Longest pin to register delay is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_U20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U20; Fanout = 10; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.219 ns) + CELL(0.280 ns) 5.733 ns judge:jg\|c~250 2 COMB LC_X28_Y1_N2 1 " "Info: 2: + IC(4.219 ns) + CELL(0.280 ns) = 5.733 ns; Loc. = LC_X28_Y1_N2; Fanout = 1; COMB Node = 'judge:jg\|c~250'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.499 ns" { a0 judge:jg|c~250 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.366 ns) 8.180 ns judge:jg\|c~266 3 COMB LC_X24_Y23_N4 3 " "Info: 3: + IC(2.081 ns) + CELL(0.366 ns) = 8.180 ns; Loc. = LC_X24_Y23_N4; Fanout = 3; COMB Node = 'judge:jg\|c~266'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.447 ns" { judge:jg|c~250 judge:jg|c~266 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.223 ns) 8.731 ns error_counter:error_cnt\|error_count\[1\] 4 REG LC_X24_Y23_N8 3 " "Info: 4: + IC(0.328 ns) + CELL(0.223 ns) = 8.731 ns; Loc. = LC_X24_Y23_N8; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.551 ns" { judge:jg|c~266 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 24.09 % ) " "Info: Total cell delay = 2.103 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.628 ns ( 75.91 % ) " "Info: Total interconnect delay = 6.628 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.731 ns" { a0 judge:jg|c~250 judge:jg|c~266 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.731 ns" { a0 a0~out0 judge:jg|c~250 judge:jg|c~266 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 4.219ns 2.081ns 0.328ns } { 0.000ns 1.234ns 0.280ns 0.366ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.936 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 58 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 58; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.542 ns) 2.936 ns error_counter:error_cnt\|error_count\[1\] 2 REG LC_X24_Y23_N8 3 " "Info: 2: + IC(1.566 ns) + CELL(0.542 ns) = 2.936 ns; Loc. = LC_X24_Y23_N8; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.108 ns" { clk error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.66 % ) " "Info: Total cell delay = 1.370 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 53.34 % ) " "Info: Total interconnect delay = 1.566 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.731 ns" { a0 judge:jg|c~250 judge:jg|c~266 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.731 ns" { a0 a0~out0 judge:jg|c~250 judge:jg|c~266 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 4.219ns 2.081ns 0.328ns } { 0.000ns 1.234ns 0.280ns 0.366ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { clk error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.936 ns" { clk clk~out0 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.566ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "m res passwd_register:cin_password\|register:r6\|q\[1\] 14.631 ns register " "Info: tco from clock \"m\" to destination pin \"res\" through register \"passwd_register:cin_password\|register:r6\|q\[1\]\" is 14.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 7.929 ns + Longest register " "Info: + Longest clock path from clock \"m\" to source register is 7.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns m 1 CLK PIN_T18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_T18; Fanout = 27; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.366 ns) 3.437 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y1_N7 8 " "Info: 2: + IC(1.837 ns) + CELL(0.366 ns) = 3.437 ns; Loc. = LC_X28_Y1_N7; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.203 ns" { m passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.950 ns) + CELL(0.542 ns) 7.929 ns passwd_register:cin_password\|register:r6\|q\[1\] 3 REG LC_X25_Y26_N9 2 " "Info: 3: + IC(3.950 ns) + CELL(0.542 ns) = 7.929 ns; Loc. = LC_X25_Y26_N9; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.492 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 27.01 % ) " "Info: Total cell delay = 2.142 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.787 ns ( 72.99 % ) " "Info: Total interconnect delay = 5.787 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.929 ns" { m passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.929 ns" { m m~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 1.837ns 3.950ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.546 ns + Longest register pin " "Info: + Longest register to pin delay is 6.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r6\|q\[1\] 1 REG LC_X25_Y26_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y26_N9; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.075 ns) 0.601 ns judge:jg\|c~264 2 COMB LC_X24_Y26_N5 1 " "Info: 2: + IC(0.526 ns) + CELL(0.075 ns) = 0.601 ns; Loc. = LC_X24_Y26_N5; Fanout = 1; COMB Node = 'judge:jg\|c~264'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.183 ns) 1.762 ns judge:jg\|c~265 3 COMB LC_X24_Y23_N1 1 " "Info: 3: + IC(0.978 ns) + CELL(0.183 ns) = 1.762 ns; Loc. = LC_X24_Y23_N1; Fanout = 1; COMB Node = 'judge:jg\|c~265'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.161 ns" { judge:jg|c~264 judge:jg|c~265 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.280 ns) 2.353 ns judge:jg\|c~266 4 COMB LC_X24_Y23_N4 3 " "Info: 4: + IC(0.311 ns) + CELL(0.280 ns) = 2.353 ns; Loc. = LC_X24_Y23_N4; Fanout = 3; COMB Node = 'judge:jg\|c~266'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.591 ns" { judge:jg|c~265 judge:jg|c~266 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(2.404 ns) 6.546 ns res 5 PIN PIN_F15 0 " "Info: 5: + IC(1.789 ns) + CELL(2.404 ns) = 6.546 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.193 ns" { judge:jg|c~266 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 44.94 % ) " "Info: Total cell delay = 2.942 ns ( 44.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.604 ns ( 55.06 % ) " "Info: Total interconnect delay = 3.604 ns ( 55.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.546 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.546 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 res } { 0.000ns 0.526ns 0.978ns 0.311ns 1.789ns } { 0.000ns 0.075ns 0.183ns 0.280ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.929 ns" { m passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.929 ns" { m m~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[1] } { 0.000ns 0.000ns 1.837ns 3.950ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.546 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.546 ns" { passwd_register:cin_password|register:r6|q[1] judge:jg|c~264 judge:jg|c~265 judge:jg|c~266 res } { 0.000ns 0.526ns 0.978ns 0.311ns 1.789ns } { 0.000ns 0.075ns 0.183ns 0.280ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a0 res 12.373 ns Longest " "Info: Longest tpd from source pin \"a0\" to destination pin \"res\" is 12.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_U20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U20; Fanout = 10; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.219 ns) + CELL(0.280 ns) 5.733 ns judge:jg\|c~250 2 COMB LC_X28_Y1_N2 1 " "Info: 2: + IC(4.219 ns) + CELL(0.280 ns) = 5.733 ns; Loc. = LC_X28_Y1_N2; Fanout = 1; COMB Node = 'judge:jg\|c~250'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.499 ns" { a0 judge:jg|c~250 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.366 ns) 8.180 ns judge:jg\|c~266 3 COMB LC_X24_Y23_N4 3 " "Info: 3: + IC(2.081 ns) + CELL(0.366 ns) = 8.180 ns; Loc. = LC_X24_Y23_N4; Fanout = 3; COMB Node = 'judge:jg\|c~266'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.447 ns" { judge:jg|c~250 judge:jg|c~266 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(2.404 ns) 12.373 ns res 4 PIN PIN_F15 0 " "Info: 4: + IC(1.789 ns) + CELL(2.404 ns) = 12.373 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.193 ns" { judge:jg|c~266 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.284 ns ( 34.62 % ) " "Info: Total cell delay = 4.284 ns ( 34.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.089 ns ( 65.38 % ) " "Info: Total interconnect delay = 8.089 ns ( 65.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.373 ns" { a0 judge:jg|c~250 judge:jg|c~266 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.373 ns" { a0 a0~out0 judge:jg|c~250 judge:jg|c~266 res } { 0.000ns 0.000ns 4.219ns 2.081ns 1.789ns } { 0.000ns 1.234ns 0.280ns 0.366ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:cin_password\|register:r5\|q\[2\] inA\[2\] m 2.888 ns register " "Info: th for register \"passwd_register:cin_password\|register:r5\|q\[2\]\" (data pin = \"inA\[2\]\", clock pin = \"m\") is 2.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 7.938 ns + Longest register " "Info: + Longest clock path from clock \"m\" to destination register is 7.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns m 1 CLK PIN_T18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_T18; Fanout = 27; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.366 ns) 3.437 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y1_N7 8 " "Info: 2: + IC(1.837 ns) + CELL(0.366 ns) = 3.437 ns; Loc. = LC_X28_Y1_N7; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.203 ns" { m passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.959 ns) + CELL(0.542 ns) 7.938 ns passwd_register:cin_password\|register:r5\|q\[2\] 3 REG LC_X23_Y29_N2 2 " "Info: 3: + IC(3.959 ns) + CELL(0.542 ns) = 7.938 ns; Loc. = LC_X23_Y29_N2; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r5\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.501 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r5|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 26.98 % ) " "Info: Total cell delay = 2.142 ns ( 26.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.796 ns ( 73.02 % ) " "Info: Total interconnect delay = 5.796 ns ( 73.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.938 ns" { m passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r5|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.938 ns" { m m~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r5|q[2] } { 0.000ns 0.000ns 1.837ns 3.959ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.150 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns inA\[2\] 1 PIN PIN_B11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_B11; Fanout = 8; PIN Node = 'inA\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inA[2] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.093 ns) + CELL(0.085 ns) 5.150 ns passwd_register:cin_password\|register:r5\|q\[2\] 2 REG LC_X23_Y29_N2 2 " "Info: 2: + IC(4.093 ns) + CELL(0.085 ns) = 5.150 ns; Loc. = LC_X23_Y29_N2; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r5\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.178 ns" { inA[2] passwd_register:cin_password|register:r5|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.057 ns ( 20.52 % ) " "Info: Total cell delay = 1.057 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.093 ns ( 79.48 % ) " "Info: Total interconnect delay = 4.093 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.150 ns" { inA[2] passwd_register:cin_password|register:r5|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.150 ns" { inA[2] inA[2]~out0 passwd_register:cin_password|register:r5|q[2] } { 0.000ns 0.000ns 4.093ns } { 0.000ns 0.972ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.938 ns" { m passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r5|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.938 ns" { m m~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r5|q[2] } { 0.000ns 0.000ns 1.837ns 3.959ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.150 ns" { inA[2] passwd_register:cin_password|register:r5|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.150 ns" { inA[2] inA[2]~out0 passwd_register:cin_password|register:r5|q[2] } { 0.000ns 0.000ns 4.093ns } { 0.000ns 0.972ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 17:27:57 2024 " "Info: Processing ended: Sat Jun 08 17:27:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
