============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:12:56 pm
  Module:                 carry_select_adder_46814_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[18]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    2140         -  
      Drv Adjust:+       0         0  
         Arrival:=    2140            
                                      
   Required Time:=    2140            
       Data Path:-    2140            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2140            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  B[18]                                                    -       -     F     (arrival)                       2  5.9  1000     0       0    (-,-) 
  g295_dup/X                                               -       A->X  F     sky130_fd_sc_hd__clkbuf_1       1  4.2    56   316     316    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g67/Y                           -       A->Y  R     sky130_fd_sc_hd__clkinv_1       2 11.2    70    79     395    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g56__68/Y                       -       B->Y  F     sky130_fd_sc_hd__nand2_2        2  7.8    46    64     460    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g181__5107/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    51    59     518    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g179__5477/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2 11.8    56    65     583    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g124__3680/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    55    64     648    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g122__5526/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 14.4    44    55     703    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g124__7098/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    59     762    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g122__5122/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    40    50     812    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g124__6161/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    57     870    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g122__7482/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50     920    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g124__7410/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56     976    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g122__2346/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1027    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g124__4319/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    57    1083    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g122__5107/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 12.2    39    51    1134    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g124__2802/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    57    1191    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g122__3680/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1241    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g124__1881/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1298    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g122__7098/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    39    50    1348    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g124__9945/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    57    1405    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g122__6161/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1455    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g124__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    55    56    1512    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g122__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 12.2    39    52    1564    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g125__5526/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    55    57    1621    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g123__4319/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 13.6    45    54    1674    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[12].FA/g125__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    55    60    1734    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[12].FA/g123__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        3 23.1    65    68    1802    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[13].FA/g118__5115/Y -       B2->Y R     sky130_fd_sc_hd__o2bb2ai_4      1 10.1   127   137    1939    (-,-) 
  g849__2398/Y                                             -       A->Y  F     sky130_fd_sc_hd__nand2_4        1 17.6    63    81    2020    (-,-) 
  g840__6161/Y                                             -       B->Y  R     sky130_fd_sc_hd__nand2_8        1 51.3   108   120    2140    (-,-) 
  S[31]                                                    <<<     -     R     (port)                          -    -     -     0    2140    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

