
*** Running vivado
    with args -log adder32_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder32_display.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source adder32_display.tcl -notrace
Command: synth_design -top adder32_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 889.090 ; gain = 235.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder32_display' [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder32_display.v:5]
INFO: [Synth 8-6157] synthesizing module 'adder32' [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder32.v:24]
INFO: [Synth 8-6157] synthesizing module 'CLA_16' [D:/vivadoproject/adder/adder.srcs/sources_1/new/CLA_16.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_1bit' [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_1bit' (1#1) [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_1bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_4CLA' [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_4CLA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'adder_4CLA' (2#1) [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_4CLA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (3#1) [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16' (4#1) [D:/vivadoproject/adder/adder.srcs/sources_1/new/CLA_16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder32' (5#1) [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder32.v:24]
ERROR: [Synth 8-448] named port connection 'cout' does not exist for instance 'adder32_module' of module 'adder32' [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder32_display.v:42]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/vivadoproject/adder/adder.runs/synth_1/.Xil/Vivado-1464-DESKTOP-GIEJU79/realtime/lcd_module_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'lcd_module' [D:/vivadoproject/adder/adder.runs/synth_1/.Xil/Vivado-1464-DESKTOP-GIEJU79/realtime/lcd_module_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'adder32_display' [D:/vivadoproject/adder/adder.srcs/sources_1/new/adder32_display.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.844 ; gain = 307.965
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 15:36:01 2022...
