Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'top_level'

Design Information
------------------
Command Line   : map -intstyle pa -w top_level.ngd 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sat Jun 06 11:54:07 2020

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3402 - The Clock Modifying COMP, controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst, has the attribute CLK_FEEDBACK
   set to NONE.  No phase relationship exists between the input and output clocks of this Clock Modifying COMP. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:98e198a4) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 84 IOs, 83 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:98e198a4) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:98e198a4) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b4ff4ada) REAL time: 28 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b4ff4ada) REAL time: 28 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b4ff4ada) REAL time: 28 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:c438d2ab) REAL time: 29 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c438d2ab) REAL time: 29 secs 

Phase 9.8  Global Placement
........
....................................................................................
..........................................................................................................................................................................................................................................
..........................................................................................................................................................................................................................
..................................................
Phase 9.8  Global Placement (Checksum:75cac0b4) REAL time: 1 mins 4 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:75cac0b4) REAL time: 1 mins 4 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:bd3abd02) REAL time: 1 mins 13 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:bd3abd02) REAL time: 1 mins 13 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c78f6355) REAL time: 1 mins 13 secs 

Total REAL time to Placer completion: 1 mins 13 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net controller_inst/RST is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM62_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM61_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM51_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM59_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM57_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM56_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM55_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM50_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM49_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM47_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM44_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM43_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM58_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM60_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM54_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM52_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM45_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM53_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gc
   onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  130
Slice Logic Utilization:
  Number of Slice Registers:                 1,550 out of  11,440   13%
    Number used as Flip Flops:               1,549
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,401 out of   5,720   41%
    Number used as logic:                    1,571 out of   5,720   27%
      Number using O6 output only:           1,115
      Number using O5 output only:              73
      Number using O5 and O6:                  383
      Number used as ROM:                        0
    Number used as Memory:                     776 out of   1,440   53%
      Number used as Dual Port RAM:            768
        Number using O6 output only:           768
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             8
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     54
      Number with same-slice register load:     51
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   915 out of   1,430   63%
  Number of MUXCYs used:                       296 out of   2,860   10%
  Number of LUT Flip Flop pairs used:        2,852
    Number with an unused Flip Flop:         1,470 out of   2,852   51%
    Number with an unused LUT:                 451 out of   2,852   15%
    Number of fully used LUT-FF pairs:         931 out of   2,852   32%
    Number of unique control sets:             216
    Number of slice register sites lost
      to control set restrictions:             746 out of  11,440    6%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     102   82%
    Number of LOCed IOBs:                       83 out of      84   98%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         1 out of      32    3%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.72

Peak Memory Usage:  431 MB
Total REAL time to MAP completion:  1 mins 19 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Mapping completed.
See MAP report file "top_level.mrp" for details.
