# CrossLink_LCD
Lattice FPGA verilog design using a CrossLink device MIPI D-PHY cores for 8gbs 2x4lane LCD display
