# Verilog Lab Projects

This repository contains basic and fundamental Verilog lab experiments
implemented as part of ECE coursework.

## List of Experiments
- Universal Shift Register (USR)
- Signal Generator
- Counters
- (more will be added)

## Tools Used
- Xlinix Vivado
- EDA Playground

