Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    IF11R205-11
Date:        Mon May 23 17:52:04 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch lab4PLIS_impl1_synplify.tcl
ProductType: synplify_pro




log file: "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon May 23 17:52:07 2022

Return Code: 0
Run Time:00h:00m:02s
log file: "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Mon May 23 17:52:08 2022

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Mon May 23 17:52:08 2022

Running: compiler (Compile Input) on proj_1|impl1
# Mon May 23 17:52:08 2022
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\synwork\lab4PLIS_impl1_comp.srs to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srs

compiler completed
# Mon May 23 17:52:14 2022

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Mon May 23 17:52:14 2022

multi_srs_gen completed
# Mon May 23 17:52:16 2022

Return Code: 0
Run Time:00h:00m:02s
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\synwork\lab4PLIS_impl1_mult.srs to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srs
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srr to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Mon May 23 17:52:49 2022

premap completed with warnings
# Mon May 23 17:52:59 2022

Return Code: 1
Run Time:00h:00m:10s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Mon May 23 17:52:59 2022

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Mon May 23 17:52:59 2022
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\synwork\lab4PLIS_impl1_m.srm to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srm

fpga_mapper completed with warnings
# Mon May 23 17:53:09 2022

Return Code: 1
Run Time:00h:00m:10s
Complete: Map on proj_1|impl1
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srr to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\lab4PLIS_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "lab4PLIS_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Lab4\lab4 PLIS\impl1\proj_1.prj
batch mode default:no
