
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00011144 <.init>:
   11144:	push	{r3, lr}
   11148:	bl	114ac <ftello64@plt+0x48>
   1114c:	pop	{r3, pc}

Disassembly of section .plt:

00011150 <fdopen@plt-0x14>:
   11150:	push	{lr}		; (str lr, [sp, #-4]!)
   11154:	ldr	lr, [pc, #4]	; 11160 <fdopen@plt-0x4>
   11158:	add	lr, pc, lr
   1115c:	ldr	pc, [lr, #8]!
   11160:	andeq	r8, r1, r0, lsr #29

00011164 <fdopen@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #24, 20	; 0x18000
   1116c:	ldr	pc, [ip, #3744]!	; 0xea0

00011170 <calloc@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #24, 20	; 0x18000
   11178:	ldr	pc, [ip, #3736]!	; 0xe98

0001117c <fputs_unlocked@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #24, 20	; 0x18000
   11184:	ldr	pc, [ip, #3728]!	; 0xe90

00011188 <raise@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #24, 20	; 0x18000
   11190:	ldr	pc, [ip, #3720]!	; 0xe88

00011194 <strcmp@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #24, 20	; 0x18000
   1119c:	ldr	pc, [ip, #3712]!	; 0xe80

000111a0 <posix_fadvise64@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #24, 20	; 0x18000
   111a8:	ldr	pc, [ip, #3704]!	; 0xe78

000111ac <fflush@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #24, 20	; 0x18000
   111b4:	ldr	pc, [ip, #3696]!	; 0xe70

000111b8 <free@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #24, 20	; 0x18000
   111c0:	ldr	pc, [ip, #3688]!	; 0xe68

000111c4 <ferror@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #24, 20	; 0x18000
   111cc:	ldr	pc, [ip, #3680]!	; 0xe60

000111d0 <_exit@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #24, 20	; 0x18000
   111d8:	ldr	pc, [ip, #3672]!	; 0xe58

000111dc <memcpy@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #24, 20	; 0x18000
   111e4:	ldr	pc, [ip, #3664]!	; 0xe50

000111e8 <__strtoull_internal@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #24, 20	; 0x18000
   111f0:	ldr	pc, [ip, #3656]!	; 0xe48

000111f4 <mbsinit@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #24, 20	; 0x18000
   111fc:	ldr	pc, [ip, #3648]!	; 0xe40

00011200 <fwrite_unlocked@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #24, 20	; 0x18000
   11208:	ldr	pc, [ip, #3640]!	; 0xe38

0001120c <memcmp@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #24, 20	; 0x18000
   11214:	ldr	pc, [ip, #3632]!	; 0xe30

00011218 <stpcpy@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #24, 20	; 0x18000
   11220:	ldr	pc, [ip, #3624]!	; 0xe28

00011224 <dcgettext@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #24, 20	; 0x18000
   1122c:	ldr	pc, [ip, #3616]!	; 0xe20

00011230 <dup2@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #24, 20	; 0x18000
   11238:	ldr	pc, [ip, #3608]!	; 0xe18

0001123c <realloc@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #24, 20	; 0x18000
   11244:	ldr	pc, [ip, #3600]!	; 0xe10

00011248 <textdomain@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #24, 20	; 0x18000
   11250:	ldr	pc, [ip, #3592]!	; 0xe08

00011254 <rawmemchr@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #24, 20	; 0x18000
   1125c:	ldr	pc, [ip, #3584]!	; 0xe00

00011260 <iswprint@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #24, 20	; 0x18000
   11268:	ldr	pc, [ip, #3576]!	; 0xdf8

0001126c <__fxstat64@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #24, 20	; 0x18000
   11274:	ldr	pc, [ip, #3568]!	; 0xdf0

00011278 <fwrite@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #24, 20	; 0x18000
   11280:	ldr	pc, [ip, #3560]!	; 0xde8

00011284 <lseek64@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #24, 20	; 0x18000
   1128c:	ldr	pc, [ip, #3552]!	; 0xde0

00011290 <__ctype_get_mb_cur_max@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #24, 20	; 0x18000
   11298:	ldr	pc, [ip, #3544]!	; 0xdd8

0001129c <fread@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #24, 20	; 0x18000
   112a4:	ldr	pc, [ip, #3536]!	; 0xdd0

000112a8 <__fpending@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #24, 20	; 0x18000
   112b0:	ldr	pc, [ip, #3528]!	; 0xdc8

000112b4 <mbrtowc@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #24, 20	; 0x18000
   112bc:	ldr	pc, [ip, #3520]!	; 0xdc0

000112c0 <error@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #24, 20	; 0x18000
   112c8:	ldr	pc, [ip, #3512]!	; 0xdb8

000112cc <open64@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #24, 20	; 0x18000
   112d4:	ldr	pc, [ip, #3504]!	; 0xdb0

000112d8 <malloc@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #24, 20	; 0x18000
   112e0:	ldr	pc, [ip, #3496]!	; 0xda8

000112e4 <__libc_start_main@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #24, 20	; 0x18000
   112ec:	ldr	pc, [ip, #3488]!	; 0xda0

000112f0 <__freading@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #24, 20	; 0x18000
   112f8:	ldr	pc, [ip, #3480]!	; 0xd98

000112fc <__gmon_start__@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #24, 20	; 0x18000
   11304:	ldr	pc, [ip, #3472]!	; 0xd90

00011308 <freopen64@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #24, 20	; 0x18000
   11310:	ldr	pc, [ip, #3464]!	; 0xd88

00011314 <getopt_long@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #24, 20	; 0x18000
   1131c:	ldr	pc, [ip, #3456]!	; 0xd80

00011320 <__ctype_b_loc@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #24, 20	; 0x18000
   11328:	ldr	pc, [ip, #3448]!	; 0xd78

0001132c <exit@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #24, 20	; 0x18000
   11334:	ldr	pc, [ip, #3440]!	; 0xd70

00011338 <strlen@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #24, 20	; 0x18000
   11340:	ldr	pc, [ip, #3432]!	; 0xd68

00011344 <strchr@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #24, 20	; 0x18000
   1134c:	ldr	pc, [ip, #3424]!	; 0xd60

00011350 <__errno_location@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #24, 20	; 0x18000
   11358:	ldr	pc, [ip, #3416]!	; 0xd58

0001135c <__cxa_atexit@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #24, 20	; 0x18000
   11364:	ldr	pc, [ip, #3408]!	; 0xd50

00011368 <setvbuf@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #24, 20	; 0x18000
   11370:	ldr	pc, [ip, #3400]!	; 0xd48

00011374 <memset@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #24, 20	; 0x18000
   1137c:	ldr	pc, [ip, #3392]!	; 0xd40

00011380 <__printf_chk@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #24, 20	; 0x18000
   11388:	ldr	pc, [ip, #3384]!	; 0xd38

0001138c <fileno@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #24, 20	; 0x18000
   11394:	ldr	pc, [ip, #3376]!	; 0xd30

00011398 <__fprintf_chk@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #24, 20	; 0x18000
   113a0:	ldr	pc, [ip, #3368]!	; 0xd28

000113a4 <fclose@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #24, 20	; 0x18000
   113ac:	ldr	pc, [ip, #3360]!	; 0xd20

000113b0 <fseeko64@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #24, 20	; 0x18000
   113b8:	ldr	pc, [ip, #3352]!	; 0xd18

000113bc <fcntl64@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #24, 20	; 0x18000
   113c4:	ldr	pc, [ip, #3344]!	; 0xd10

000113c8 <__uflow@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #24, 20	; 0x18000
   113d0:	ldr	pc, [ip, #3336]!	; 0xd08

000113d4 <setlocale@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #24, 20	; 0x18000
   113dc:	ldr	pc, [ip, #3328]!	; 0xd00

000113e0 <__explicit_bzero_chk@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #24, 20	; 0x18000
   113e8:	ldr	pc, [ip, #3320]!	; 0xcf8

000113ec <strrchr@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #24, 20	; 0x18000
   113f4:	ldr	pc, [ip, #3312]!	; 0xcf0

000113f8 <nl_langinfo@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #24, 20	; 0x18000
   11400:	ldr	pc, [ip, #3304]!	; 0xce8

00011404 <fopen64@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #24, 20	; 0x18000
   1140c:	ldr	pc, [ip, #3296]!	; 0xce0

00011410 <bindtextdomain@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #24, 20	; 0x18000
   11418:	ldr	pc, [ip, #3288]!	; 0xcd8

0001141c <fread_unlocked@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #24, 20	; 0x18000
   11424:	ldr	pc, [ip, #3280]!	; 0xcd0

00011428 <getrandom@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #24, 20	; 0x18000
   11430:	ldr	pc, [ip, #3272]!	; 0xcc8

00011434 <strncmp@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #24, 20	; 0x18000
   1143c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011440 <abort@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #24, 20	; 0x18000
   11448:	ldr	pc, [ip, #3256]!	; 0xcb8

0001144c <close@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #24, 20	; 0x18000
   11454:	ldr	pc, [ip, #3248]!	; 0xcb0

00011458 <__assert_fail@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #24, 20	; 0x18000
   11460:	ldr	pc, [ip, #3240]!	; 0xca8

00011464 <ftello64@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #24, 20	; 0x18000
   1146c:	ldr	pc, [ip, #3232]!	; 0xca0

Disassembly of section .text:

00011470 <.text>:
   11470:	mov	fp, #0
   11474:	mov	lr, #0
   11478:	pop	{r1}		; (ldr r1, [sp], #4)
   1147c:	mov	r2, sp
   11480:	push	{r2}		; (str r2, [sp, #-4]!)
   11484:	push	{r0}		; (str r0, [sp, #-4]!)
   11488:	ldr	ip, [pc, #16]	; 114a0 <ftello64@plt+0x3c>
   1148c:	push	{ip}		; (str ip, [sp, #-4]!)
   11490:	ldr	r0, [pc, #12]	; 114a4 <ftello64@plt+0x40>
   11494:	ldr	r3, [pc, #12]	; 114a8 <ftello64@plt+0x44>
   11498:	bl	112e4 <__libc_start_main@plt>
   1149c:	bl	11440 <abort@plt>
   114a0:	andeq	r9, r1, ip, rrx
   114a4:	andeq	r1, r1, ip, lsl r8
   114a8:	andeq	r9, r1, ip
   114ac:	ldr	r3, [pc, #20]	; 114c8 <ftello64@plt+0x64>
   114b0:	ldr	r2, [pc, #20]	; 114cc <ftello64@plt+0x68>
   114b4:	add	r3, pc, r3
   114b8:	ldr	r2, [r3, r2]
   114bc:	cmp	r2, #0
   114c0:	bxeq	lr
   114c4:	b	112fc <__gmon_start__@plt>
   114c8:	andeq	r8, r1, r4, asr #22
   114cc:	andeq	r0, r0, r0, lsl r1
   114d0:	ldr	r0, [pc, #24]	; 114f0 <ftello64@plt+0x8c>
   114d4:	ldr	r3, [pc, #24]	; 114f4 <ftello64@plt+0x90>
   114d8:	cmp	r3, r0
   114dc:	bxeq	lr
   114e0:	ldr	r3, [pc, #16]	; 114f8 <ftello64@plt+0x94>
   114e4:	cmp	r3, #0
   114e8:	bxeq	lr
   114ec:	bx	r3
   114f0:	andeq	sl, r2, r8, ror #2
   114f4:	andeq	sl, r2, r8, ror #2
   114f8:	andeq	r0, r0, r0
   114fc:	ldr	r0, [pc, #36]	; 11528 <ftello64@plt+0xc4>
   11500:	ldr	r1, [pc, #36]	; 1152c <ftello64@plt+0xc8>
   11504:	sub	r1, r1, r0
   11508:	asr	r1, r1, #2
   1150c:	add	r1, r1, r1, lsr #31
   11510:	asrs	r1, r1, #1
   11514:	bxeq	lr
   11518:	ldr	r3, [pc, #16]	; 11530 <ftello64@plt+0xcc>
   1151c:	cmp	r3, #0
   11520:	bxeq	lr
   11524:	bx	r3
   11528:	andeq	sl, r2, r8, ror #2
   1152c:	andeq	sl, r2, r8, ror #2
   11530:	andeq	r0, r0, r0
   11534:	push	{r4, lr}
   11538:	ldr	r4, [pc, #24]	; 11558 <ftello64@plt+0xf4>
   1153c:	ldrb	r3, [r4]
   11540:	cmp	r3, #0
   11544:	popne	{r4, pc}
   11548:	bl	114d0 <ftello64@plt+0x6c>
   1154c:	mov	r3, #1
   11550:	strb	r3, [r4]
   11554:	pop	{r4, pc}
   11558:	andeq	sl, r2, ip, lsl #3
   1155c:	b	114fc <ftello64@plt+0x98>
   11560:	push	{fp, lr}
   11564:	mov	fp, sp
   11568:	sub	sp, sp, #64	; 0x40
   1156c:	mov	r4, r0
   11570:	cmp	r0, #0
   11574:	bne	117d8 <ftello64@plt+0x374>
   11578:	movw	r1, #37051	; 0x90bb
   1157c:	mov	r0, #0
   11580:	mov	r2, #5
   11584:	movt	r1, #1
   11588:	bl	11224 <dcgettext@plt>
   1158c:	mov	r1, r0
   11590:	movw	r0, #41368	; 0xa198
   11594:	movt	r0, #2
   11598:	ldr	r2, [r0]
   1159c:	mov	r0, #1
   115a0:	mov	r3, r2
   115a4:	str	r2, [sp]
   115a8:	bl	11380 <__printf_chk@plt>
   115ac:	movw	r1, #37146	; 0x911a
   115b0:	mov	r0, #0
   115b4:	mov	r2, #5
   115b8:	movt	r1, #1
   115bc:	bl	11224 <dcgettext@plt>
   115c0:	movw	r7, #41348	; 0xa184
   115c4:	movt	r7, #2
   115c8:	ldr	r1, [r7]
   115cc:	bl	1117c <fputs_unlocked@plt>
   115d0:	movw	r1, #38061	; 0x94ad
   115d4:	mov	r0, #0
   115d8:	mov	r2, #5
   115dc:	movt	r1, #1
   115e0:	bl	11224 <dcgettext@plt>
   115e4:	ldr	r1, [r7]
   115e8:	bl	1117c <fputs_unlocked@plt>
   115ec:	movw	r1, #38117	; 0x94e5
   115f0:	mov	r0, #0
   115f4:	mov	r2, #5
   115f8:	movt	r1, #1
   115fc:	bl	11224 <dcgettext@plt>
   11600:	ldr	r1, [r7]
   11604:	bl	1117c <fputs_unlocked@plt>
   11608:	movw	r1, #37213	; 0x915d
   1160c:	mov	r0, #0
   11610:	mov	r2, #5
   11614:	movt	r1, #1
   11618:	bl	11224 <dcgettext@plt>
   1161c:	ldr	r1, [r7]
   11620:	bl	1117c <fputs_unlocked@plt>
   11624:	movw	r1, #37594	; 0x92da
   11628:	mov	r0, #0
   1162c:	mov	r2, #5
   11630:	movt	r1, #1
   11634:	bl	11224 <dcgettext@plt>
   11638:	ldr	r1, [r7]
   1163c:	bl	1117c <fputs_unlocked@plt>
   11640:	movw	r1, #37658	; 0x931a
   11644:	mov	r0, #0
   11648:	mov	r2, #5
   1164c:	movt	r1, #1
   11650:	bl	11224 <dcgettext@plt>
   11654:	ldr	r1, [r7]
   11658:	bl	1117c <fputs_unlocked@plt>
   1165c:	movw	r1, #37703	; 0x9347
   11660:	mov	r0, #0
   11664:	mov	r2, #5
   11668:	movt	r1, #1
   1166c:	bl	11224 <dcgettext@plt>
   11670:	ldr	r1, [r7]
   11674:	bl	1117c <fputs_unlocked@plt>
   11678:	movw	r0, #38768	; 0x9770
   1167c:	mov	r2, #48	; 0x30
   11680:	add	r6, sp, #8
   11684:	movw	r5, #37757	; 0x937d
   11688:	movt	r0, #1
   1168c:	movt	r5, #1
   11690:	add	r1, r0, #32
   11694:	add	r3, r0, #16
   11698:	vld1.64	{d18-d19}, [r0], r2
   1169c:	vld1.64	{d16-d17}, [r1]
   116a0:	vld1.64	{d20-d21}, [r3]
   116a4:	add	r1, r6, #32
   116a8:	vldr	d22, [r0]
   116ac:	add	r0, r6, #16
   116b0:	vst1.64	{d16-d17}, [r1]
   116b4:	movw	r1, #38192	; 0x9530
   116b8:	vst1.64	{d20-d21}, [r0]
   116bc:	mov	r0, r6
   116c0:	vst1.64	{d18-d19}, [r0], r2
   116c4:	movt	r1, #1
   116c8:	vstr	d22, [r0]
   116cc:	mov	r0, r5
   116d0:	bl	11194 <strcmp@plt>
   116d4:	cmp	r0, #0
   116d8:	ldrne	r1, [r6, #8]!
   116dc:	cmpne	r1, #0
   116e0:	bne	116cc <ftello64@plt+0x268>
   116e4:	ldr	r6, [r6, #4]
   116e8:	movw	r1, #38287	; 0x958f
   116ec:	mov	r0, #0
   116f0:	mov	r2, #5
   116f4:	movt	r1, #1
   116f8:	bl	11224 <dcgettext@plt>
   116fc:	movw	r2, #37942	; 0x9436
   11700:	movw	r3, #38310	; 0x95a6
   11704:	mov	r1, r0
   11708:	mov	r0, #1
   1170c:	movt	r2, #1
   11710:	movt	r3, #1
   11714:	bl	11380 <__printf_chk@plt>
   11718:	cmp	r6, #0
   1171c:	mov	r0, #5
   11720:	mov	r1, #0
   11724:	moveq	r6, r5
   11728:	bl	113d4 <setlocale@plt>
   1172c:	cmp	r0, #0
   11730:	beq	11768 <ftello64@plt+0x304>
   11734:	movw	r1, #38350	; 0x95ce
   11738:	mov	r2, #3
   1173c:	movt	r1, #1
   11740:	bl	11434 <strncmp@plt>
   11744:	cmp	r0, #0
   11748:	beq	11768 <ftello64@plt+0x304>
   1174c:	movw	r1, #38354	; 0x95d2
   11750:	mov	r0, #0
   11754:	mov	r2, #5
   11758:	movt	r1, #1
   1175c:	bl	11224 <dcgettext@plt>
   11760:	ldr	r1, [r7]
   11764:	bl	1117c <fputs_unlocked@plt>
   11768:	movw	r1, #38425	; 0x9619
   1176c:	mov	r0, #0
   11770:	mov	r2, #5
   11774:	movt	r1, #1
   11778:	bl	11224 <dcgettext@plt>
   1177c:	movw	r2, #38310	; 0x95a6
   11780:	mov	r1, r0
   11784:	mov	r0, #1
   11788:	mov	r3, r5
   1178c:	movt	r2, #1
   11790:	bl	11380 <__printf_chk@plt>
   11794:	movw	r1, #38452	; 0x9634
   11798:	mov	r0, #0
   1179c:	mov	r2, #5
   117a0:	movt	r1, #1
   117a4:	bl	11224 <dcgettext@plt>
   117a8:	movw	r3, #38502	; 0x9666
   117ac:	mov	r1, r0
   117b0:	movw	r0, #38220	; 0x954c
   117b4:	cmp	r6, r5
   117b8:	mov	r2, r6
   117bc:	movt	r0, #1
   117c0:	movt	r3, #1
   117c4:	moveq	r3, r0
   117c8:	mov	r0, #1
   117cc:	bl	11380 <__printf_chk@plt>
   117d0:	mov	r0, r4
   117d4:	bl	1132c <exit@plt>
   117d8:	movw	r0, #41336	; 0xa178
   117dc:	movw	r1, #37012	; 0x9094
   117e0:	mov	r2, #5
   117e4:	movt	r0, #2
   117e8:	movt	r1, #1
   117ec:	ldr	r5, [r0]
   117f0:	mov	r0, #0
   117f4:	bl	11224 <dcgettext@plt>
   117f8:	mov	r2, r0
   117fc:	movw	r0, #41368	; 0xa198
   11800:	mov	r1, #1
   11804:	movt	r0, #2
   11808:	ldr	r3, [r0]
   1180c:	mov	r0, r5
   11810:	bl	11398 <__fprintf_chk@plt>
   11814:	mov	r0, r4
   11818:	bl	1132c <exit@plt>
   1181c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11820:	add	fp, sp, #28
   11824:	sub	sp, sp, #172	; 0xac
   11828:	str	r0, [sp, #60]	; 0x3c
   1182c:	ldr	r0, [r1]
   11830:	mov	r9, r1
   11834:	bl	12d10 <ftello64@plt+0x18ac>
   11838:	movw	r1, #38502	; 0x9666
   1183c:	mov	r0, #6
   11840:	movt	r1, #1
   11844:	bl	113d4 <setlocale@plt>
   11848:	movw	r4, #37946	; 0x943a
   1184c:	movw	r1, #37762	; 0x9382
   11850:	movt	r4, #1
   11854:	movt	r1, #1
   11858:	mov	r0, r4
   1185c:	bl	11410 <bindtextdomain@plt>
   11860:	mov	r0, r4
   11864:	bl	11248 <textdomain@plt>
   11868:	movw	r0, #9748	; 0x2614
   1186c:	movt	r0, #1
   11870:	bl	19070 <ftello64@plt+0x7c0c>
   11874:	mov	r0, #10
   11878:	mov	r6, #0
   1187c:	mov	r5, #0
   11880:	str	r0, [sp, #32]
   11884:	mov	r0, #0
   11888:	str	r0, [sp, #40]	; 0x28
   1188c:	mvn	r0, #0
   11890:	str	r0, [sp, #44]	; 0x2c
   11894:	mov	r0, #0
   11898:	str	r0, [sp, #36]	; 0x24
   1189c:	mvn	r0, #0
   118a0:	str	r0, [sp, #56]	; 0x38
   118a4:	mov	r0, #0
   118a8:	str	r0, [sp, #48]	; 0x30
   118ac:	mov	r0, #0
   118b0:	b	118d0 <ftello64@plt+0x46c>
   118b4:	mov	r6, r8
   118b8:	mov	r5, sl
   118bc:	mov	r0, r7
   118c0:	b	118d0 <ftello64@plt+0x46c>
   118c4:	mov	r0, #1
   118c8:	str	r0, [sp, #40]	; 0x28
   118cc:	b	118b4 <ftello64@plt+0x450>
   118d0:	mov	r8, r0
   118d4:	mov	r0, #0
   118d8:	movw	r2, #37786	; 0x939a
   118dc:	movw	r3, #38608	; 0x96d0
   118e0:	mov	r1, r9
   118e4:	mov	sl, r5
   118e8:	str	r0, [sp]
   118ec:	ldr	r0, [sp, #60]	; 0x3c
   118f0:	movt	r2, #1
   118f4:	movt	r3, #1
   118f8:	bl	11314 <getopt_long@plt>
   118fc:	cmp	r0, #100	; 0x64
   11900:	ble	11b98 <ftello64@plt+0x734>
   11904:	sub	r1, r0, #101	; 0x65
   11908:	mov	r7, r8
   1190c:	cmp	r1, #21
   11910:	bhi	11b48 <ftello64@plt+0x6e4>
   11914:	add	r2, pc, #12
   11918:	mov	r0, #1
   1191c:	mov	r8, r6
   11920:	mov	r5, sl
   11924:	ldr	pc, [r2, r1, lsl #2]
   11928:	ldrdeq	r1, [r1], -r0
   1192c:	andeq	r2, r1, ip, lsr #8
   11930:	andeq	r2, r1, ip, lsr #8
   11934:	andeq	r2, r1, ip, lsr #8
   11938:	andeq	r1, r1, r0, lsl #19
   1193c:	andeq	r2, r1, ip, lsr #8
   11940:	andeq	r2, r1, ip, lsr #8
   11944:	andeq	r2, r1, ip, lsr #8
   11948:	andeq	r2, r1, ip, lsr #8
   1194c:			; <UNDEFINED> instruction: 0x00011ab4
   11950:	andeq	r1, r1, ip, lsl #22
   11954:	andeq	r2, r1, ip, lsr #8
   11958:	andeq	r2, r1, ip, lsr #8
   1195c:	andeq	r1, r1, r4, asr #17
   11960:	andeq	r2, r1, ip, lsr #8
   11964:	andeq	r2, r1, ip, lsr #8
   11968:	andeq	r2, r1, ip, lsr #8
   1196c:	andeq	r2, r1, ip, lsr #8
   11970:	andeq	r2, r1, ip, lsr #8
   11974:	andeq	r2, r1, ip, lsr #8
   11978:	andeq	r2, r1, ip, lsr #8
   1197c:	andeq	r1, r1, ip, lsl #23
   11980:	movw	r0, #41352	; 0xa188
   11984:	mov	r1, #45	; 0x2d
   11988:	movt	r0, #2
   1198c:	ldr	r6, [r0]
   11990:	mov	r0, r6
   11994:	bl	11344 <strchr@plt>
   11998:	mov	r5, r0
   1199c:	ldr	r0, [sp, #48]	; 0x30
   119a0:	tst	r0, #1
   119a4:	bne	12434 <ftello64@plt+0xfd0>
   119a8:	movw	r1, #37826	; 0x93c2
   119ac:	cmp	r5, #0
   119b0:	mov	r4, #0
   119b4:	movt	r1, #1
   119b8:	beq	11a24 <ftello64@plt+0x5c0>
   119bc:	movw	r0, #41352	; 0xa188
   119c0:	strb	r4, [r5]
   119c4:	movw	r1, #37826	; 0x93c2
   119c8:	mov	r2, #5
   119cc:	movt	r0, #2
   119d0:	movt	r1, #1
   119d4:	ldr	r6, [r0]
   119d8:	mov	r0, #0
   119dc:	bl	11224 <dcgettext@plt>
   119e0:	mvn	r1, #0
   119e4:	mov	r2, #0
   119e8:	mov	r3, #0
   119ec:	stm	sp, {r1, r4}
   119f0:	movw	r1, #38502	; 0x9666
   119f4:	str	r0, [sp, #12]
   119f8:	mov	r0, r6
   119fc:	str	r4, [sp, #16]
   11a00:	movt	r1, #1
   11a04:	str	r1, [sp, #8]
   11a08:	bl	1693c <ftello64@plt+0x54d8>
   11a0c:	movw	r1, #37826	; 0x93c2
   11a10:	str	r0, [sp, #56]	; 0x38
   11a14:	mov	r6, r5
   11a18:	mov	r0, #45	; 0x2d
   11a1c:	movt	r1, #1
   11a20:	strb	r0, [r6], #1
   11a24:	mov	r0, #0
   11a28:	mov	r2, #5
   11a2c:	bl	11224 <dcgettext@plt>
   11a30:	mvn	r1, #0
   11a34:	mov	r2, #0
   11a38:	mov	r3, #0
   11a3c:	stm	sp, {r1, r4}
   11a40:	movw	r1, #38502	; 0x9666
   11a44:	str	r0, [sp, #12]
   11a48:	mov	r0, r6
   11a4c:	str	r4, [sp, #16]
   11a50:	movt	r1, #1
   11a54:	str	r1, [sp, #8]
   11a58:	bl	1693c <ftello64@plt+0x54d8>
   11a5c:	mov	r1, r0
   11a60:	ldr	r0, [sp, #56]	; 0x38
   11a64:	str	r1, [sp, #36]	; 0x24
   11a68:	cmp	r0, r1
   11a6c:	mov	r0, #0
   11a70:	movwls	r0, #1
   11a74:	cmp	r5, #0
   11a78:	beq	12440 <ftello64@plt+0xfdc>
   11a7c:	ldr	r1, [sp, #56]	; 0x38
   11a80:	ldr	r2, [sp, #36]	; 0x24
   11a84:	mov	r6, r8
   11a88:	mov	r5, sl
   11a8c:	sub	r1, r2, r1
   11a90:	add	r1, r1, #1
   11a94:	clz	r1, r1
   11a98:	lsr	r1, r1, #5
   11a9c:	eors	r0, r0, r1
   11aa0:	mov	r0, #1
   11aa4:	str	r0, [sp, #48]	; 0x30
   11aa8:	mov	r0, r7
   11aac:	bne	118d0 <ftello64@plt+0x46c>
   11ab0:	b	12440 <ftello64@plt+0xfdc>
   11ab4:	movw	r0, #41352	; 0xa188
   11ab8:	movw	r1, #38502	; 0x9666
   11abc:	mov	r2, #10
   11ac0:	add	r3, sp, #64	; 0x40
   11ac4:	movt	r0, #2
   11ac8:	movt	r1, #1
   11acc:	ldr	r0, [r0]
   11ad0:	str	r1, [sp]
   11ad4:	mov	r1, #0
   11ad8:	bl	16944 <ftello64@plt+0x54e0>
   11adc:	cmp	r0, #1
   11ae0:	beq	118b4 <ftello64@plt+0x450>
   11ae4:	cmp	r0, #0
   11ae8:	bne	1248c <ftello64@plt+0x1028>
   11aec:	ldr	r0, [sp, #64]	; 0x40
   11af0:	ldr	r3, [sp, #44]	; 0x2c
   11af4:	ldr	r1, [sp, #68]	; 0x44
   11af8:	subs	r2, r3, r0
   11afc:	rscs	r1, r1, #0
   11b00:	movcs	r3, r0
   11b04:	str	r3, [sp, #44]	; 0x2c
   11b08:	b	118b4 <ftello64@plt+0x450>
   11b0c:	movw	r0, #41352	; 0xa188
   11b10:	cmp	r8, #0
   11b14:	mov	r5, sl
   11b18:	movt	r0, #2
   11b1c:	ldr	r6, [r0]
   11b20:	mov	r0, r7
   11b24:	beq	118d0 <ftello64@plt+0x46c>
   11b28:	mov	r0, r8
   11b2c:	mov	r1, r6
   11b30:	bl	11194 <strcmp@plt>
   11b34:	cmp	r0, #0
   11b38:	mov	r5, sl
   11b3c:	mov	r0, r7
   11b40:	beq	118d0 <ftello64@plt+0x46c>
   11b44:	b	124c8 <ftello64@plt+0x1064>
   11b48:	cmp	r0, #256	; 0x100
   11b4c:	bne	1242c <ftello64@plt+0xfc8>
   11b50:	movw	r0, #41352	; 0xa188
   11b54:	mov	r4, r6
   11b58:	cmp	sl, #0
   11b5c:	movt	r0, #2
   11b60:	ldr	r5, [r0]
   11b64:	mov	r0, r7
   11b68:	beq	118d0 <ftello64@plt+0x46c>
   11b6c:	mov	r0, sl
   11b70:	mov	r1, r5
   11b74:	bl	11194 <strcmp@plt>
   11b78:	cmp	r0, #0
   11b7c:	mov	r6, r4
   11b80:	mov	r0, r7
   11b84:	beq	118d0 <ftello64@plt+0x46c>
   11b88:	b	124d4 <ftello64@plt+0x1070>
   11b8c:	mov	r0, #0
   11b90:	str	r0, [sp, #32]
   11b94:	b	118b4 <ftello64@plt+0x450>
   11b98:	cmn	r0, #1
   11b9c:	str	r6, [sp, #24]
   11ba0:	bne	123cc <ftello64@plt+0xf68>
   11ba4:	movw	r0, #41328	; 0xa170
   11ba8:	ldr	r7, [sp, #44]	; 0x2c
   11bac:	movt	r0, #2
   11bb0:	ldr	r6, [r0]
   11bb4:	ldr	r0, [sp, #48]	; 0x30
   11bb8:	eor	r5, r0, #1
   11bbc:	eor	r0, r8, #1
   11bc0:	tst	r5, #1
   11bc4:	tsteq	r0, #1
   11bc8:	beq	1250c <ftello64@plt+0x10a8>
   11bcc:	add	r1, r9, r6, lsl #2
   11bd0:	str	r1, [sp, #52]	; 0x34
   11bd4:	ldr	r1, [sp, #60]	; 0x3c
   11bd8:	sub	r4, r1, r6
   11bdc:	ldr	r1, [sp, #48]	; 0x30
   11be0:	tst	r1, #1
   11be4:	beq	11c78 <ftello64@plt+0x814>
   11be8:	cmp	r4, #0
   11bec:	bgt	11c94 <ftello64@plt+0x830>
   11bf0:	cmp	r7, #0
   11bf4:	beq	11cd8 <ftello64@plt+0x874>
   11bf8:	tst	r8, #1
   11bfc:	beq	11ce8 <ftello64@plt+0x884>
   11c00:	cmp	r4, #1
   11c04:	str	r9, [sp, #28]
   11c08:	blt	11e44 <ftello64@plt+0x9e0>
   11c0c:	ldr	r0, [sp, #60]	; 0x3c
   11c10:	str	r8, [sp, #20]
   11c14:	ldr	r8, [sp, #52]	; 0x34
   11c18:	mov	r5, r4
   11c1c:	sub	r7, r0, r6
   11c20:	ldr	r0, [r8], #4
   11c24:	bl	11338 <strlen@plt>
   11c28:	add	r5, r0, r5
   11c2c:	subs	r7, r7, #1
   11c30:	bne	11c20 <ftello64@plt+0x7bc>
   11c34:	ldr	r0, [sp, #60]	; 0x3c
   11c38:	sub	r6, r0, r6
   11c3c:	mov	r0, r5
   11c40:	bl	162a4 <ftello64@plt+0x4e40>
   11c44:	ldr	r7, [sp, #52]	; 0x34
   11c48:	ldr	r9, [sp, #32]
   11c4c:	ldr	r8, [sp, #20]
   11c50:	mov	r5, r0
   11c54:	ldr	r1, [r7]
   11c58:	mov	r0, r5
   11c5c:	bl	11218 <stpcpy@plt>
   11c60:	str	r5, [r7], #4
   11c64:	strb	r9, [r0], #1
   11c68:	subs	r6, r6, #1
   11c6c:	mov	r5, r0
   11c70:	bne	11c54 <ftello64@plt+0x7f0>
   11c74:	b	11e50 <ftello64@plt+0x9ec>
   11c78:	mov	r1, #0
   11c7c:	cmp	r4, #2
   11c80:	mvn	r0, r0
   11c84:	movwlt	r1, #1
   11c88:	orr	r0, r1, r0
   11c8c:	tst	r0, #1
   11c90:	bne	11bf0 <ftello64@plt+0x78c>
   11c94:	movw	r1, #38001	; 0x9471
   11c98:	mov	r0, #0
   11c9c:	mov	r2, #5
   11ca0:	movt	r1, #1
   11ca4:	bl	11224 <dcgettext@plt>
   11ca8:	ldr	r1, [sp, #52]	; 0x34
   11cac:	mov	r4, r0
   11cb0:	and	r0, r5, #1
   11cb4:	ldr	r0, [r1, r0, lsl #2]
   11cb8:	bl	14944 <ftello64@plt+0x34e0>
   11cbc:	mov	r3, r0
   11cc0:	mov	r0, #0
   11cc4:	mov	r1, #0
   11cc8:	mov	r2, r4
   11ccc:	bl	112c0 <error@plt>
   11cd0:	mov	r0, #1
   11cd4:	bl	11560 <ftello64@plt+0xfc>
   11cd8:	mov	r0, #0
   11cdc:	mov	r4, #0
   11ce0:	str	r0, [sp, #52]	; 0x34
   11ce4:	b	11e64 <ftello64@plt+0xa00>
   11ce8:	ldr	r0, [sp, #48]	; 0x30
   11cec:	ldr	r6, [sp, #40]	; 0x28
   11cf0:	tst	r0, #1
   11cf4:	beq	11d14 <ftello64@plt+0x8b0>
   11cf8:	ldr	r0, [sp, #36]	; 0x24
   11cfc:	ldr	r1, [sp, #56]	; 0x38
   11d00:	add	r0, r0, #1
   11d04:	sub	r4, r0, r1
   11d08:	mov	r0, #0
   11d0c:	str	r0, [sp, #52]	; 0x34
   11d10:	b	11e68 <ftello64@plt+0xa04>
   11d14:	cmp	r4, #1
   11d18:	bne	11d60 <ftello64@plt+0x8fc>
   11d1c:	ldr	r0, [sp, #52]	; 0x34
   11d20:	movw	r1, #38915	; 0x9803
   11d24:	movt	r1, #1
   11d28:	ldr	r4, [r0]
   11d2c:	mov	r0, r4
   11d30:	bl	11194 <strcmp@plt>
   11d34:	cmp	r0, #0
   11d38:	beq	11d60 <ftello64@plt+0x8fc>
   11d3c:	movw	r0, #41344	; 0xa180
   11d40:	movw	r1, #39132	; 0x98dc
   11d44:	movt	r0, #2
   11d48:	movt	r1, #1
   11d4c:	ldr	r2, [r0]
   11d50:	mov	r0, r4
   11d54:	bl	12834 <ftello64@plt+0x13d0>
   11d58:	cmp	r0, #0
   11d5c:	beq	125d8 <ftello64@plt+0x1174>
   11d60:	movw	r5, #41344	; 0xa180
   11d64:	mov	r1, #2
   11d68:	movt	r5, #2
   11d6c:	ldr	r0, [r5]
   11d70:	bl	12700 <ftello64@plt+0x129c>
   11d74:	add	r0, r7, #1
   11d78:	clz	r0, r0
   11d7c:	lsr	r0, r0, #5
   11d80:	orr	r0, r6, r0
   11d84:	tst	r0, #1
   11d88:	beq	11ff4 <ftello64@plt+0xb90>
   11d8c:	ldr	r0, [r5]
   11d90:	add	r2, sp, #64	; 0x40
   11d94:	mov	r1, #0
   11d98:	bl	15884 <ftello64@plt+0x4420>
   11d9c:	cmp	r0, #0
   11da0:	beq	124f8 <ftello64@plt+0x1094>
   11da4:	mov	r5, r0
   11da8:	ldr	r0, [sp, #64]	; 0x40
   11dac:	ldr	r2, [sp, #32]
   11db0:	cmp	r0, #0
   11db4:	beq	1237c <ftello64@plt+0xf18>
   11db8:	add	r1, r5, r0
   11dbc:	uxtb	r6, r2
   11dc0:	ldrb	r1, [r1, #-1]
   11dc4:	cmp	r1, r6
   11dc8:	bne	12368 <ftello64@plt+0xf04>
   11dcc:	mov	r1, r0
   11dd0:	cmp	r1, #1
   11dd4:	blt	1237c <ftello64@plt+0xf18>
   11dd8:	add	r7, r5, r1
   11ddc:	mov	r4, #0
   11de0:	mov	r0, r5
   11de4:	mov	r1, r6
   11de8:	bl	11254 <rawmemchr@plt>
   11dec:	add	r0, r0, #1
   11df0:	add	r4, r4, #1
   11df4:	cmp	r0, r7
   11df8:	bcc	11de4 <ftello64@plt+0x980>
   11dfc:	add	r0, r4, #1
   11e00:	mov	r1, #4
   11e04:	bl	16374 <ftello64@plt+0x4f10>
   11e08:	cmp	r4, #0
   11e0c:	str	r5, [r0]
   11e10:	str	r0, [sp, #52]	; 0x34
   11e14:	beq	12398 <ftello64@plt+0xf34>
   11e18:	mov	r9, r0
   11e1c:	mov	r7, #1
   11e20:	mov	r0, r5
   11e24:	mov	r1, r6
   11e28:	bl	11254 <rawmemchr@plt>
   11e2c:	add	r5, r0, #1
   11e30:	str	r5, [r9, r7, lsl #2]
   11e34:	add	r7, r7, #1
   11e38:	cmp	r7, r4
   11e3c:	bls	11e20 <ftello64@plt+0x9bc>
   11e40:	b	11e60 <ftello64@plt+0x9fc>
   11e44:	mov	r0, r4
   11e48:	bl	162a4 <ftello64@plt+0x4e40>
   11e4c:	ldr	r9, [sp, #32]
   11e50:	ldr	r1, [sp, #28]
   11e54:	ldr	r2, [sp, #60]	; 0x3c
   11e58:	str	r9, [sp, #32]
   11e5c:	str	r0, [r1, r2, lsl #2]
   11e60:	ldr	r7, [sp, #44]	; 0x2c
   11e64:	ldr	r6, [sp, #40]	; 0x28
   11e68:	cmp	r7, r4
   11e6c:	mov	r9, r4
   11e70:	mvn	r1, #0
   11e74:	movcc	r9, r7
   11e78:	ands	r0, r6, #1
   11e7c:	movne	r9, r7
   11e80:	beq	11e8c <ftello64@plt+0xa28>
   11e84:	mov	r9, r7
   11e88:	b	11e9c <ftello64@plt+0xa38>
   11e8c:	mov	r0, r9
   11e90:	mov	r1, r4
   11e94:	bl	14d10 <ftello64@plt+0x38ac>
   11e98:	mov	r1, r0
   11e9c:	mov	r0, #0
   11ea0:	str	r0, [sp, #28]
   11ea4:	mov	r0, sl
   11ea8:	bl	14aa4 <ftello64@plt+0x3640>
   11eac:	cmp	r0, #0
   11eb0:	str	r0, [sp, #60]	; 0x3c
   11eb4:	beq	12538 <ftello64@plt+0x10d4>
   11eb8:	ldr	r0, [sp, #28]
   11ebc:	mov	r5, #0
   11ec0:	cmp	r0, #0
   11ec4:	beq	12060 <ftello64@plt+0xbfc>
   11ec8:	movw	r0, #41344	; 0xa180
   11ecc:	str	r8, [sp, #20]
   11ed0:	cmp	r9, #1024	; 0x400
   11ed4:	mov	r8, r9
   11ed8:	mov	r1, #12
   11edc:	movt	r0, #2
   11ee0:	movcs	r8, #1024	; 0x400
   11ee4:	ldr	sl, [r0]
   11ee8:	mov	r0, r8
   11eec:	bl	166b8 <ftello64@plt+0x5254>
   11ef0:	mov	r5, r0
   11ef4:	mov	r4, #0
   11ef8:	cmp	r9, #0
   11efc:	beq	11fdc <ftello64@plt+0xb78>
   11f00:	ldr	r0, [sp, #32]
   11f04:	mov	r7, #0
   11f08:	uxtb	r6, r0
   11f0c:	add	r0, r4, r4, lsl #1
   11f10:	mov	r1, sl
   11f14:	mov	r2, r6
   11f18:	add	r0, r5, r0, lsl #2
   11f1c:	bl	12c1c <ftello64@plt+0x17b8>
   11f20:	cmp	r0, #0
   11f24:	beq	11fe8 <ftello64@plt+0xb84>
   11f28:	adds	r4, r4, #1
   11f2c:	adc	r7, r7, #0
   11f30:	subs	r0, r4, r8
   11f34:	sbcs	r0, r7, #0
   11f38:	bcc	11f68 <ftello64@plt+0xb04>
   11f3c:	add	r8, r8, #1024	; 0x400
   11f40:	mov	r0, r5
   11f44:	mov	r2, #12
   11f48:	mov	r1, r8
   11f4c:	bl	16268 <ftello64@plt+0x4e04>
   11f50:	mov	r5, r0
   11f54:	add	r0, r4, r4, lsl #1
   11f58:	mov	r1, #0
   11f5c:	mov	r2, #12288	; 0x3000
   11f60:	add	r0, r5, r0, lsl #2
   11f64:	bl	11374 <memset@plt>
   11f68:	subs	r0, r4, r9
   11f6c:	sbcs	r0, r7, #0
   11f70:	bcc	11f0c <ftello64@plt+0xaa8>
   11f74:	add	r0, sp, #64	; 0x40
   11f78:	bl	12b20 <ftello64@plt+0x16bc>
   11f7c:	ldr	r8, [sp, #20]
   11f80:	ldr	r0, [sp, #60]	; 0x3c
   11f84:	mov	r2, r4
   11f88:	mov	r3, r7
   11f8c:	bl	14ae4 <ftello64@plt+0x3680>
   11f90:	add	r2, r0, r0, lsl #1
   11f94:	subs	r0, r0, r9
   11f98:	sbcs	r0, r1, #0
   11f9c:	mov	r1, sl
   11fa0:	add	r0, sp, #64	; 0x40
   11fa4:	addcc	r0, r5, r2, lsl #2
   11fa8:	mov	r2, r6
   11fac:	bl	12c1c <ftello64@plt+0x17b8>
   11fb0:	cmp	r0, #0
   11fb4:	beq	1202c <ftello64@plt+0xbc8>
   11fb8:	adds	r0, r4, #1
   11fbc:	adc	r1, r7, #0
   11fc0:	orrs	r2, r4, r7
   11fc4:	mov	r4, r0
   11fc8:	mov	r7, r1
   11fcc:	bne	11f80 <ftello64@plt+0xb1c>
   11fd0:	mov	r7, #0
   11fd4:	mov	r4, #1
   11fd8:	b	12034 <ftello64@plt+0xbd0>
   11fdc:	ldr	r8, [sp, #20]
   11fe0:	mov	r7, #0
   11fe4:	b	12040 <ftello64@plt+0xbdc>
   11fe8:	ldr	r6, [sp, #40]	; 0x28
   11fec:	ldr	r8, [sp, #20]
   11ff0:	b	12040 <ftello64@plt+0xbdc>
   11ff4:	add	r2, sp, #64	; 0x40
   11ff8:	mov	r0, #3
   11ffc:	mov	r1, #0
   12000:	bl	1126c <__fxstat64@plt>
   12004:	cmp	r0, #0
   12008:	beq	122f4 <ftello64@plt+0xe90>
   1200c:	ldr	r6, [sp, #40]	; 0x28
   12010:	mov	r0, #0
   12014:	mvn	r4, #0
   12018:	mov	r9, r7
   1201c:	mvn	r1, #0
   12020:	str	r0, [sp, #52]	; 0x34
   12024:	mov	r0, #1
   12028:	b	11ea0 <ftello64@plt+0xa3c>
   1202c:	orrs	r0, r4, r7
   12030:	beq	125b4 <ftello64@plt+0x1150>
   12034:	add	r0, sp, #64	; 0x40
   12038:	bl	12d08 <ftello64@plt+0x18a4>
   1203c:	ldr	r6, [sp, #40]	; 0x28
   12040:	ldrb	r0, [sl]
   12044:	tst	r0, #32
   12048:	bne	124f8 <ftello64@plt+0x1094>
   1204c:	subs	r0, r9, r4
   12050:	rscs	r0, r7, #0
   12054:	ldr	r7, [sp, #44]	; 0x2c
   12058:	movcc	r4, r9
   1205c:	mov	r9, r4
   12060:	ldr	r1, [sp, #48]	; 0x30
   12064:	clz	r0, r7
   12068:	lsr	r0, r0, #5
   1206c:	orr	r0, r0, r8
   12070:	orr	r0, r1, r0
   12074:	tst	r0, #1
   12078:	bne	12094 <ftello64@plt+0xc30>
   1207c:	movw	r0, #41344	; 0xa180
   12080:	movt	r0, #2
   12084:	ldr	r0, [r0]
   12088:	bl	1273c <ftello64@plt+0x12d8>
   1208c:	cmp	r0, #0
   12090:	bne	124f8 <ftello64@plt+0x1094>
   12094:	mov	sl, #0
   12098:	tst	r6, #1
   1209c:	bne	120b4 <ftello64@plt+0xc50>
   120a0:	ldr	r0, [sp, #60]	; 0x3c
   120a4:	mov	r1, r9
   120a8:	mov	r2, r4
   120ac:	bl	14d40 <ftello64@plt+0x38dc>
   120b0:	mov	sl, r0
   120b4:	ldr	r8, [sp, #24]
   120b8:	cmp	r8, #0
   120bc:	beq	120e4 <ftello64@plt+0xc80>
   120c0:	movw	r0, #41348	; 0xa184
   120c4:	movw	r1, #38028	; 0x948c
   120c8:	movt	r0, #2
   120cc:	movt	r1, #1
   120d0:	ldr	r2, [r0]
   120d4:	mov	r0, r8
   120d8:	bl	12834 <ftello64@plt+0x13d0>
   120dc:	cmp	r0, #0
   120e0:	beq	12578 <ftello64@plt+0x1114>
   120e4:	tst	r6, #1
   120e8:	beq	12180 <ftello64@plt+0xd1c>
   120ec:	ldr	r5, [sp, #60]	; 0x3c
   120f0:	cmp	r7, #0
   120f4:	beq	122e8 <ftello64@plt+0xe84>
   120f8:	cmp	r4, #0
   120fc:	beq	125a8 <ftello64@plt+0x1144>
   12100:	ldr	r0, [sp, #48]	; 0x30
   12104:	tst	r0, #1
   12108:	beq	12238 <ftello64@plt+0xdd4>
   1210c:	ldr	r0, [sp, #36]	; 0x24
   12110:	ldr	r1, [sp, #56]	; 0x38
   12114:	mov	r7, #0
   12118:	add	r0, r0, #1
   1211c:	sub	r0, r0, r1
   12120:	subs	sl, r0, #1
   12124:	sbc	r4, r7, #0
   12128:	cmp	r9, #0
   1212c:	beq	122e8 <ftello64@plt+0xe84>
   12130:	ldr	r0, [sp, #32]
   12134:	movw	r8, #38602	; 0x96ca
   12138:	movt	r8, #1
   1213c:	uxtb	r6, r0
   12140:	mov	r0, r5
   12144:	mov	r2, sl
   12148:	mov	r3, r4
   1214c:	bl	14ae4 <ftello64@plt+0x3680>
   12150:	ldr	r1, [sp, #56]	; 0x38
   12154:	mov	r3, r6
   12158:	add	r2, r1, r0
   1215c:	mov	r0, #1
   12160:	mov	r1, r8
   12164:	bl	11380 <__printf_chk@plt>
   12168:	cmn	r0, #1
   1216c:	ble	123a0 <ftello64@plt+0xf3c>
   12170:	add	r7, r7, #1
   12174:	cmp	r7, r9
   12178:	bcc	12140 <ftello64@plt+0xcdc>
   1217c:	b	122e8 <ftello64@plt+0xe84>
   12180:	ldr	r0, [sp, #28]
   12184:	cmp	r0, #0
   12188:	beq	121dc <ftello64@plt+0xd78>
   1218c:	cmp	r4, #0
   12190:	beq	122e8 <ftello64@plt+0xe84>
   12194:	movw	r8, #41348	; 0xa184
   12198:	mov	r6, #0
   1219c:	movt	r8, #2
   121a0:	ldr	r0, [sl, r6, lsl #2]
   121a4:	ldr	r3, [r8]
   121a8:	mov	r1, #1
   121ac:	add	r0, r0, r0, lsl #1
   121b0:	add	r7, r5, r0, lsl #2
   121b4:	ldr	r2, [r7, #4]
   121b8:	ldr	r0, [r7, #8]
   121bc:	bl	11200 <fwrite_unlocked@plt>
   121c0:	ldr	r1, [r7, #4]
   121c4:	cmp	r0, r1
   121c8:	bne	123a0 <ftello64@plt+0xf3c>
   121cc:	add	r6, r6, #1
   121d0:	cmp	r6, r4
   121d4:	bcc	121a0 <ftello64@plt+0xd3c>
   121d8:	b	122e8 <ftello64@plt+0xe84>
   121dc:	ldr	r0, [sp, #48]	; 0x30
   121e0:	tst	r0, #1
   121e4:	beq	1229c <ftello64@plt+0xe38>
   121e8:	cmp	r9, #0
   121ec:	beq	122e8 <ftello64@plt+0xe84>
   121f0:	ldr	r0, [sp, #32]
   121f4:	movw	r5, #38602	; 0x96ca
   121f8:	mov	r6, #0
   121fc:	movt	r5, #1
   12200:	uxtb	r4, r0
   12204:	ldr	r0, [sl, r6, lsl #2]
   12208:	ldr	r1, [sp, #56]	; 0x38
   1220c:	mov	r3, r4
   12210:	add	r2, r0, r1
   12214:	mov	r0, #1
   12218:	mov	r1, r5
   1221c:	bl	11380 <__printf_chk@plt>
   12220:	cmn	r0, #1
   12224:	ble	123a0 <ftello64@plt+0xf3c>
   12228:	add	r6, r6, #1
   1222c:	cmp	r6, r9
   12230:	bcc	12204 <ftello64@plt+0xda0>
   12234:	b	122e8 <ftello64@plt+0xe84>
   12238:	mov	r7, #0
   1223c:	subs	sl, r4, #1
   12240:	sbc	r4, r7, #0
   12244:	cmp	r9, #0
   12248:	beq	122e8 <ftello64@plt+0xe84>
   1224c:	movw	r8, #41348	; 0xa184
   12250:	movt	r8, #2
   12254:	mov	r0, r5
   12258:	mov	r2, sl
   1225c:	mov	r3, r4
   12260:	bl	14ae4 <ftello64@plt+0x3680>
   12264:	ldr	r1, [sp, #52]	; 0x34
   12268:	ldr	r3, [r8]
   1226c:	ldr	r0, [r1, r0, lsl #2]!
   12270:	ldr	r1, [r1, #4]
   12274:	sub	r6, r1, r0
   12278:	mov	r1, #1
   1227c:	mov	r2, r6
   12280:	bl	11200 <fwrite_unlocked@plt>
   12284:	cmp	r0, r6
   12288:	bne	123a0 <ftello64@plt+0xf3c>
   1228c:	add	r7, r7, #1
   12290:	cmp	r7, r9
   12294:	bcc	12254 <ftello64@plt+0xdf0>
   12298:	b	122e8 <ftello64@plt+0xe84>
   1229c:	cmp	r9, #0
   122a0:	beq	122e8 <ftello64@plt+0xe84>
   122a4:	movw	r6, #41348	; 0xa184
   122a8:	mov	r5, #0
   122ac:	movt	r6, #2
   122b0:	ldr	r0, [sl, r5, lsl #2]
   122b4:	ldr	r1, [sp, #52]	; 0x34
   122b8:	ldr	r3, [r6]
   122bc:	ldr	r0, [r1, r0, lsl #2]!
   122c0:	ldr	r1, [r1, #4]
   122c4:	sub	r4, r1, r0
   122c8:	mov	r1, #1
   122cc:	mov	r2, r4
   122d0:	bl	11200 <fwrite_unlocked@plt>
   122d4:	cmp	r0, r4
   122d8:	bne	123a0 <ftello64@plt+0xf3c>
   122dc:	add	r5, r5, #1
   122e0:	cmp	r5, r9
   122e4:	bcc	122b0 <ftello64@plt+0xe4c>
   122e8:	mov	r0, #0
   122ec:	sub	sp, fp, #28
   122f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122f4:	ldr	r0, [sp, #80]	; 0x50
   122f8:	and	r0, r0, #53248	; 0xd000
   122fc:	orr	r0, r0, #8192	; 0x2000
   12300:	cmp	r0, #40960	; 0xa000
   12304:	bne	1200c <ftello64@plt+0xba8>
   12308:	ldr	r4, [sp, #112]	; 0x70
   1230c:	ldr	r6, [sp, #116]	; 0x74
   12310:	mov	r0, #1
   12314:	mov	r1, #1
   12318:	mov	r2, #0
   1231c:	mov	r3, #0
   12320:	str	r0, [sp, #28]
   12324:	mov	r0, #0
   12328:	str	r1, [sp]
   1232c:	bl	11284 <lseek64@plt>
   12330:	cmn	r1, #1
   12334:	ble	1200c <ftello64@plt+0xba8>
   12338:	subs	r0, r4, r0
   1233c:	mvn	r4, #0
   12340:	mov	r9, r7
   12344:	sbc	r1, r6, r1
   12348:	ldr	r6, [sp, #40]	; 0x28
   1234c:	rsbs	r0, r0, #8388608	; 0x800000
   12350:	rscs	r0, r1, #0
   12354:	mvn	r1, #0
   12358:	mov	r0, #0
   1235c:	str	r0, [sp, #52]	; 0x34
   12360:	bge	11d8c <ftello64@plt+0x928>
   12364:	b	11ea4 <ftello64@plt+0xa40>
   12368:	add	r1, r0, #1
   1236c:	strb	r2, [r5, r0]
   12370:	str	r1, [sp, #64]	; 0x40
   12374:	cmp	r1, #1
   12378:	bge	11dd8 <ftello64@plt+0x974>
   1237c:	mov	r0, #1
   12380:	mov	r1, #4
   12384:	bl	16374 <ftello64@plt+0x4f10>
   12388:	str	r0, [sp, #52]	; 0x34
   1238c:	str	r5, [r0]
   12390:	mov	r4, #0
   12394:	b	11e64 <ftello64@plt+0xa00>
   12398:	mov	r4, #0
   1239c:	b	11e60 <ftello64@plt+0x9fc>
   123a0:	bl	11350 <__errno_location@plt>
   123a4:	ldr	r4, [r0]
   123a8:	movw	r1, #38049	; 0x94a1
   123ac:	movt	r1, #1
   123b0:	mov	r0, #0
   123b4:	mov	r2, #5
   123b8:	bl	11224 <dcgettext@plt>
   123bc:	mov	r2, r0
   123c0:	mov	r0, #1
   123c4:	mov	r1, r4
   123c8:	bl	112c0 <error@plt>
   123cc:	cmn	r0, #3
   123d0:	bne	1241c <ftello64@plt+0xfb8>
   123d4:	movw	r0, #41248	; 0xa120
   123d8:	movw	r2, #37956	; 0x9444
   123dc:	mov	r1, #0
   123e0:	movt	r0, #2
   123e4:	movt	r2, #1
   123e8:	str	r1, [sp, #4]
   123ec:	movw	r1, #37757	; 0x937d
   123f0:	ldr	r3, [r0]
   123f4:	movw	r0, #41348	; 0xa184
   123f8:	str	r2, [sp]
   123fc:	movw	r2, #37942	; 0x9436
   12400:	movt	r1, #1
   12404:	movt	r0, #2
   12408:	movt	r2, #1
   1240c:	ldr	r0, [r0]
   12410:	bl	16070 <ftello64@plt+0x4c0c>
   12414:	mov	r0, #0
   12418:	bl	1132c <exit@plt>
   1241c:	cmn	r0, #2
   12420:	bne	1242c <ftello64@plt+0xfc8>
   12424:	mov	r0, #0
   12428:	bl	11560 <ftello64@plt+0xfc>
   1242c:	mov	r0, #1
   12430:	bl	11560 <ftello64@plt+0xfc>
   12434:	movw	r1, #37796	; 0x93a4
   12438:	movt	r1, #1
   1243c:	b	124dc <ftello64@plt+0x1078>
   12440:	bl	11350 <__errno_location@plt>
   12444:	ldr	r4, [r0]
   12448:	movw	r1, #37826	; 0x93c2
   1244c:	mov	r0, #0
   12450:	mov	r2, #5
   12454:	movt	r1, #1
   12458:	bl	11224 <dcgettext@plt>
   1245c:	mov	r5, r0
   12460:	movw	r0, #41352	; 0xa188
   12464:	movt	r0, #2
   12468:	ldr	r0, [r0]
   1246c:	bl	14944 <ftello64@plt+0x34e0>
   12470:	movw	r2, #37846	; 0x93d6
   12474:	str	r0, [sp]
   12478:	mov	r0, #1
   1247c:	mov	r1, r4
   12480:	mov	r3, r5
   12484:	movt	r2, #1
   12488:	bl	112c0 <error@plt>
   1248c:	movw	r1, #37853	; 0x93dd
   12490:	mov	r0, #0
   12494:	mov	r2, #5
   12498:	movt	r1, #1
   1249c:	bl	11224 <dcgettext@plt>
   124a0:	mov	r4, r0
   124a4:	movw	r0, #41352	; 0xa188
   124a8:	movt	r0, #2
   124ac:	ldr	r0, [r0]
   124b0:	bl	14944 <ftello64@plt+0x34e0>
   124b4:	mov	r3, r0
   124b8:	mov	r0, #1
   124bc:	mov	r1, #0
   124c0:	mov	r2, r4
   124c4:	bl	112c0 <error@plt>
   124c8:	movw	r1, #37876	; 0x93f4
   124cc:	movt	r1, #1
   124d0:	b	124dc <ftello64@plt+0x1078>
   124d4:	movw	r1, #37908	; 0x9414
   124d8:	movt	r1, #1
   124dc:	mov	r0, #0
   124e0:	mov	r2, #5
   124e4:	bl	11224 <dcgettext@plt>
   124e8:	mov	r2, r0
   124ec:	mov	r0, #1
   124f0:	mov	r1, #0
   124f4:	bl	112c0 <error@plt>
   124f8:	bl	11350 <__errno_location@plt>
   124fc:	ldr	r4, [r0]
   12500:	movw	r1, #39123	; 0x98d3
   12504:	movt	r1, #1
   12508:	b	123b0 <ftello64@plt+0xf4c>
   1250c:	movw	r1, #37968	; 0x9450
   12510:	mov	r0, #0
   12514:	mov	r2, #5
   12518:	movt	r1, #1
   1251c:	bl	11224 <dcgettext@plt>
   12520:	mov	r2, r0
   12524:	mov	r0, #0
   12528:	mov	r1, #0
   1252c:	bl	112c0 <error@plt>
   12530:	mov	r0, #1
   12534:	bl	11560 <ftello64@plt+0xfc>
   12538:	movw	r4, #38018	; 0x9482
   1253c:	cmp	sl, #0
   12540:	movt	r4, #1
   12544:	movne	r4, sl
   12548:	bl	11350 <__errno_location@plt>
   1254c:	ldr	r5, [r0]
   12550:	mov	r0, #0
   12554:	mov	r1, #3
   12558:	mov	r2, r4
   1255c:	bl	14698 <ftello64@plt+0x3234>
   12560:	movw	r2, #37850	; 0x93da
   12564:	mov	r3, r0
   12568:	mov	r0, #1
   1256c:	mov	r1, r5
   12570:	movt	r2, #1
   12574:	bl	112c0 <error@plt>
   12578:	bl	11350 <__errno_location@plt>
   1257c:	ldr	r4, [r0]
   12580:	mov	r0, #0
   12584:	mov	r1, #3
   12588:	mov	r2, r8
   1258c:	bl	14698 <ftello64@plt+0x3234>
   12590:	movw	r2, #37850	; 0x93da
   12594:	mov	r3, r0
   12598:	mov	r0, #1
   1259c:	mov	r1, r4
   125a0:	movt	r2, #1
   125a4:	bl	112c0 <error@plt>
   125a8:	movw	r1, #38030	; 0x948e
   125ac:	movt	r1, #1
   125b0:	b	124dc <ftello64@plt+0x1078>
   125b4:	movw	r1, #38581	; 0x96b5
   125b8:	mov	r0, #0
   125bc:	mov	r2, #5
   125c0:	movt	r1, #1
   125c4:	bl	11224 <dcgettext@plt>
   125c8:	mov	r2, r0
   125cc:	mov	r0, #1
   125d0:	mov	r1, #75	; 0x4b
   125d4:	bl	112c0 <error@plt>
   125d8:	bl	11350 <__errno_location@plt>
   125dc:	ldr	r4, [r0]
   125e0:	ldr	r0, [sp, #52]	; 0x34
   125e4:	mov	r1, #3
   125e8:	ldr	r2, [r0]
   125ec:	mov	r0, #0
   125f0:	b	1258c <ftello64@plt+0x1128>
   125f4:	movw	r1, #41360	; 0xa190
   125f8:	movt	r1, #2
   125fc:	str	r0, [r1]
   12600:	bx	lr
   12604:	movw	r1, #41364	; 0xa194
   12608:	movt	r1, #2
   1260c:	strb	r0, [r1]
   12610:	bx	lr
   12614:	push	{r4, r5, r6, sl, fp, lr}
   12618:	add	fp, sp, #16
   1261c:	sub	sp, sp, #8
   12620:	movw	r0, #41348	; 0xa184
   12624:	movt	r0, #2
   12628:	ldr	r0, [r0]
   1262c:	bl	176bc <ftello64@plt+0x6258>
   12630:	cmp	r0, #0
   12634:	beq	1265c <ftello64@plt+0x11f8>
   12638:	movw	r0, #41364	; 0xa194
   1263c:	movt	r0, #2
   12640:	ldrb	r0, [r0]
   12644:	cmp	r0, #0
   12648:	beq	1267c <ftello64@plt+0x1218>
   1264c:	bl	11350 <__errno_location@plt>
   12650:	ldr	r0, [r0]
   12654:	cmp	r0, #32
   12658:	bne	1267c <ftello64@plt+0x1218>
   1265c:	movw	r0, #41336	; 0xa178
   12660:	movt	r0, #2
   12664:	ldr	r0, [r0]
   12668:	bl	176bc <ftello64@plt+0x6258>
   1266c:	cmp	r0, #0
   12670:	subeq	sp, fp, #16
   12674:	popeq	{r4, r5, r6, sl, fp, pc}
   12678:	b	126ec <ftello64@plt+0x1288>
   1267c:	movw	r1, #38049	; 0x94a1
   12680:	mov	r0, #0
   12684:	mov	r2, #5
   12688:	movt	r1, #1
   1268c:	bl	11224 <dcgettext@plt>
   12690:	mov	r4, r0
   12694:	movw	r0, #41360	; 0xa190
   12698:	movt	r0, #2
   1269c:	ldr	r6, [r0]
   126a0:	bl	11350 <__errno_location@plt>
   126a4:	ldr	r5, [r0]
   126a8:	cmp	r6, #0
   126ac:	bne	126c8 <ftello64@plt+0x1264>
   126b0:	movw	r2, #37850	; 0x93da
   126b4:	mov	r0, #0
   126b8:	mov	r1, r5
   126bc:	mov	r3, r4
   126c0:	movt	r2, #1
   126c4:	b	126e8 <ftello64@plt+0x1284>
   126c8:	mov	r0, r6
   126cc:	bl	145bc <ftello64@plt+0x3158>
   126d0:	movw	r2, #37846	; 0x93d6
   126d4:	mov	r3, r0
   126d8:	str	r4, [sp]
   126dc:	mov	r0, #0
   126e0:	mov	r1, r5
   126e4:	movt	r2, #1
   126e8:	bl	112c0 <error@plt>
   126ec:	movw	r0, #41252	; 0xa124
   126f0:	movt	r0, #2
   126f4:	ldr	r0, [r0]
   126f8:	bl	111d0 <_exit@plt>
   126fc:	b	111a0 <posix_fadvise64@plt>
   12700:	cmp	r0, #0
   12704:	bxeq	lr
   12708:	push	{r4, sl, fp, lr}
   1270c:	add	fp, sp, #8
   12710:	sub	sp, sp, #16
   12714:	mov	r4, r1
   12718:	bl	1138c <fileno@plt>
   1271c:	mov	r1, #0
   12720:	mov	r2, #0
   12724:	mov	r3, #0
   12728:	str	r1, [sp]
   1272c:	stmib	sp, {r1, r4}
   12730:	bl	111a0 <posix_fadvise64@plt>
   12734:	sub	sp, fp, #8
   12738:	pop	{r4, sl, fp, pc}
   1273c:	push	{r4, r5, r6, sl, fp, lr}
   12740:	add	fp, sp, #16
   12744:	sub	sp, sp, #8
   12748:	mov	r4, r0
   1274c:	bl	1138c <fileno@plt>
   12750:	cmn	r0, #1
   12754:	ble	127c8 <ftello64@plt+0x1364>
   12758:	mov	r0, r4
   1275c:	bl	112f0 <__freading@plt>
   12760:	cmp	r0, #0
   12764:	beq	12790 <ftello64@plt+0x132c>
   12768:	mov	r0, r4
   1276c:	bl	1138c <fileno@plt>
   12770:	mov	r1, #1
   12774:	mov	r2, #0
   12778:	mov	r3, #0
   1277c:	str	r1, [sp]
   12780:	bl	11284 <lseek64@plt>
   12784:	and	r0, r0, r1
   12788:	cmn	r0, #1
   1278c:	beq	127c8 <ftello64@plt+0x1364>
   12790:	mov	r0, r4
   12794:	bl	127d8 <ftello64@plt+0x1374>
   12798:	cmp	r0, #0
   1279c:	beq	127c8 <ftello64@plt+0x1364>
   127a0:	bl	11350 <__errno_location@plt>
   127a4:	ldr	r6, [r0]
   127a8:	mov	r5, r0
   127ac:	mov	r0, r4
   127b0:	bl	113a4 <fclose@plt>
   127b4:	cmp	r6, #0
   127b8:	strne	r6, [r5]
   127bc:	mvnne	r0, #0
   127c0:	sub	sp, fp, #16
   127c4:	pop	{r4, r5, r6, sl, fp, pc}
   127c8:	mov	r0, r4
   127cc:	sub	sp, fp, #16
   127d0:	pop	{r4, r5, r6, sl, fp, lr}
   127d4:	b	113a4 <fclose@plt>
   127d8:	push	{r4, sl, fp, lr}
   127dc:	add	fp, sp, #8
   127e0:	sub	sp, sp, #8
   127e4:	mov	r4, r0
   127e8:	cmp	r0, #0
   127ec:	beq	12808 <ftello64@plt+0x13a4>
   127f0:	mov	r0, r4
   127f4:	bl	112f0 <__freading@plt>
   127f8:	cmp	r0, #0
   127fc:	ldrbne	r0, [r4, #1]
   12800:	tstne	r0, #1
   12804:	bne	12818 <ftello64@plt+0x13b4>
   12808:	mov	r0, r4
   1280c:	sub	sp, fp, #8
   12810:	pop	{r4, sl, fp, lr}
   12814:	b	111ac <fflush@plt>
   12818:	mov	r0, #1
   1281c:	mov	r2, #0
   12820:	mov	r3, #0
   12824:	str	r0, [sp]
   12828:	mov	r0, r4
   1282c:	bl	12a7c <ftello64@plt+0x1618>
   12830:	b	12808 <ftello64@plt+0x13a4>
   12834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12838:	add	fp, sp, #28
   1283c:	sub	sp, sp, #4
   12840:	mov	r5, r0
   12844:	mov	r0, r2
   12848:	mov	r4, r2
   1284c:	mov	r9, r1
   12850:	bl	1138c <fileno@plt>
   12854:	mov	r7, #0
   12858:	cmp	r0, #0
   1285c:	beq	1289c <ftello64@plt+0x1438>
   12860:	cmp	r0, #1
   12864:	beq	128a8 <ftello64@plt+0x1444>
   12868:	cmp	r0, #2
   1286c:	beq	12884 <ftello64@plt+0x1420>
   12870:	mov	r0, #2
   12874:	mov	r1, #2
   12878:	bl	11230 <dup2@plt>
   1287c:	subs	r7, r0, #2
   12880:	movwne	r7, #1
   12884:	mov	r0, #1
   12888:	mov	r1, #1
   1288c:	bl	11230 <dup2@plt>
   12890:	subs	r6, r0, #1
   12894:	movwne	r6, #1
   12898:	b	128ac <ftello64@plt+0x1448>
   1289c:	mov	r6, #0
   128a0:	mov	r8, #0
   128a4:	b	12974 <ftello64@plt+0x1510>
   128a8:	mov	r6, #0
   128ac:	mov	r0, #0
   128b0:	mov	r1, #0
   128b4:	mov	sl, #0
   128b8:	bl	11230 <dup2@plt>
   128bc:	cmp	r0, #0
   128c0:	mov	r8, #0
   128c4:	beq	12904 <ftello64@plt+0x14a0>
   128c8:	movw	r0, #38839	; 0x97b7
   128cc:	mov	r1, #0
   128d0:	movt	r0, #1
   128d4:	bl	112cc <open64@plt>
   128d8:	cmp	r0, #0
   128dc:	beq	12900 <ftello64@plt+0x149c>
   128e0:	cmn	r0, #1
   128e4:	ble	12a00 <ftello64@plt+0x159c>
   128e8:	bl	1144c <close@plt>
   128ec:	bl	11350 <__errno_location@plt>
   128f0:	mov	r4, r0
   128f4:	mov	r0, #9
   128f8:	str	r0, [r4]
   128fc:	b	12a08 <ftello64@plt+0x15a4>
   12900:	mov	r8, #1
   12904:	cmp	r6, #0
   12908:	beq	12928 <ftello64@plt+0x14c4>
   1290c:	movw	r0, #38839	; 0x97b7
   12910:	mov	r1, #0
   12914:	movt	r0, #1
   12918:	bl	112cc <open64@plt>
   1291c:	mov	sl, #1
   12920:	cmp	r0, #1
   12924:	bne	129e0 <ftello64@plt+0x157c>
   12928:	cmp	r7, #0
   1292c:	beq	1296c <ftello64@plt+0x1508>
   12930:	movw	r0, #38839	; 0x97b7
   12934:	mov	r1, #0
   12938:	movt	r0, #1
   1293c:	bl	112cc <open64@plt>
   12940:	mov	r7, #1
   12944:	cmp	r0, #2
   12948:	beq	12970 <ftello64@plt+0x150c>
   1294c:	cmn	r0, #1
   12950:	ble	12a58 <ftello64@plt+0x15f4>
   12954:	bl	1144c <close@plt>
   12958:	bl	11350 <__errno_location@plt>
   1295c:	mov	r4, r0
   12960:	mov	r0, #9
   12964:	str	r0, [r4]
   12968:	b	12a60 <ftello64@plt+0x15fc>
   1296c:	mov	r7, #0
   12970:	mov	r6, sl
   12974:	mov	r0, r5
   12978:	mov	r1, r9
   1297c:	mov	r2, r4
   12980:	bl	11308 <freopen64@plt>
   12984:	mov	r5, r0
   12988:	bl	11350 <__errno_location@plt>
   1298c:	ldr	r9, [r0]
   12990:	mov	r4, r0
   12994:	cmp	r7, #0
   12998:	beq	129a4 <ftello64@plt+0x1540>
   1299c:	mov	r0, #2
   129a0:	bl	1144c <close@plt>
   129a4:	cmp	r6, #0
   129a8:	beq	129b4 <ftello64@plt+0x1550>
   129ac:	mov	r0, #1
   129b0:	bl	1144c <close@plt>
   129b4:	cmp	r8, #0
   129b8:	beq	129c4 <ftello64@plt+0x1560>
   129bc:	mov	r0, #0
   129c0:	bl	1144c <close@plt>
   129c4:	cmp	r5, #0
   129c8:	bne	129d4 <ftello64@plt+0x1570>
   129cc:	mov	r5, #0
   129d0:	str	r9, [r4]
   129d4:	mov	r0, r5
   129d8:	sub	sp, fp, #28
   129dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129e0:	cmn	r0, #1
   129e4:	ble	12a20 <ftello64@plt+0x15bc>
   129e8:	bl	1144c <close@plt>
   129ec:	bl	11350 <__errno_location@plt>
   129f0:	mov	r4, r0
   129f4:	mov	r0, #9
   129f8:	str	r0, [r4]
   129fc:	b	12a28 <ftello64@plt+0x15c4>
   12a00:	bl	11350 <__errno_location@plt>
   12a04:	mov	r4, r0
   12a08:	ldr	r9, [r4]
   12a0c:	mov	r8, #1
   12a10:	mov	r5, #0
   12a14:	cmp	r7, #0
   12a18:	bne	1299c <ftello64@plt+0x1538>
   12a1c:	b	129a4 <ftello64@plt+0x1540>
   12a20:	bl	11350 <__errno_location@plt>
   12a24:	mov	r4, r0
   12a28:	ldr	r9, [r4]
   12a2c:	mov	r5, #0
   12a30:	cmp	r7, #0
   12a34:	beq	129ac <ftello64@plt+0x1548>
   12a38:	mov	r0, #2
   12a3c:	bl	1144c <close@plt>
   12a40:	mov	r0, #1
   12a44:	bl	1144c <close@plt>
   12a48:	mov	r5, #0
   12a4c:	cmp	r8, #0
   12a50:	bne	129bc <ftello64@plt+0x1558>
   12a54:	b	129cc <ftello64@plt+0x1568>
   12a58:	bl	11350 <__errno_location@plt>
   12a5c:	mov	r4, r0
   12a60:	ldr	r9, [r4]
   12a64:	mov	r0, #2
   12a68:	bl	1144c <close@plt>
   12a6c:	mov	r5, #0
   12a70:	cmp	sl, #0
   12a74:	bne	129ac <ftello64@plt+0x1548>
   12a78:	b	129b4 <ftello64@plt+0x1550>
   12a7c:	push	{r4, r5, r6, r7, fp, lr}
   12a80:	add	fp, sp, #16
   12a84:	sub	sp, sp, #8
   12a88:	mov	r4, r0
   12a8c:	ldr	r0, [r0, #4]
   12a90:	mov	r5, r3
   12a94:	mov	r6, r2
   12a98:	ldr	r1, [r4, #8]
   12a9c:	cmp	r1, r0
   12aa0:	bne	12abc <ftello64@plt+0x1658>
   12aa4:	ldrd	r0, [r4, #16]
   12aa8:	cmp	r1, r0
   12aac:	bne	12abc <ftello64@plt+0x1658>
   12ab0:	ldr	r0, [r4, #36]	; 0x24
   12ab4:	cmp	r0, #0
   12ab8:	beq	12ad4 <ftello64@plt+0x1670>
   12abc:	mov	r0, r4
   12ac0:	mov	r2, r6
   12ac4:	mov	r3, r5
   12ac8:	sub	sp, fp, #16
   12acc:	pop	{r4, r5, r6, r7, fp, lr}
   12ad0:	b	113b0 <fseeko64@plt>
   12ad4:	ldr	r7, [fp, #8]
   12ad8:	mov	r0, r4
   12adc:	bl	1138c <fileno@plt>
   12ae0:	mov	r2, r6
   12ae4:	mov	r3, r5
   12ae8:	str	r7, [sp]
   12aec:	bl	11284 <lseek64@plt>
   12af0:	and	r2, r0, r1
   12af4:	cmn	r2, #1
   12af8:	mvneq	r0, #0
   12afc:	subeq	sp, fp, #16
   12b00:	popeq	{r4, r5, r6, r7, fp, pc}
   12b04:	strd	r0, [r4, #80]	; 0x50
   12b08:	ldr	r0, [r4]
   12b0c:	bic	r0, r0, #16
   12b10:	str	r0, [r4]
   12b14:	mov	r0, #0
   12b18:	sub	sp, fp, #16
   12b1c:	pop	{r4, r5, r6, r7, fp, pc}
   12b20:	mov	r1, #0
   12b24:	str	r1, [r0]
   12b28:	str	r1, [r0, #4]
   12b2c:	str	r1, [r0, #8]
   12b30:	bx	lr
   12b34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b38:	add	fp, sp, #28
   12b3c:	sub	sp, sp, #4
   12b40:	mov	r9, r0
   12b44:	ldrb	r0, [r1]
   12b48:	tst	r0, #16
   12b4c:	bne	12c0c <ftello64@plt+0x17a8>
   12b50:	ldr	r4, [r9, #8]
   12b54:	ldr	r0, [r9]
   12b58:	mov	r5, r1
   12b5c:	mov	r8, #1
   12b60:	add	sl, r4, r0
   12b64:	mov	r6, r4
   12b68:	ldmib	r5, {r0, r1}
   12b6c:	cmp	r0, r1
   12b70:	bcs	12bc8 <ftello64@plt+0x1764>
   12b74:	add	r1, r0, #1
   12b78:	str	r1, [r5, #4]
   12b7c:	ldrb	r7, [r0]
   12b80:	cmp	r6, sl
   12b84:	bne	12bb8 <ftello64@plt+0x1754>
   12b88:	ldr	r6, [r9]
   12b8c:	mov	r0, r4
   12b90:	mov	r1, r9
   12b94:	mov	r2, #1
   12b98:	mvn	r3, #0
   12b9c:	str	r8, [sp]
   12ba0:	bl	164d4 <ftello64@plt+0x5070>
   12ba4:	str	r0, [r9, #8]
   12ba8:	mov	r4, r0
   12bac:	add	r6, r0, r6
   12bb0:	ldr	r0, [r9]
   12bb4:	add	sl, r4, r0
   12bb8:	strb	r7, [r6], #1
   12bbc:	cmp	r7, #10
   12bc0:	bne	12b68 <ftello64@plt+0x1704>
   12bc4:	b	12c00 <ftello64@plt+0x179c>
   12bc8:	mov	r0, r5
   12bcc:	bl	113c8 <__uflow@plt>
   12bd0:	mov	r7, r0
   12bd4:	cmn	r0, #1
   12bd8:	bne	12b80 <ftello64@plt+0x171c>
   12bdc:	cmp	r6, r4
   12be0:	beq	12c0c <ftello64@plt+0x17a8>
   12be4:	ldrb	r0, [r5]
   12be8:	tst	r0, #32
   12bec:	bne	12c0c <ftello64@plt+0x17a8>
   12bf0:	ldrb	r0, [r6, #-1]
   12bf4:	mov	r7, #10
   12bf8:	cmp	r0, #10
   12bfc:	bne	12b80 <ftello64@plt+0x171c>
   12c00:	sub	r0, r6, r4
   12c04:	str	r0, [r9, #4]
   12c08:	b	12c10 <ftello64@plt+0x17ac>
   12c0c:	mov	r9, #0
   12c10:	mov	r0, r9
   12c14:	sub	sp, fp, #28
   12c18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c20:	add	fp, sp, #28
   12c24:	sub	sp, sp, #4
   12c28:	mov	sl, r0
   12c2c:	ldrb	r0, [r1]
   12c30:	tst	r0, #16
   12c34:	bne	12cf8 <ftello64@plt+0x1894>
   12c38:	ldr	r4, [sl, #8]
   12c3c:	ldr	r0, [sl]
   12c40:	mov	r8, r2
   12c44:	mov	r6, r1
   12c48:	add	r9, r4, r0
   12c4c:	mov	r7, r4
   12c50:	ldmib	r6, {r0, r1}
   12c54:	cmp	r0, r1
   12c58:	bcs	12cb4 <ftello64@plt+0x1850>
   12c5c:	add	r1, r0, #1
   12c60:	str	r1, [r6, #4]
   12c64:	ldrb	r5, [r0]
   12c68:	cmp	r7, r9
   12c6c:	bne	12ca4 <ftello64@plt+0x1840>
   12c70:	ldr	r7, [sl]
   12c74:	mov	r0, #1
   12c78:	mov	r1, sl
   12c7c:	mov	r2, #1
   12c80:	mvn	r3, #0
   12c84:	str	r0, [sp]
   12c88:	mov	r0, r4
   12c8c:	bl	164d4 <ftello64@plt+0x5070>
   12c90:	str	r0, [sl, #8]
   12c94:	mov	r4, r0
   12c98:	add	r7, r0, r7
   12c9c:	ldr	r0, [sl]
   12ca0:	add	r9, r4, r0
   12ca4:	strb	r5, [r7], #1
   12ca8:	cmp	r5, r8
   12cac:	bne	12c50 <ftello64@plt+0x17ec>
   12cb0:	b	12cec <ftello64@plt+0x1888>
   12cb4:	mov	r0, r6
   12cb8:	bl	113c8 <__uflow@plt>
   12cbc:	mov	r5, r0
   12cc0:	cmn	r0, #1
   12cc4:	bne	12c68 <ftello64@plt+0x1804>
   12cc8:	cmp	r7, r4
   12ccc:	beq	12cf8 <ftello64@plt+0x1894>
   12cd0:	ldrb	r0, [r6]
   12cd4:	tst	r0, #32
   12cd8:	bne	12cf8 <ftello64@plt+0x1894>
   12cdc:	ldrb	r0, [r7, #-1]
   12ce0:	mov	r5, r8
   12ce4:	cmp	r0, r8
   12ce8:	bne	12c68 <ftello64@plt+0x1804>
   12cec:	sub	r0, r7, r4
   12cf0:	str	r0, [sl, #4]
   12cf4:	b	12cfc <ftello64@plt+0x1898>
   12cf8:	mov	sl, #0
   12cfc:	mov	r0, sl
   12d00:	sub	sp, fp, #28
   12d04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d08:	ldr	r0, [r0, #8]
   12d0c:	b	177f4 <ftello64@plt+0x6390>
   12d10:	push	{r4, r5, fp, lr}
   12d14:	add	fp, sp, #8
   12d18:	cmp	r0, #0
   12d1c:	beq	12db0 <ftello64@plt+0x194c>
   12d20:	mov	r1, #47	; 0x2f
   12d24:	mov	r4, r0
   12d28:	bl	113ec <strrchr@plt>
   12d2c:	cmp	r0, #0
   12d30:	mov	r5, r4
   12d34:	addne	r5, r0, #1
   12d38:	sub	r0, r5, r4
   12d3c:	cmp	r0, #7
   12d40:	blt	12d94 <ftello64@plt+0x1930>
   12d44:	movw	r1, #38905	; 0x97f9
   12d48:	sub	r0, r5, #7
   12d4c:	mov	r2, #7
   12d50:	movt	r1, #1
   12d54:	bl	11434 <strncmp@plt>
   12d58:	cmp	r0, #0
   12d5c:	bne	12d94 <ftello64@plt+0x1930>
   12d60:	movw	r1, #38913	; 0x9801
   12d64:	mov	r0, r5
   12d68:	mov	r2, #3
   12d6c:	movt	r1, #1
   12d70:	bl	11434 <strncmp@plt>
   12d74:	cmp	r0, #0
   12d78:	beq	12d84 <ftello64@plt+0x1920>
   12d7c:	mov	r4, r5
   12d80:	b	12d94 <ftello64@plt+0x1930>
   12d84:	movw	r0, #41320	; 0xa168
   12d88:	add	r4, r5, #3
   12d8c:	movt	r0, #2
   12d90:	str	r4, [r0]
   12d94:	movw	r0, #41324	; 0xa16c
   12d98:	movt	r0, #2
   12d9c:	str	r4, [r0]
   12da0:	movw	r0, #41368	; 0xa198
   12da4:	movt	r0, #2
   12da8:	str	r4, [r0]
   12dac:	pop	{r4, r5, fp, pc}
   12db0:	movw	r0, #41336	; 0xa178
   12db4:	mov	r1, #55	; 0x37
   12db8:	mov	r2, #1
   12dbc:	movt	r0, #2
   12dc0:	ldr	r3, [r0]
   12dc4:	movw	r0, #38849	; 0x97c1
   12dc8:	movt	r0, #1
   12dcc:	bl	11278 <fwrite@plt>
   12dd0:	bl	11440 <abort@plt>
   12dd4:	push	{r4, r5, r6, sl, fp, lr}
   12dd8:	add	fp, sp, #16
   12ddc:	mov	r4, r0
   12de0:	movw	r0, #41376	; 0xa1a0
   12de4:	movt	r0, #2
   12de8:	cmp	r4, #0
   12dec:	moveq	r4, r0
   12df0:	bl	11350 <__errno_location@plt>
   12df4:	ldr	r6, [r0]
   12df8:	mov	r5, r0
   12dfc:	mov	r0, r4
   12e00:	mov	r1, #48	; 0x30
   12e04:	bl	16704 <ftello64@plt+0x52a0>
   12e08:	str	r6, [r5]
   12e0c:	pop	{r4, r5, r6, sl, fp, pc}
   12e10:	movw	r1, #41376	; 0xa1a0
   12e14:	cmp	r0, #0
   12e18:	movt	r1, #2
   12e1c:	movne	r1, r0
   12e20:	ldr	r0, [r1]
   12e24:	bx	lr
   12e28:	movw	r2, #41376	; 0xa1a0
   12e2c:	cmp	r0, #0
   12e30:	movt	r2, #2
   12e34:	movne	r2, r0
   12e38:	str	r1, [r2]
   12e3c:	bx	lr
   12e40:	movw	r3, #41376	; 0xa1a0
   12e44:	cmp	r0, #0
   12e48:	movt	r3, #2
   12e4c:	movne	r3, r0
   12e50:	ubfx	r0, r1, #5, #3
   12e54:	and	r1, r1, #31
   12e58:	add	r0, r3, r0, lsl #2
   12e5c:	ldr	r3, [r0, #8]
   12e60:	eor	r2, r2, r3, lsr r1
   12e64:	and	r2, r2, #1
   12e68:	eor	r2, r3, r2, lsl r1
   12e6c:	str	r2, [r0, #8]
   12e70:	mov	r0, #1
   12e74:	and	r0, r0, r3, lsr r1
   12e78:	bx	lr
   12e7c:	movw	r2, #41376	; 0xa1a0
   12e80:	cmp	r0, #0
   12e84:	movt	r2, #2
   12e88:	movne	r2, r0
   12e8c:	ldr	r0, [r2, #4]
   12e90:	str	r1, [r2, #4]
   12e94:	bx	lr
   12e98:	movw	r3, #41376	; 0xa1a0
   12e9c:	cmp	r0, #0
   12ea0:	movt	r3, #2
   12ea4:	movne	r3, r0
   12ea8:	cmp	r1, #0
   12eac:	mov	r0, #10
   12eb0:	cmpne	r2, #0
   12eb4:	str	r0, [r3]
   12eb8:	bne	12ec8 <ftello64@plt+0x1a64>
   12ebc:	push	{fp, lr}
   12ec0:	mov	fp, sp
   12ec4:	bl	11440 <abort@plt>
   12ec8:	str	r1, [r3, #40]	; 0x28
   12ecc:	str	r2, [r3, #44]	; 0x2c
   12ed0:	bx	lr
   12ed4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ed8:	add	fp, sp, #28
   12edc:	sub	sp, sp, #20
   12ee0:	mov	r7, r0
   12ee4:	ldr	r0, [fp, #8]
   12ee8:	movw	r5, #41376	; 0xa1a0
   12eec:	mov	r8, r3
   12ef0:	mov	r9, r2
   12ef4:	mov	sl, r1
   12ef8:	movt	r5, #2
   12efc:	cmp	r0, #0
   12f00:	movne	r5, r0
   12f04:	bl	11350 <__errno_location@plt>
   12f08:	mov	r4, r0
   12f0c:	ldm	r5, {r0, r1}
   12f10:	ldr	r2, [r5, #40]	; 0x28
   12f14:	ldr	r3, [r5, #44]	; 0x2c
   12f18:	add	r5, r5, #8
   12f1c:	ldr	r6, [r4]
   12f20:	stm	sp, {r0, r1, r5}
   12f24:	str	r2, [sp, #12]
   12f28:	str	r3, [sp, #16]
   12f2c:	mov	r0, r7
   12f30:	mov	r1, sl
   12f34:	mov	r2, r9
   12f38:	mov	r3, r8
   12f3c:	bl	12f4c <ftello64@plt+0x1ae8>
   12f40:	str	r6, [r4]
   12f44:	sub	sp, fp, #28
   12f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f50:	add	fp, sp, #28
   12f54:	sub	sp, sp, #156	; 0x9c
   12f58:	str	r0, [sp, #80]	; 0x50
   12f5c:	ldr	r0, [fp, #12]
   12f60:	mov	r6, r1
   12f64:	mov	r9, r3
   12f68:	str	r2, [fp, #-84]	; 0xffffffac
   12f6c:	and	r1, r0, #4
   12f70:	str	r1, [sp, #32]
   12f74:	and	r1, r0, #1
   12f78:	str	r1, [sp, #36]	; 0x24
   12f7c:	ubfx	r4, r0, #1, #1
   12f80:	bl	11290 <__ctype_get_mb_cur_max@plt>
   12f84:	str	r0, [sp, #40]	; 0x28
   12f88:	ldr	r0, [fp, #24]
   12f8c:	ldr	r7, [fp, #8]
   12f90:	mov	r1, #0
   12f94:	mov	r5, #1
   12f98:	str	r1, [fp, #-56]	; 0xffffffc8
   12f9c:	mov	r1, #0
   12fa0:	str	r1, [sp, #60]	; 0x3c
   12fa4:	str	r0, [sp, #76]	; 0x4c
   12fa8:	ldr	r0, [fp, #20]
   12fac:	str	r0, [sp, #72]	; 0x48
   12fb0:	mov	r0, #0
   12fb4:	str	r0, [sp, #56]	; 0x38
   12fb8:	mov	r0, #0
   12fbc:	str	r0, [sp, #92]	; 0x5c
   12fc0:	mov	r0, #0
   12fc4:	str	r0, [fp, #-76]	; 0xffffffb4
   12fc8:	mov	r0, #0
   12fcc:	cmp	r7, #10
   12fd0:	bhi	13f50 <ftello64@plt+0x2aec>
   12fd4:	add	r1, pc, #28
   12fd8:	mov	sl, r6
   12fdc:	ldr	r6, [sp, #80]	; 0x50
   12fe0:	ldr	ip, [fp, #-84]	; 0xffffffac
   12fe4:	mov	r8, #0
   12fe8:	mov	r2, #1
   12fec:	mov	r3, #0
   12ff0:	mov	lr, r9
   12ff4:	ldr	pc, [r1, r7, lsl #2]
   12ff8:	ldrdeq	r3, [r1], -ip
   12ffc:	andeq	r3, r1, r8, lsl #2
   13000:	andeq	r3, r1, ip, asr #1
   13004:	andeq	r3, r1, r4, asr #1
   13008:	strdeq	r3, [r1], -ip
   1300c:	andeq	r3, r1, r0, asr r1
   13010:	andeq	r3, r1, ip, ror #1
   13014:	andeq	r3, r1, ip, lsr #3
   13018:	andeq	r3, r1, r4, lsr #32
   1301c:	andeq	r3, r1, r4, lsr #32
   13020:	andeq	r3, r1, ip, asr #32
   13024:	movw	r0, #38995	; 0x9853
   13028:	mov	r1, r7
   1302c:	movt	r0, #1
   13030:	bl	1495c <ftello64@plt+0x34f8>
   13034:	str	r0, [sp, #72]	; 0x48
   13038:	movw	r0, #38997	; 0x9855
   1303c:	mov	r1, r7
   13040:	movt	r0, #1
   13044:	bl	1495c <ftello64@plt+0x34f8>
   13048:	str	r0, [sp, #76]	; 0x4c
   1304c:	str	r5, [fp, #-48]	; 0xffffffd0
   13050:	mov	r8, #0
   13054:	mov	r5, r7
   13058:	tst	r4, #1
   1305c:	bne	13094 <ftello64@plt+0x1c30>
   13060:	ldr	r0, [sp, #72]	; 0x48
   13064:	ldrb	r0, [r0]
   13068:	cmp	r0, #0
   1306c:	beq	13094 <ftello64@plt+0x1c30>
   13070:	ldr	r1, [sp, #72]	; 0x48
   13074:	mov	r8, #0
   13078:	add	r1, r1, #1
   1307c:	cmp	r8, sl
   13080:	strbcc	r0, [r6, r8]
   13084:	ldrb	r0, [r1, r8]
   13088:	add	r8, r8, #1
   1308c:	cmp	r0, #0
   13090:	bne	1307c <ftello64@plt+0x1c18>
   13094:	ldr	r7, [sp, #76]	; 0x4c
   13098:	mov	r0, r7
   1309c:	bl	11338 <strlen@plt>
   130a0:	str	r7, [sp, #92]	; 0x5c
   130a4:	mov	r7, r5
   130a8:	ldr	ip, [fp, #-84]	; 0xffffffac
   130ac:	ldr	r5, [fp, #-48]	; 0xffffffd0
   130b0:	str	r0, [fp, #-76]	; 0xffffffb4
   130b4:	mov	r2, #1
   130b8:	mov	r3, r4
   130bc:	mov	lr, r9
   130c0:	b	131ac <ftello64@plt+0x1d48>
   130c4:	mov	r0, #1
   130c8:	b	13108 <ftello64@plt+0x1ca4>
   130cc:	tst	r4, #1
   130d0:	bne	13108 <ftello64@plt+0x1ca4>
   130d4:	mov	r2, r0
   130d8:	b	13130 <ftello64@plt+0x1ccc>
   130dc:	mov	r7, #0
   130e0:	mov	r8, #0
   130e4:	mov	r2, r0
   130e8:	b	131a8 <ftello64@plt+0x1d44>
   130ec:	mov	r0, #1
   130f0:	mov	r8, #0
   130f4:	mov	r7, #5
   130f8:	b	13164 <ftello64@plt+0x1d00>
   130fc:	mov	r2, #1
   13100:	tst	r4, #1
   13104:	beq	13130 <ftello64@plt+0x1ccc>
   13108:	mov	r1, #1
   1310c:	mov	r8, #0
   13110:	mov	r7, #2
   13114:	mov	r2, r0
   13118:	mov	r3, #1
   1311c:	str	r1, [fp, #-76]	; 0xffffffb4
   13120:	movw	r1, #38997	; 0x9855
   13124:	movt	r1, #1
   13128:	str	r1, [sp, #92]	; 0x5c
   1312c:	b	131ac <ftello64@plt+0x1d48>
   13130:	cmp	sl, #0
   13134:	mov	r8, #1
   13138:	mov	r7, #2
   1313c:	movne	r0, #39	; 0x27
   13140:	strbne	r0, [r6]
   13144:	movw	r0, #38997	; 0x9855
   13148:	movt	r0, #1
   1314c:	b	1319c <ftello64@plt+0x1d38>
   13150:	mov	r7, #5
   13154:	tst	r4, #1
   13158:	beq	13180 <ftello64@plt+0x1d1c>
   1315c:	mov	r0, #1
   13160:	mov	r8, #0
   13164:	str	r0, [fp, #-76]	; 0xffffffb4
   13168:	movw	r0, #38993	; 0x9851
   1316c:	mov	r2, #1
   13170:	mov	r3, #1
   13174:	movt	r0, #1
   13178:	str	r0, [sp, #92]	; 0x5c
   1317c:	b	131ac <ftello64@plt+0x1d48>
   13180:	cmp	sl, #0
   13184:	mov	r8, #1
   13188:	mov	r2, #1
   1318c:	movne	r0, #34	; 0x22
   13190:	strbne	r0, [r6]
   13194:	movw	r0, #38993	; 0x9851
   13198:	movt	r0, #1
   1319c:	str	r0, [sp, #92]	; 0x5c
   131a0:	mov	r0, #1
   131a4:	str	r0, [fp, #-76]	; 0xffffffb4
   131a8:	mov	r3, #0
   131ac:	ldr	r0, [fp, #16]
   131b0:	str	r3, [fp, #-72]	; 0xffffffb8
   131b4:	str	r7, [fp, #-64]	; 0xffffffc0
   131b8:	str	r2, [sp, #84]	; 0x54
   131bc:	cmp	r0, #0
   131c0:	movwne	r0, #1
   131c4:	and	r0, r0, r3
   131c8:	str	r0, [fp, #-88]	; 0xffffffa8
   131cc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   131d0:	cmp	r0, #0
   131d4:	movwne	r0, #1
   131d8:	subs	r4, r7, #2
   131dc:	mov	r7, #0
   131e0:	and	r1, r0, r3
   131e4:	str	r4, [fp, #-80]	; 0xffffffb0
   131e8:	and	r1, r2, r1
   131ec:	str	r1, [sp, #48]	; 0x30
   131f0:	clz	r1, r4
   131f4:	lsr	r1, r1, #5
   131f8:	and	r1, r1, r3
   131fc:	eor	r3, r3, #1
   13200:	str	r1, [sp, #64]	; 0x40
   13204:	mov	r1, r4
   13208:	str	r3, [sp, #88]	; 0x58
   1320c:	movwne	r1, #1
   13210:	orr	r3, r1, r3
   13214:	and	r1, r1, r2
   13218:	and	r0, r0, r1
   1321c:	str	r3, [sp, #68]	; 0x44
   13220:	str	r1, [fp, #-68]	; 0xffffffbc
   13224:	str	r0, [fp, #-60]	; 0xffffffc4
   13228:	eor	r0, r2, #1
   1322c:	str	r0, [sp, #52]	; 0x34
   13230:	cmn	lr, #1
   13234:	beq	13244 <ftello64@plt+0x1de0>
   13238:	cmp	r7, lr
   1323c:	bne	13250 <ftello64@plt+0x1dec>
   13240:	b	13d78 <ftello64@plt+0x2914>
   13244:	ldrb	r0, [ip, r7]
   13248:	cmp	r0, #0
   1324c:	beq	13d80 <ftello64@plt+0x291c>
   13250:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13254:	mov	r9, #0
   13258:	str	r5, [fp, #-48]	; 0xffffffd0
   1325c:	cmp	r0, #0
   13260:	beq	13294 <ftello64@plt+0x1e30>
   13264:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13268:	add	r4, r7, r0
   1326c:	cmp	r0, #2
   13270:	bcc	1328c <ftello64@plt+0x1e28>
   13274:	cmn	lr, #1
   13278:	bne	1328c <ftello64@plt+0x1e28>
   1327c:	mov	r0, ip
   13280:	bl	11338 <strlen@plt>
   13284:	ldr	ip, [fp, #-84]	; 0xffffffac
   13288:	mov	lr, r0
   1328c:	cmp	r4, lr
   13290:	bls	1329c <ftello64@plt+0x1e38>
   13294:	mov	r0, #0
   13298:	b	132dc <ftello64@plt+0x1e78>
   1329c:	ldr	r1, [sp, #92]	; 0x5c
   132a0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   132a4:	add	r0, ip, r7
   132a8:	mov	r4, lr
   132ac:	bl	1120c <memcmp@plt>
   132b0:	ldr	r2, [sp, #88]	; 0x58
   132b4:	cmp	r0, #0
   132b8:	mov	r1, r0
   132bc:	movwne	r1, #1
   132c0:	orr	r1, r1, r2
   132c4:	tst	r1, #1
   132c8:	beq	13e10 <ftello64@plt+0x29ac>
   132cc:	ldr	ip, [fp, #-84]	; 0xffffffac
   132d0:	clz	r0, r0
   132d4:	mov	lr, r4
   132d8:	lsr	r0, r0, #5
   132dc:	str	r0, [fp, #-52]	; 0xffffffcc
   132e0:	ldrb	r5, [ip, r7]
   132e4:	cmp	r5, #126	; 0x7e
   132e8:	bhi	136a0 <ftello64@plt+0x223c>
   132ec:	add	r3, pc, #16
   132f0:	mov	r4, #1
   132f4:	mov	r2, #110	; 0x6e
   132f8:	mov	r0, #97	; 0x61
   132fc:	mov	r1, #0
   13300:	ldr	pc, [r3, r5, lsl #2]
   13304:	muleq	r1, ip, r5
   13308:	andeq	r3, r1, r0, lsr #13
   1330c:	andeq	r3, r1, r0, lsr #13
   13310:	andeq	r3, r1, r0, lsr #13
   13314:	andeq	r3, r1, r0, lsr #13
   13318:	andeq	r3, r1, r0, lsr #13
   1331c:	andeq	r3, r1, r0, lsr #13
   13320:	andeq	r3, r1, r4, asr r7
   13324:	andeq	r3, r1, ip, ror r5
   13328:	andeq	r3, r1, r4, ror r5
   1332c:	andeq	r3, r1, r8, lsl #11
   13330:	andeq	r3, r1, r8, lsl #12
   13334:	andeq	r3, r1, ip, ror #10
   13338:	andeq	r3, r1, r4, lsl #11
   1333c:	andeq	r3, r1, r0, lsr #13
   13340:	andeq	r3, r1, r0, lsr #13
   13344:	andeq	r3, r1, r0, lsr #13
   13348:	andeq	r3, r1, r0, lsr #13
   1334c:	andeq	r3, r1, r0, lsr #13
   13350:	andeq	r3, r1, r0, lsr #13
   13354:	andeq	r3, r1, r0, lsr #13
   13358:	andeq	r3, r1, r0, lsr #13
   1335c:	andeq	r3, r1, r0, lsr #13
   13360:	andeq	r3, r1, r0, lsr #13
   13364:	andeq	r3, r1, r0, lsr #13
   13368:	andeq	r3, r1, r0, lsr #13
   1336c:	andeq	r3, r1, r0, lsr #13
   13370:	andeq	r3, r1, r0, lsr #13
   13374:	andeq	r3, r1, r0, lsr #13
   13378:	andeq	r3, r1, r0, lsr #13
   1337c:	andeq	r3, r1, r0, lsr #13
   13380:	andeq	r3, r1, r0, lsr #13
   13384:	andeq	r3, r1, ip, lsl #14
   13388:	andeq	r3, r1, r0, lsl r7
   1338c:	andeq	r3, r1, r0, lsl r7
   13390:	andeq	r3, r1, r4, lsl r5
   13394:	andeq	r3, r1, r0, lsl r7
   13398:	andeq	r3, r1, r0, lsl #10
   1339c:	andeq	r3, r1, r0, lsl r7
   133a0:	andeq	r3, r1, r0, lsl r6
   133a4:	andeq	r3, r1, r0, lsl r7
   133a8:	andeq	r3, r1, r0, lsl r7
   133ac:	andeq	r3, r1, r0, lsl r7
   133b0:	andeq	r3, r1, r0, lsl #10
   133b4:	andeq	r3, r1, r0, lsl #10
   133b8:	andeq	r3, r1, r0, lsl #10
   133bc:	andeq	r3, r1, r0, lsl #10
   133c0:	andeq	r3, r1, r0, lsl #10
   133c4:	andeq	r3, r1, r0, lsl #10
   133c8:	andeq	r3, r1, r0, lsl #10
   133cc:	andeq	r3, r1, r0, lsl #10
   133d0:	andeq	r3, r1, r0, lsl #10
   133d4:	andeq	r3, r1, r0, lsl #10
   133d8:	andeq	r3, r1, r0, lsl #10
   133dc:	andeq	r3, r1, r0, lsl #10
   133e0:	andeq	r3, r1, r0, lsl #10
   133e4:	andeq	r3, r1, r0, lsl #10
   133e8:	andeq	r3, r1, r0, lsl #10
   133ec:	andeq	r3, r1, r0, lsl #10
   133f0:	andeq	r3, r1, r0, lsl r7
   133f4:	andeq	r3, r1, r0, lsl r7
   133f8:	andeq	r3, r1, r0, lsl r7
   133fc:	andeq	r3, r1, r0, lsl r7
   13400:	ldrdeq	r3, [r1], -ip
   13404:	andeq	r3, r1, r0, lsr #13
   13408:	andeq	r3, r1, r0, lsl #10
   1340c:	andeq	r3, r1, r0, lsl #10
   13410:	andeq	r3, r1, r0, lsl #10
   13414:	andeq	r3, r1, r0, lsl #10
   13418:	andeq	r3, r1, r0, lsl #10
   1341c:	andeq	r3, r1, r0, lsl #10
   13420:	andeq	r3, r1, r0, lsl #10
   13424:	andeq	r3, r1, r0, lsl #10
   13428:	andeq	r3, r1, r0, lsl #10
   1342c:	andeq	r3, r1, r0, lsl #10
   13430:	andeq	r3, r1, r0, lsl #10
   13434:	andeq	r3, r1, r0, lsl #10
   13438:	andeq	r3, r1, r0, lsl #10
   1343c:	andeq	r3, r1, r0, lsl #10
   13440:	andeq	r3, r1, r0, lsl #10
   13444:	andeq	r3, r1, r0, lsl #10
   13448:	andeq	r3, r1, r0, lsl #10
   1344c:	andeq	r3, r1, r0, lsl #10
   13450:	andeq	r3, r1, r0, lsl #10
   13454:	andeq	r3, r1, r0, lsl #10
   13458:	andeq	r3, r1, r0, lsl #10
   1345c:	andeq	r3, r1, r0, lsl #10
   13460:	andeq	r3, r1, r0, lsl #10
   13464:	andeq	r3, r1, r0, lsl #10
   13468:	andeq	r3, r1, r0, lsl #10
   1346c:	andeq	r3, r1, r0, lsl #10
   13470:	andeq	r3, r1, r0, lsl r7
   13474:	andeq	r3, r1, r8, asr #10
   13478:	andeq	r3, r1, r0, lsl #10
   1347c:	andeq	r3, r1, r0, lsl r7
   13480:	andeq	r3, r1, r0, lsl #10
   13484:	andeq	r3, r1, r0, lsl r7
   13488:	andeq	r3, r1, r0, lsl #10
   1348c:	andeq	r3, r1, r0, lsl #10
   13490:	andeq	r3, r1, r0, lsl #10
   13494:	andeq	r3, r1, r0, lsl #10
   13498:	andeq	r3, r1, r0, lsl #10
   1349c:	andeq	r3, r1, r0, lsl #10
   134a0:	andeq	r3, r1, r0, lsl #10
   134a4:	andeq	r3, r1, r0, lsl #10
   134a8:	andeq	r3, r1, r0, lsl #10
   134ac:	andeq	r3, r1, r0, lsl #10
   134b0:	andeq	r3, r1, r0, lsl #10
   134b4:	andeq	r3, r1, r0, lsl #10
   134b8:	andeq	r3, r1, r0, lsl #10
   134bc:	andeq	r3, r1, r0, lsl #10
   134c0:	andeq	r3, r1, r0, lsl #10
   134c4:	andeq	r3, r1, r0, lsl #10
   134c8:	andeq	r3, r1, r0, lsl #10
   134cc:	andeq	r3, r1, r0, lsl #10
   134d0:	andeq	r3, r1, r0, lsl #10
   134d4:	andeq	r3, r1, r0, lsl #10
   134d8:	andeq	r3, r1, r0, lsl #10
   134dc:	andeq	r3, r1, r0, lsl #10
   134e0:	andeq	r3, r1, r0, lsl #10
   134e4:	andeq	r3, r1, r0, lsl #10
   134e8:	andeq	r3, r1, r0, lsl #10
   134ec:	andeq	r3, r1, r0, lsl #10
   134f0:	andeq	r3, r1, r8, lsr #10
   134f4:	andeq	r3, r1, r0, lsl r7
   134f8:	andeq	r3, r1, r8, lsr #10
   134fc:	andeq	r3, r1, r4, lsl r5
   13500:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13504:	cmp	r0, #0
   13508:	beq	13768 <ftello64@plt+0x2304>
   1350c:	ldr	r0, [fp, #16]
   13510:	b	1376c <ftello64@plt+0x2308>
   13514:	mov	r4, #0
   13518:	cmp	r7, #0
   1351c:	beq	1370c <ftello64@plt+0x22a8>
   13520:	mov	r9, #0
   13524:	b	13500 <ftello64@plt+0x209c>
   13528:	mov	r4, #0
   1352c:	cmn	lr, #1
   13530:	beq	136f0 <ftello64@plt+0x228c>
   13534:	cmp	r7, #0
   13538:	bne	13520 <ftello64@plt+0x20bc>
   1353c:	cmp	lr, #1
   13540:	beq	1370c <ftello64@plt+0x22a8>
   13544:	b	13520 <ftello64@plt+0x20bc>
   13548:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1354c:	cmp	r0, #2
   13550:	bne	13730 <ftello64@plt+0x22cc>
   13554:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13558:	tst	r0, #1
   1355c:	bne	13e2c <ftello64@plt+0x29c8>
   13560:	mov	r9, #0
   13564:	mov	r0, #92	; 0x5c
   13568:	b	13744 <ftello64@plt+0x22e0>
   1356c:	mov	r0, #102	; 0x66
   13570:	b	13754 <ftello64@plt+0x22f0>
   13574:	mov	r2, #116	; 0x74
   13578:	b	13588 <ftello64@plt+0x2124>
   1357c:	mov	r0, #98	; 0x62
   13580:	b	13754 <ftello64@plt+0x22f0>
   13584:	mov	r2, #114	; 0x72
   13588:	ldr	r0, [sp, #68]	; 0x44
   1358c:	tst	r0, #1
   13590:	mov	r0, r2
   13594:	bne	13754 <ftello64@plt+0x22f0>
   13598:	b	13e2c <ftello64@plt+0x29c8>
   1359c:	ldr	r0, [sp, #84]	; 0x54
   135a0:	tst	r0, #1
   135a4:	beq	13844 <ftello64@plt+0x23e0>
   135a8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   135ac:	tst	r0, #1
   135b0:	bne	13f3c <ftello64@plt+0x2ad8>
   135b4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   135b8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   135bc:	cmp	r0, #2
   135c0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   135c4:	movwne	r0, #1
   135c8:	orr	r0, r0, r2
   135cc:	tst	r0, #1
   135d0:	beq	13c14 <ftello64@plt+0x27b0>
   135d4:	mov	r0, r8
   135d8:	b	13c48 <ftello64@plt+0x27e4>
   135dc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   135e0:	mov	r9, #0
   135e4:	mov	r5, #63	; 0x3f
   135e8:	cmp	r0, #5
   135ec:	beq	139f8 <ftello64@plt+0x2594>
   135f0:	cmp	r0, #2
   135f4:	bne	13a9c <ftello64@plt+0x2638>
   135f8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   135fc:	tst	r0, #1
   13600:	beq	13aa0 <ftello64@plt+0x263c>
   13604:	b	13e2c <ftello64@plt+0x29c8>
   13608:	mov	r0, #118	; 0x76
   1360c:	b	13754 <ftello64@plt+0x22f0>
   13610:	mov	r0, #1
   13614:	mov	r5, #39	; 0x27
   13618:	str	r0, [sp, #60]	; 0x3c
   1361c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13620:	cmp	r0, #2
   13624:	bne	13698 <ftello64@plt+0x2234>
   13628:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1362c:	tst	r0, #1
   13630:	bne	13e2c <ftello64@plt+0x29c8>
   13634:	ldr	r2, [sp, #56]	; 0x38
   13638:	clz	r1, sl
   1363c:	mov	r9, #0
   13640:	lsr	r1, r1, #5
   13644:	cmp	r2, #0
   13648:	mov	r0, r2
   1364c:	movwne	r0, #1
   13650:	orrs	r0, r0, r1
   13654:	moveq	r2, sl
   13658:	moveq	sl, r0
   1365c:	cmp	r8, sl
   13660:	str	r2, [sp, #56]	; 0x38
   13664:	movcc	r0, #39	; 0x27
   13668:	strbcc	r0, [r6, r8]
   1366c:	add	r0, r8, #1
   13670:	cmp	r0, sl
   13674:	movcc	r1, #92	; 0x5c
   13678:	strbcc	r1, [r6, r0]
   1367c:	add	r0, r8, #2
   13680:	add	r8, r8, #3
   13684:	cmp	r0, sl
   13688:	movcc	r1, #39	; 0x27
   1368c:	strbcc	r1, [r6, r0]
   13690:	mov	r0, #0
   13694:	str	r0, [fp, #-56]	; 0xffffffc8
   13698:	mov	r4, #1
   1369c:	b	13500 <ftello64@plt+0x209c>
   136a0:	ldr	r0, [sp, #40]	; 0x28
   136a4:	cmp	r0, #1
   136a8:	bne	13870 <ftello64@plt+0x240c>
   136ac:	str	lr, [sp, #28]
   136b0:	bl	11320 <__ctype_b_loc@plt>
   136b4:	ldr	r0, [r0]
   136b8:	ldr	ip, [fp, #-84]	; 0xffffffac
   136bc:	mov	r1, #1
   136c0:	add	r0, r0, r5, lsl #1
   136c4:	ldrb	r0, [r0, #1]
   136c8:	ubfx	r4, r0, #6, #1
   136cc:	ldr	r0, [sp, #52]	; 0x34
   136d0:	mov	r2, r1
   136d4:	cmp	r1, #1
   136d8:	orr	r0, r4, r0
   136dc:	bhi	13aa8 <ftello64@plt+0x2644>
   136e0:	tst	r0, #1
   136e4:	beq	13aa8 <ftello64@plt+0x2644>
   136e8:	ldr	lr, [sp, #28]
   136ec:	b	13500 <ftello64@plt+0x209c>
   136f0:	cmp	r7, #0
   136f4:	ldrbeq	r0, [ip, #1]
   136f8:	cmpeq	r0, #0
   136fc:	beq	1370c <ftello64@plt+0x22a8>
   13700:	mvn	lr, #0
   13704:	mov	r9, #0
   13708:	b	13500 <ftello64@plt+0x209c>
   1370c:	mov	r1, #1
   13710:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13714:	cmp	r0, #2
   13718:	bne	13728 <ftello64@plt+0x22c4>
   1371c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13720:	tst	r0, #1
   13724:	bne	13e2c <ftello64@plt+0x29c8>
   13728:	mov	r4, r1
   1372c:	b	13500 <ftello64@plt+0x209c>
   13730:	ldr	r1, [sp, #48]	; 0x30
   13734:	mov	r9, #0
   13738:	mov	r0, #92	; 0x5c
   1373c:	cmp	r1, #0
   13740:	beq	13754 <ftello64@plt+0x22f0>
   13744:	mov	r4, #0
   13748:	cmp	r9, #0
   1374c:	beq	13ce0 <ftello64@plt+0x287c>
   13750:	b	13d1c <ftello64@plt+0x28b8>
   13754:	ldr	r1, [sp, #84]	; 0x54
   13758:	mov	r4, #0
   1375c:	mov	r9, #0
   13760:	tst	r1, #1
   13764:	bne	137a4 <ftello64@plt+0x2340>
   13768:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1376c:	cmp	r0, #0
   13770:	mov	r0, r5
   13774:	beq	13798 <ftello64@plt+0x2334>
   13778:	ldr	r1, [fp, #16]
   1377c:	ubfx	r0, r5, #5, #3
   13780:	mov	r2, #1
   13784:	ldr	r0, [r1, r0, lsl #2]
   13788:	and	r1, r5, #31
   1378c:	tst	r0, r2, lsl r1
   13790:	mov	r0, r5
   13794:	bne	137a4 <ftello64@plt+0x2340>
   13798:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1379c:	cmp	r1, #0
   137a0:	beq	13cd8 <ftello64@plt+0x2874>
   137a4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   137a8:	tst	r1, #1
   137ac:	bne	13e04 <ftello64@plt+0x29a0>
   137b0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   137b4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   137b8:	cmp	r1, #2
   137bc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   137c0:	movwne	r1, #1
   137c4:	orr	r1, r1, r2
   137c8:	tst	r1, #1
   137cc:	beq	137d8 <ftello64@plt+0x2374>
   137d0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   137d4:	b	13814 <ftello64@plt+0x23b0>
   137d8:	cmp	r8, sl
   137dc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   137e0:	movcc	r1, #39	; 0x27
   137e4:	strbcc	r1, [r6, r8]
   137e8:	add	r1, r8, #1
   137ec:	cmp	r1, sl
   137f0:	movcc	r2, #36	; 0x24
   137f4:	strbcc	r2, [r6, r1]
   137f8:	add	r1, r8, #2
   137fc:	add	r8, r8, #3
   13800:	cmp	r1, sl
   13804:	movcc	r2, #39	; 0x27
   13808:	strbcc	r2, [r6, r1]
   1380c:	mov	r1, #1
   13810:	str	r1, [fp, #-56]	; 0xffffffc8
   13814:	cmp	r8, sl
   13818:	movcc	r1, #92	; 0x5c
   1381c:	strbcc	r1, [r6, r8]
   13820:	add	r8, r8, #1
   13824:	cmp	r8, sl
   13828:	and	r5, r5, r4
   1382c:	add	r7, r7, #1
   13830:	strbcc	r0, [r6, r8]
   13834:	add	r8, r8, #1
   13838:	cmn	lr, #1
   1383c:	bne	13238 <ftello64@plt+0x1dd4>
   13840:	b	13244 <ftello64@plt+0x1de0>
   13844:	ldr	r0, [sp, #36]	; 0x24
   13848:	mov	r4, #0
   1384c:	mov	r9, #0
   13850:	mov	r5, #0
   13854:	cmp	r0, #0
   13858:	beq	13768 <ftello64@plt+0x2304>
   1385c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13860:	add	r7, r7, #1
   13864:	cmn	lr, #1
   13868:	bne	13238 <ftello64@plt+0x1dd4>
   1386c:	b	13244 <ftello64@plt+0x1de0>
   13870:	mov	r0, #0
   13874:	cmn	lr, #1
   13878:	str	r0, [fp, #-36]	; 0xffffffdc
   1387c:	str	r0, [fp, #-40]	; 0xffffffd8
   13880:	bne	13894 <ftello64@plt+0x2430>
   13884:	mov	r0, ip
   13888:	bl	11338 <strlen@plt>
   1388c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13890:	mov	lr, r0
   13894:	add	r0, ip, r7
   13898:	mov	r4, #1
   1389c:	mov	r6, #0
   138a0:	str	lr, [sp, #28]
   138a4:	str	r0, [sp, #24]
   138a8:	sub	r0, fp, #40	; 0x28
   138ac:	mov	r3, r0
   138b0:	str	r6, [sp, #44]	; 0x2c
   138b4:	add	r6, r6, r7
   138b8:	sub	r0, fp, #44	; 0x2c
   138bc:	add	r1, ip, r6
   138c0:	sub	r2, lr, r6
   138c4:	bl	18b08 <ftello64@plt+0x76a4>
   138c8:	cmp	r0, #0
   138cc:	beq	13d64 <ftello64@plt+0x2900>
   138d0:	cmn	r0, #1
   138d4:	beq	13d24 <ftello64@plt+0x28c0>
   138d8:	ldr	lr, [sp, #28]
   138dc:	cmn	r0, #2
   138e0:	beq	13d2c <ftello64@plt+0x28c8>
   138e4:	ldr	r2, [sp, #64]	; 0x40
   138e8:	cmp	r0, #2
   138ec:	mov	r1, #0
   138f0:	movwcc	r1, #1
   138f4:	eor	r2, r2, #1
   138f8:	orrs	r1, r2, r1
   138fc:	bne	139bc <ftello64@plt+0x2558>
   13900:	ldr	r1, [sp, #44]	; 0x2c
   13904:	ldr	r2, [sp, #24]
   13908:	add	r1, r2, r1
   1390c:	mov	r2, #1
   13910:	ldrb	r3, [r1, r2]
   13914:	sub	r3, r3, #91	; 0x5b
   13918:	cmp	r3, #33	; 0x21
   1391c:	bhi	139b0 <ftello64@plt+0x254c>
   13920:	add	r6, pc, #0
   13924:	ldr	pc, [r6, r3, lsl #2]
   13928:	andeq	r3, r1, r4, lsr #28
   1392c:	andeq	r3, r1, r4, lsr #28
   13930:			; <UNDEFINED> instruction: 0x000139b0
   13934:	andeq	r3, r1, r4, lsr #28
   13938:			; <UNDEFINED> instruction: 0x000139b0
   1393c:	andeq	r3, r1, r4, lsr #28
   13940:			; <UNDEFINED> instruction: 0x000139b0
   13944:			; <UNDEFINED> instruction: 0x000139b0
   13948:			; <UNDEFINED> instruction: 0x000139b0
   1394c:			; <UNDEFINED> instruction: 0x000139b0
   13950:			; <UNDEFINED> instruction: 0x000139b0
   13954:			; <UNDEFINED> instruction: 0x000139b0
   13958:			; <UNDEFINED> instruction: 0x000139b0
   1395c:			; <UNDEFINED> instruction: 0x000139b0
   13960:			; <UNDEFINED> instruction: 0x000139b0
   13964:			; <UNDEFINED> instruction: 0x000139b0
   13968:			; <UNDEFINED> instruction: 0x000139b0
   1396c:			; <UNDEFINED> instruction: 0x000139b0
   13970:			; <UNDEFINED> instruction: 0x000139b0
   13974:			; <UNDEFINED> instruction: 0x000139b0
   13978:			; <UNDEFINED> instruction: 0x000139b0
   1397c:			; <UNDEFINED> instruction: 0x000139b0
   13980:			; <UNDEFINED> instruction: 0x000139b0
   13984:			; <UNDEFINED> instruction: 0x000139b0
   13988:			; <UNDEFINED> instruction: 0x000139b0
   1398c:			; <UNDEFINED> instruction: 0x000139b0
   13990:			; <UNDEFINED> instruction: 0x000139b0
   13994:			; <UNDEFINED> instruction: 0x000139b0
   13998:			; <UNDEFINED> instruction: 0x000139b0
   1399c:			; <UNDEFINED> instruction: 0x000139b0
   139a0:			; <UNDEFINED> instruction: 0x000139b0
   139a4:			; <UNDEFINED> instruction: 0x000139b0
   139a8:			; <UNDEFINED> instruction: 0x000139b0
   139ac:	andeq	r3, r1, r4, lsr #28
   139b0:	add	r2, r2, #1
   139b4:	cmp	r2, r0
   139b8:	bcc	13910 <ftello64@plt+0x24ac>
   139bc:	ldr	r6, [sp, #44]	; 0x2c
   139c0:	add	r6, r0, r6
   139c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   139c8:	bl	11260 <iswprint@plt>
   139cc:	cmp	r0, #0
   139d0:	movwne	r0, #1
   139d4:	and	r4, r4, r0
   139d8:	sub	r0, fp, #40	; 0x28
   139dc:	bl	111f4 <mbsinit@plt>
   139e0:	ldr	lr, [sp, #28]
   139e4:	ldr	ip, [fp, #-84]	; 0xffffffac
   139e8:	sub	r3, fp, #40	; 0x28
   139ec:	cmp	r0, #0
   139f0:	beq	138b0 <ftello64@plt+0x244c>
   139f4:	b	13d6c <ftello64@plt+0x2908>
   139f8:	ldr	r0, [sp, #32]
   139fc:	cmp	r0, #0
   13a00:	beq	13a9c <ftello64@plt+0x2638>
   13a04:	add	r0, r7, #2
   13a08:	cmp	r0, lr
   13a0c:	bcs	13a9c <ftello64@plt+0x2638>
   13a10:	add	r1, ip, r7
   13a14:	ldrb	r1, [r1, #1]
   13a18:	cmp	r1, #63	; 0x3f
   13a1c:	bne	13a9c <ftello64@plt+0x2638>
   13a20:	ldrb	r5, [ip, r0]
   13a24:	sub	r1, r5, #33	; 0x21
   13a28:	cmp	r1, #29
   13a2c:	bhi	13a9c <ftello64@plt+0x2638>
   13a30:	movw	r3, #20929	; 0x51c1
   13a34:	mov	r2, #1
   13a38:	movt	r3, #14336	; 0x3800
   13a3c:	tst	r3, r2, lsl r1
   13a40:	beq	13a9c <ftello64@plt+0x2638>
   13a44:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13a48:	tst	r1, #1
   13a4c:	bne	13f44 <ftello64@plt+0x2ae0>
   13a50:	cmp	r8, sl
   13a54:	mov	r7, r0
   13a58:	mov	r4, #0
   13a5c:	movcc	r1, #63	; 0x3f
   13a60:	strbcc	r1, [r6, r8]
   13a64:	add	r1, r8, #1
   13a68:	cmp	r1, sl
   13a6c:	movcc	r2, #34	; 0x22
   13a70:	strbcc	r2, [r6, r1]
   13a74:	add	r1, r8, #2
   13a78:	cmp	r1, sl
   13a7c:	movcc	r2, #34	; 0x22
   13a80:	strbcc	r2, [r6, r1]
   13a84:	add	r1, r8, #3
   13a88:	add	r8, r8, #4
   13a8c:	cmp	r1, sl
   13a90:	movcc	r2, #63	; 0x3f
   13a94:	strbcc	r2, [r6, r1]
   13a98:	b	13500 <ftello64@plt+0x209c>
   13a9c:	mov	r5, #63	; 0x3f
   13aa0:	mov	r4, #0
   13aa4:	b	13500 <ftello64@plt+0x209c>
   13aa8:	add	r1, r2, r7
   13aac:	ldr	lr, [sp, #28]
   13ab0:	mov	r3, #0
   13ab4:	str	r1, [sp, #44]	; 0x2c
   13ab8:	add	r1, r7, #1
   13abc:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13ac0:	tst	r0, #1
   13ac4:	bne	13b98 <ftello64@plt+0x2734>
   13ac8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13acc:	tst	r2, #1
   13ad0:	bne	13e8c <ftello64@plt+0x2a28>
   13ad4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13ad8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13adc:	cmp	r7, #2
   13ae0:	movwne	r3, #1
   13ae4:	orr	r3, r3, r2
   13ae8:	tst	r3, #1
   13aec:	bne	13b28 <ftello64@plt+0x26c4>
   13af0:	cmp	r8, sl
   13af4:	add	r3, r8, #1
   13af8:	movcc	r2, #39	; 0x27
   13afc:	strbcc	r2, [r6, r8]
   13b00:	cmp	r3, sl
   13b04:	movcc	r2, #36	; 0x24
   13b08:	strbcc	r2, [r6, r3]
   13b0c:	add	r3, r8, #2
   13b10:	add	r8, r8, #3
   13b14:	cmp	r3, sl
   13b18:	movcc	r2, #39	; 0x27
   13b1c:	strbcc	r2, [r6, r3]
   13b20:	mov	r2, #1
   13b24:	str	r2, [fp, #-56]	; 0xffffffc8
   13b28:	cmp	r8, sl
   13b2c:	movcc	r3, #92	; 0x5c
   13b30:	strbcc	r3, [r6, r8]
   13b34:	add	r3, r8, #1
   13b38:	cmp	r3, sl
   13b3c:	andcc	r7, r5, #192	; 0xc0
   13b40:	movcc	r2, #48	; 0x30
   13b44:	orrcc	r7, r2, r7, lsr #6
   13b48:	strbcc	r7, [r6, r3]
   13b4c:	add	r3, r8, #2
   13b50:	add	r8, r8, #3
   13b54:	cmp	r3, sl
   13b58:	lsrcc	r7, r5, #3
   13b5c:	movcc	r2, #6
   13b60:	bficc	r7, r2, #3, #29
   13b64:	mov	r2, #6
   13b68:	strbcc	r7, [r6, r3]
   13b6c:	bfi	r5, r2, #3, #29
   13b70:	mov	r3, #1
   13b74:	b	13bbc <ftello64@plt+0x2758>
   13b78:	cmp	r8, sl
   13b7c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13b80:	strbcc	r5, [r6, r8]
   13b84:	add	r8, r8, #1
   13b88:	ldrb	r5, [ip, r1]
   13b8c:	add	r1, r1, #1
   13b90:	tst	r0, #1
   13b94:	beq	13ac8 <ftello64@plt+0x2664>
   13b98:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13b9c:	tst	r2, #1
   13ba0:	beq	13bb4 <ftello64@plt+0x2750>
   13ba4:	cmp	r8, sl
   13ba8:	movcc	r7, #92	; 0x5c
   13bac:	strbcc	r7, [r6, r8]
   13bb0:	add	r8, r8, #1
   13bb4:	mov	r2, #0
   13bb8:	str	r2, [fp, #-52]	; 0xffffffcc
   13bbc:	ldr	r2, [sp, #44]	; 0x2c
   13bc0:	and	r9, r3, #1
   13bc4:	cmp	r2, r1
   13bc8:	bls	13cc8 <ftello64@plt+0x2864>
   13bcc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13bd0:	cmp	r9, #0
   13bd4:	movwne	r9, #1
   13bd8:	mvn	r7, r2
   13bdc:	orr	r7, r7, r9
   13be0:	tst	r7, #1
   13be4:	bne	13b78 <ftello64@plt+0x2714>
   13be8:	cmp	r8, sl
   13bec:	movcc	r7, #39	; 0x27
   13bf0:	strbcc	r7, [r6, r8]
   13bf4:	add	r7, r8, #1
   13bf8:	add	r8, r8, #2
   13bfc:	cmp	r7, sl
   13c00:	movcc	r2, #39	; 0x27
   13c04:	strbcc	r2, [r6, r7]
   13c08:	mov	r2, #0
   13c0c:	str	r2, [fp, #-56]	; 0xffffffc8
   13c10:	b	13b78 <ftello64@plt+0x2714>
   13c14:	cmp	r8, sl
   13c18:	mov	r2, #1
   13c1c:	movcc	r0, #39	; 0x27
   13c20:	strbcc	r0, [r6, r8]
   13c24:	add	r0, r8, #1
   13c28:	cmp	r0, sl
   13c2c:	movcc	r1, #36	; 0x24
   13c30:	strbcc	r1, [r6, r0]
   13c34:	add	r0, r8, #2
   13c38:	cmp	r0, sl
   13c3c:	movcc	r1, #39	; 0x27
   13c40:	strbcc	r1, [r6, r0]
   13c44:	add	r0, r8, #3
   13c48:	cmp	r0, sl
   13c4c:	add	r8, r0, #1
   13c50:	str	r2, [fp, #-56]	; 0xffffffc8
   13c54:	movcc	r1, #92	; 0x5c
   13c58:	strbcc	r1, [r6, r0]
   13c5c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13c60:	cmp	r1, #2
   13c64:	beq	13cb8 <ftello64@plt+0x2854>
   13c68:	add	r1, r7, #1
   13c6c:	mov	r4, #0
   13c70:	mov	r9, #1
   13c74:	mov	r5, #48	; 0x30
   13c78:	cmp	r1, lr
   13c7c:	bcs	13500 <ftello64@plt+0x209c>
   13c80:	ldrb	r1, [ip, r1]
   13c84:	sub	r1, r1, #48	; 0x30
   13c88:	uxtb	r1, r1
   13c8c:	cmp	r1, #9
   13c90:	bhi	13500 <ftello64@plt+0x209c>
   13c94:	cmp	r8, sl
   13c98:	movcc	r1, #48	; 0x30
   13c9c:	strbcc	r1, [r6, r8]
   13ca0:	add	r1, r0, #2
   13ca4:	add	r8, r0, #3
   13ca8:	cmp	r1, sl
   13cac:	movcc	r2, #48	; 0x30
   13cb0:	strbcc	r2, [r6, r1]
   13cb4:	b	13500 <ftello64@plt+0x209c>
   13cb8:	mov	r0, #48	; 0x30
   13cbc:	mov	r9, #1
   13cc0:	mov	r4, #0
   13cc4:	b	13798 <ftello64@plt+0x2334>
   13cc8:	cmp	r9, #0
   13ccc:	sub	r7, r1, #1
   13cd0:	mov	r0, r5
   13cd4:	movwne	r9, #1
   13cd8:	cmp	r9, #0
   13cdc:	bne	13d1c <ftello64@plt+0x28b8>
   13ce0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13ce4:	tst	r1, #1
   13ce8:	beq	13d1c <ftello64@plt+0x28b8>
   13cec:	cmp	r8, sl
   13cf0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13cf4:	movcc	r1, #39	; 0x27
   13cf8:	strbcc	r1, [r6, r8]
   13cfc:	add	r1, r8, #1
   13d00:	add	r8, r8, #2
   13d04:	cmp	r1, sl
   13d08:	movcc	r2, #39	; 0x27
   13d0c:	strbcc	r2, [r6, r1]
   13d10:	mov	r1, #0
   13d14:	str	r1, [fp, #-56]	; 0xffffffc8
   13d18:	b	13824 <ftello64@plt+0x23c0>
   13d1c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13d20:	b	13824 <ftello64@plt+0x23c0>
   13d24:	mov	r4, #0
   13d28:	b	13d64 <ftello64@plt+0x2900>
   13d2c:	mov	r4, #0
   13d30:	cmp	lr, r6
   13d34:	bls	13d64 <ftello64@plt+0x2900>
   13d38:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d3c:	ldr	r6, [sp, #44]	; 0x2c
   13d40:	ldr	r0, [sp, #24]
   13d44:	ldrb	r0, [r0, r6]
   13d48:	cmp	r0, #0
   13d4c:	beq	13d6c <ftello64@plt+0x2908>
   13d50:	add	r6, r6, #1
   13d54:	add	r0, r7, r6
   13d58:	cmp	r0, lr
   13d5c:	bcc	13d40 <ftello64@plt+0x28dc>
   13d60:	b	13d6c <ftello64@plt+0x2908>
   13d64:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d68:	ldr	r6, [sp, #44]	; 0x2c
   13d6c:	mov	r1, r6
   13d70:	ldr	r6, [sp, #80]	; 0x50
   13d74:	b	136cc <ftello64@plt+0x2268>
   13d78:	mov	lr, r7
   13d7c:	b	13d84 <ftello64@plt+0x2920>
   13d80:	mvn	lr, #0
   13d84:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13d88:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13d8c:	eor	r0, r7, #2
   13d90:	orr	r0, r0, r8
   13d94:	clz	r0, r0
   13d98:	lsr	r0, r0, #5
   13d9c:	tst	r1, r0
   13da0:	bne	13e2c <ftello64@plt+0x29c8>
   13da4:	mov	r0, r1
   13da8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13dac:	cmp	r7, #2
   13db0:	movwne	r1, #1
   13db4:	orr	r0, r0, r1
   13db8:	tst	r0, #1
   13dbc:	ldreq	r0, [sp, #60]	; 0x3c
   13dc0:	eoreq	r0, r0, #1
   13dc4:	tsteq	r0, #1
   13dc8:	bne	13ed8 <ftello64@plt+0x2a74>
   13dcc:	mov	r9, lr
   13dd0:	tst	r5, #1
   13dd4:	bne	13e94 <ftello64@plt+0x2a30>
   13dd8:	ldr	r6, [sp, #56]	; 0x38
   13ddc:	mov	r4, #0
   13de0:	cmp	r6, #0
   13de4:	beq	13ed0 <ftello64@plt+0x2a6c>
   13de8:	ldr	r0, [sp, #84]	; 0x54
   13dec:	mov	r1, #0
   13df0:	cmp	sl, #0
   13df4:	mov	r5, #0
   13df8:	str	r1, [fp, #-72]	; 0xffffffb8
   13dfc:	beq	12fcc <ftello64@plt+0x1b68>
   13e00:	b	13ed8 <ftello64@plt+0x2a74>
   13e04:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13e08:	ldr	r2, [sp, #84]	; 0x54
   13e0c:	b	13e34 <ftello64@plt+0x29d0>
   13e10:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e14:	mov	r2, #1
   13e18:	mov	lr, r4
   13e1c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13e20:	b	13e34 <ftello64@plt+0x29d0>
   13e24:	ldr	r6, [sp, #80]	; 0x50
   13e28:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e2c:	ldr	r2, [sp, #84]	; 0x54
   13e30:	mov	r7, #2
   13e34:	mov	r0, #0
   13e38:	ldr	r1, [fp, #12]
   13e3c:	tst	r2, #1
   13e40:	mov	r2, r7
   13e44:	mov	r3, lr
   13e48:	str	r0, [sp, #8]
   13e4c:	ldr	r0, [sp, #72]	; 0x48
   13e50:	movwne	r2, #4
   13e54:	cmp	r7, #2
   13e58:	movne	r2, r7
   13e5c:	str	r2, [sp]
   13e60:	mov	r2, ip
   13e64:	bic	r1, r1, #2
   13e68:	str	r0, [sp, #12]
   13e6c:	ldr	r0, [sp, #76]	; 0x4c
   13e70:	str	r1, [sp, #4]
   13e74:	mov	r1, sl
   13e78:	str	r0, [sp, #16]
   13e7c:	mov	r0, r6
   13e80:	bl	12f4c <ftello64@plt+0x1ae8>
   13e84:	mov	r8, r0
   13e88:	b	13f30 <ftello64@plt+0x2acc>
   13e8c:	ldr	r2, [sp, #84]	; 0x54
   13e90:	b	13e34 <ftello64@plt+0x29d0>
   13e94:	mov	r0, #5
   13e98:	ldr	r1, [sp, #56]	; 0x38
   13e9c:	ldr	r2, [fp, #-84]	; 0xffffffac
   13ea0:	mov	r3, r9
   13ea4:	str	r0, [sp]
   13ea8:	ldr	r0, [fp, #12]
   13eac:	str	r0, [sp, #4]
   13eb0:	ldr	r0, [fp, #16]
   13eb4:	str	r0, [sp, #8]
   13eb8:	ldr	r0, [sp, #72]	; 0x48
   13ebc:	str	r0, [sp, #12]
   13ec0:	ldr	r0, [sp, #76]	; 0x4c
   13ec4:	str	r0, [sp, #16]
   13ec8:	ldr	r0, [sp, #80]	; 0x50
   13ecc:	b	13e80 <ftello64@plt+0x2a1c>
   13ed0:	mov	r0, #0
   13ed4:	str	r0, [fp, #-72]	; 0xffffffb8
   13ed8:	ldr	r1, [sp, #92]	; 0x5c
   13edc:	cmp	r1, #0
   13ee0:	beq	13f20 <ftello64@plt+0x2abc>
   13ee4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13ee8:	ldr	r2, [sp, #80]	; 0x50
   13eec:	tst	r0, #1
   13ef0:	bne	13f24 <ftello64@plt+0x2ac0>
   13ef4:	ldrb	r0, [r1]
   13ef8:	cmp	r0, #0
   13efc:	beq	13f24 <ftello64@plt+0x2ac0>
   13f00:	add	r1, r1, #1
   13f04:	cmp	r8, sl
   13f08:	strbcc	r0, [r2, r8]
   13f0c:	add	r8, r8, #1
   13f10:	ldrb	r0, [r1], #1
   13f14:	cmp	r0, #0
   13f18:	bne	13f04 <ftello64@plt+0x2aa0>
   13f1c:	b	13f24 <ftello64@plt+0x2ac0>
   13f20:	ldr	r2, [sp, #80]	; 0x50
   13f24:	cmp	r8, sl
   13f28:	movcc	r0, #0
   13f2c:	strbcc	r0, [r2, r8]
   13f30:	mov	r0, r8
   13f34:	sub	sp, fp, #28
   13f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f3c:	mov	r2, #1
   13f40:	b	13e1c <ftello64@plt+0x29b8>
   13f44:	ldr	r2, [sp, #84]	; 0x54
   13f48:	mov	r7, #5
   13f4c:	b	13e34 <ftello64@plt+0x29d0>
   13f50:	bl	11440 <abort@plt>
   13f54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f58:	add	fp, sp, #28
   13f5c:	sub	sp, sp, #28
   13f60:	movw	r5, #41376	; 0xa1a0
   13f64:	cmp	r2, #0
   13f68:	mov	r4, r1
   13f6c:	mov	r7, r0
   13f70:	str	r0, [sp, #20]
   13f74:	movt	r5, #2
   13f78:	movne	r5, r2
   13f7c:	bl	11350 <__errno_location@plt>
   13f80:	mov	sl, r0
   13f84:	ldm	r5, {r0, r1}
   13f88:	ldr	r2, [r5, #40]	; 0x28
   13f8c:	ldr	r3, [r5, #44]	; 0x2c
   13f90:	add	r9, r5, #8
   13f94:	ldr	r6, [sl]
   13f98:	orr	r8, r1, #1
   13f9c:	mov	r1, #0
   13fa0:	str	r6, [sp, #24]
   13fa4:	stm	sp, {r0, r8, r9}
   13fa8:	str	r2, [sp, #12]
   13fac:	str	r3, [sp, #16]
   13fb0:	mov	r0, #0
   13fb4:	mov	r2, r7
   13fb8:	mov	r3, r4
   13fbc:	mov	r6, r4
   13fc0:	bl	12f4c <ftello64@plt+0x1ae8>
   13fc4:	add	r7, r0, #1
   13fc8:	mov	r0, r7
   13fcc:	bl	162d4 <ftello64@plt+0x4e70>
   13fd0:	mov	r4, r0
   13fd4:	ldr	r0, [r5]
   13fd8:	ldr	r2, [r5, #44]	; 0x2c
   13fdc:	ldr	r1, [r5, #40]	; 0x28
   13fe0:	mov	r3, r6
   13fe4:	stm	sp, {r0, r8, r9}
   13fe8:	str	r2, [sp, #16]
   13fec:	str	r1, [sp, #12]
   13ff0:	mov	r0, r4
   13ff4:	mov	r1, r7
   13ff8:	ldr	r2, [sp, #20]
   13ffc:	bl	12f4c <ftello64@plt+0x1ae8>
   14000:	ldr	r0, [sp, #24]
   14004:	str	r0, [sl]
   14008:	mov	r0, r4
   1400c:	sub	sp, fp, #28
   14010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14014:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14018:	add	fp, sp, #28
   1401c:	sub	sp, sp, #36	; 0x24
   14020:	movw	r8, #41376	; 0xa1a0
   14024:	cmp	r3, #0
   14028:	mov	r4, r2
   1402c:	str	r2, [sp, #24]
   14030:	mov	r5, r1
   14034:	mov	r6, r0
   14038:	str	r0, [sp, #20]
   1403c:	movt	r8, #2
   14040:	movne	r8, r3
   14044:	bl	11350 <__errno_location@plt>
   14048:	str	r0, [sp, #28]
   1404c:	cmp	r4, #0
   14050:	add	sl, r8, #8
   14054:	ldm	r8, {r3, r9}
   14058:	ldr	r7, [r0]
   1405c:	ldr	r1, [r8, #40]	; 0x28
   14060:	ldr	r2, [r8, #44]	; 0x2c
   14064:	mov	r0, #0
   14068:	orreq	r9, r9, #1
   1406c:	str	r7, [sp, #32]
   14070:	mov	r7, r5
   14074:	stm	sp, {r3, r9, sl}
   14078:	str	r1, [sp, #12]
   1407c:	str	r2, [sp, #16]
   14080:	mov	r1, #0
   14084:	mov	r2, r6
   14088:	mov	r3, r5
   1408c:	bl	12f4c <ftello64@plt+0x1ae8>
   14090:	add	r4, r0, #1
   14094:	mov	r5, r0
   14098:	mov	r0, r4
   1409c:	bl	162d4 <ftello64@plt+0x4e70>
   140a0:	mov	r6, r0
   140a4:	ldr	r0, [r8]
   140a8:	ldr	r2, [r8, #44]	; 0x2c
   140ac:	ldr	r1, [r8, #40]	; 0x28
   140b0:	mov	r3, r7
   140b4:	stm	sp, {r0, r9, sl}
   140b8:	str	r2, [sp, #16]
   140bc:	str	r1, [sp, #12]
   140c0:	mov	r0, r6
   140c4:	mov	r1, r4
   140c8:	ldr	r2, [sp, #20]
   140cc:	bl	12f4c <ftello64@plt+0x1ae8>
   140d0:	ldr	r0, [sp, #24]
   140d4:	ldr	r1, [sp, #32]
   140d8:	ldr	r2, [sp, #28]
   140dc:	cmp	r0, #0
   140e0:	str	r1, [r2]
   140e4:	strne	r5, [r0]
   140e8:	mov	r0, r6
   140ec:	sub	sp, fp, #28
   140f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140f4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   140f8:	add	fp, sp, #24
   140fc:	movw	r5, #41260	; 0xa12c
   14100:	movw	r8, #41256	; 0xa128
   14104:	movt	r5, #2
   14108:	movt	r8, #2
   1410c:	ldr	r0, [r5]
   14110:	ldr	r4, [r8]
   14114:	cmp	r0, #2
   14118:	blt	14144 <ftello64@plt+0x2ce0>
   1411c:	add	r7, r4, #12
   14120:	mov	r6, #0
   14124:	ldr	r0, [r7, r6, lsl #3]
   14128:	bl	177f4 <ftello64@plt+0x6390>
   1412c:	ldr	r1, [r5]
   14130:	add	r2, r6, #2
   14134:	add	r0, r6, #1
   14138:	mov	r6, r0
   1413c:	cmp	r2, r1
   14140:	blt	14124 <ftello64@plt+0x2cc0>
   14144:	ldr	r0, [r4, #4]
   14148:	movw	r7, #41424	; 0xa1d0
   1414c:	movt	r7, #2
   14150:	cmp	r0, r7
   14154:	beq	1416c <ftello64@plt+0x2d08>
   14158:	bl	177f4 <ftello64@plt+0x6390>
   1415c:	movw	r0, #41264	; 0xa130
   14160:	mov	r6, #256	; 0x100
   14164:	movt	r0, #2
   14168:	strd	r6, [r0]
   1416c:	movw	r6, #41264	; 0xa130
   14170:	movt	r6, #2
   14174:	cmp	r4, r6
   14178:	beq	14188 <ftello64@plt+0x2d24>
   1417c:	mov	r0, r4
   14180:	bl	177f4 <ftello64@plt+0x6390>
   14184:	str	r6, [r8]
   14188:	mov	r0, #1
   1418c:	str	r0, [r5]
   14190:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14194:	movw	r3, #41376	; 0xa1a0
   14198:	mvn	r2, #0
   1419c:	movt	r3, #2
   141a0:	b	141a4 <ftello64@plt+0x2d40>
   141a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141a8:	add	fp, sp, #28
   141ac:	sub	sp, sp, #44	; 0x2c
   141b0:	mov	r7, r3
   141b4:	str	r2, [sp, #36]	; 0x24
   141b8:	str	r1, [sp, #32]
   141bc:	mov	r5, r0
   141c0:	bl	11350 <__errno_location@plt>
   141c4:	cmp	r5, #0
   141c8:	blt	14334 <ftello64@plt+0x2ed0>
   141cc:	cmn	r5, #-2147483647	; 0x80000001
   141d0:	beq	14334 <ftello64@plt+0x2ed0>
   141d4:	movw	r8, #41260	; 0xa12c
   141d8:	movw	r4, #41256	; 0xa128
   141dc:	str	r0, [sp, #28]
   141e0:	ldr	r0, [r0]
   141e4:	movt	r8, #2
   141e8:	movt	r4, #2
   141ec:	ldr	r1, [r8]
   141f0:	ldr	r6, [r4]
   141f4:	str	r0, [sp, #24]
   141f8:	cmp	r1, r5
   141fc:	ble	14208 <ftello64@plt+0x2da4>
   14200:	mov	sl, r6
   14204:	b	14270 <ftello64@plt+0x2e0c>
   14208:	movw	r9, #41264	; 0xa130
   1420c:	mov	r0, #8
   14210:	add	r2, r5, #1
   14214:	str	r1, [fp, #-32]	; 0xffffffe0
   14218:	mvn	r3, #-2147483648	; 0x80000000
   1421c:	movt	r9, #2
   14220:	str	r0, [sp]
   14224:	sub	r2, r2, r1
   14228:	sub	r1, fp, #32
   1422c:	subs	r0, r6, r9
   14230:	movne	r0, r6
   14234:	bl	164d4 <ftello64@plt+0x5070>
   14238:	cmp	r6, r9
   1423c:	mov	sl, r0
   14240:	str	r0, [r4]
   14244:	ldrdeq	r0, [r9]
   14248:	stmeq	sl, {r0, r1}
   1424c:	ldr	r1, [r8]
   14250:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14254:	add	r0, sl, r1, lsl #3
   14258:	sub	r1, r2, r1
   1425c:	lsl	r2, r1, #3
   14260:	mov	r1, #0
   14264:	bl	11374 <memset@plt>
   14268:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1426c:	str	r0, [r8]
   14270:	mov	r9, sl
   14274:	ldr	r6, [r9, r5, lsl #3]!
   14278:	ldr	r4, [r9, #4]!
   1427c:	ldm	r7, {r0, r1}
   14280:	ldr	r2, [r7, #40]	; 0x28
   14284:	ldr	r3, [r7, #44]	; 0x2c
   14288:	orr	r8, r1, #1
   1428c:	add	r1, r7, #8
   14290:	stm	sp, {r0, r8}
   14294:	add	r0, sp, #8
   14298:	str	r1, [sp, #20]
   1429c:	stm	r0, {r1, r2, r3}
   142a0:	mov	r0, r4
   142a4:	mov	r1, r6
   142a8:	ldr	r2, [sp, #32]
   142ac:	ldr	r3, [sp, #36]	; 0x24
   142b0:	bl	12f4c <ftello64@plt+0x1ae8>
   142b4:	cmp	r6, r0
   142b8:	bhi	1431c <ftello64@plt+0x2eb8>
   142bc:	add	r6, r0, #1
   142c0:	movw	r0, #41424	; 0xa1d0
   142c4:	movt	r0, #2
   142c8:	str	r6, [sl, r5, lsl #3]
   142cc:	cmp	r4, r0
   142d0:	beq	142dc <ftello64@plt+0x2e78>
   142d4:	mov	r0, r4
   142d8:	bl	177f4 <ftello64@plt+0x6390>
   142dc:	mov	r0, r6
   142e0:	bl	162d4 <ftello64@plt+0x4e70>
   142e4:	str	r0, [r9]
   142e8:	mov	r4, r0
   142ec:	add	r3, sp, #8
   142f0:	ldr	r0, [r7]
   142f4:	ldr	r1, [r7, #40]	; 0x28
   142f8:	ldr	r2, [r7, #44]	; 0x2c
   142fc:	stm	sp, {r0, r8}
   14300:	ldr	r0, [sp, #20]
   14304:	stm	r3, {r0, r1, r2}
   14308:	mov	r0, r4
   1430c:	mov	r1, r6
   14310:	ldr	r2, [sp, #32]
   14314:	ldr	r3, [sp, #36]	; 0x24
   14318:	bl	12f4c <ftello64@plt+0x1ae8>
   1431c:	ldr	r0, [sp, #28]
   14320:	ldr	r1, [sp, #24]
   14324:	str	r1, [r0]
   14328:	mov	r0, r4
   1432c:	sub	sp, fp, #28
   14330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14334:	bl	11440 <abort@plt>
   14338:	movw	r3, #41376	; 0xa1a0
   1433c:	movt	r3, #2
   14340:	b	141a4 <ftello64@plt+0x2d40>
   14344:	movw	r3, #41376	; 0xa1a0
   14348:	mov	r1, r0
   1434c:	mov	r0, #0
   14350:	mvn	r2, #0
   14354:	movt	r3, #2
   14358:	b	141a4 <ftello64@plt+0x2d40>
   1435c:	movw	r3, #41376	; 0xa1a0
   14360:	mov	r2, r1
   14364:	mov	r1, r0
   14368:	mov	r0, #0
   1436c:	movt	r3, #2
   14370:	b	141a4 <ftello64@plt+0x2d40>
   14374:	push	{fp, lr}
   14378:	mov	fp, sp
   1437c:	sub	sp, sp, #48	; 0x30
   14380:	vmov.i32	q8, #0	; 0x00000000
   14384:	mov	ip, #32
   14388:	mov	r3, sp
   1438c:	mov	lr, r2
   14390:	cmp	r1, #10
   14394:	add	r2, r3, #16
   14398:	vst1.64	{d16-d17}, [r3], ip
   1439c:	vst1.64	{d16-d17}, [r3]
   143a0:	vst1.64	{d16-d17}, [r2]
   143a4:	beq	143c4 <ftello64@plt+0x2f60>
   143a8:	str	r1, [sp]
   143ac:	mov	r3, sp
   143b0:	mov	r1, lr
   143b4:	mvn	r2, #0
   143b8:	bl	141a4 <ftello64@plt+0x2d40>
   143bc:	mov	sp, fp
   143c0:	pop	{fp, pc}
   143c4:	bl	11440 <abort@plt>
   143c8:	push	{r4, sl, fp, lr}
   143cc:	add	fp, sp, #8
   143d0:	sub	sp, sp, #48	; 0x30
   143d4:	mov	ip, r3
   143d8:	mov	r3, sp
   143dc:	vmov.i32	q8, #0	; 0x00000000
   143e0:	mov	lr, #32
   143e4:	cmp	r1, #10
   143e8:	add	r4, r3, #16
   143ec:	vst1.64	{d16-d17}, [r3], lr
   143f0:	vst1.64	{d16-d17}, [r3]
   143f4:	vst1.64	{d16-d17}, [r4]
   143f8:	beq	14418 <ftello64@plt+0x2fb4>
   143fc:	str	r1, [sp]
   14400:	mov	r1, r2
   14404:	mov	r3, sp
   14408:	mov	r2, ip
   1440c:	bl	141a4 <ftello64@plt+0x2d40>
   14410:	sub	sp, fp, #8
   14414:	pop	{r4, sl, fp, pc}
   14418:	bl	11440 <abort@plt>
   1441c:	push	{fp, lr}
   14420:	mov	fp, sp
   14424:	sub	sp, sp, #48	; 0x30
   14428:	mov	r3, sp
   1442c:	vmov.i32	q8, #0	; 0x00000000
   14430:	mov	ip, #32
   14434:	cmp	r0, #10
   14438:	add	r2, r3, #16
   1443c:	vst1.64	{d16-d17}, [r3], ip
   14440:	vst1.64	{d16-d17}, [r3]
   14444:	vst1.64	{d16-d17}, [r2]
   14448:	beq	14468 <ftello64@plt+0x3004>
   1444c:	str	r0, [sp]
   14450:	mov	r3, sp
   14454:	mov	r0, #0
   14458:	mvn	r2, #0
   1445c:	bl	141a4 <ftello64@plt+0x2d40>
   14460:	mov	sp, fp
   14464:	pop	{fp, pc}
   14468:	bl	11440 <abort@plt>
   1446c:	push	{fp, lr}
   14470:	mov	fp, sp
   14474:	sub	sp, sp, #48	; 0x30
   14478:	mov	r3, sp
   1447c:	vmov.i32	q8, #0	; 0x00000000
   14480:	mov	ip, #32
   14484:	cmp	r0, #10
   14488:	add	lr, r3, #16
   1448c:	vst1.64	{d16-d17}, [r3], ip
   14490:	vst1.64	{d16-d17}, [r3]
   14494:	vst1.64	{d16-d17}, [lr]
   14498:	beq	144b4 <ftello64@plt+0x3050>
   1449c:	str	r0, [sp]
   144a0:	mov	r3, sp
   144a4:	mov	r0, #0
   144a8:	bl	141a4 <ftello64@plt+0x2d40>
   144ac:	mov	sp, fp
   144b0:	pop	{fp, pc}
   144b4:	bl	11440 <abort@plt>
   144b8:	push	{r4, sl, fp, lr}
   144bc:	add	fp, sp, #8
   144c0:	sub	sp, sp, #48	; 0x30
   144c4:	mov	lr, r0
   144c8:	movw	r0, #41376	; 0xa1a0
   144cc:	mov	r3, #32
   144d0:	mov	ip, r1
   144d4:	mov	r4, #1
   144d8:	movt	r0, #2
   144dc:	add	r1, r0, #16
   144e0:	vld1.64	{d16-d17}, [r0], r3
   144e4:	mov	r3, sp
   144e8:	vld1.64	{d18-d19}, [r1]
   144ec:	add	r1, r3, #16
   144f0:	vld1.64	{d20-d21}, [r0]
   144f4:	add	r0, r3, #32
   144f8:	vst1.64	{d18-d19}, [r1]
   144fc:	mov	r1, r3
   14500:	vst1.64	{d20-d21}, [r0]
   14504:	mov	r0, #28
   14508:	and	r0, r0, r2, lsr #3
   1450c:	and	r2, r2, #31
   14510:	vst1.64	{d16-d17}, [r1], r0
   14514:	ldr	r0, [r1, #8]
   14518:	bic	r4, r4, r0, lsr r2
   1451c:	eor	r0, r0, r4, lsl r2
   14520:	mov	r2, ip
   14524:	str	r0, [r1, #8]
   14528:	mov	r0, #0
   1452c:	mov	r1, lr
   14530:	bl	141a4 <ftello64@plt+0x2d40>
   14534:	sub	sp, fp, #8
   14538:	pop	{r4, sl, fp, pc}
   1453c:	push	{fp, lr}
   14540:	mov	fp, sp
   14544:	sub	sp, sp, #48	; 0x30
   14548:	mov	ip, r0
   1454c:	movw	r0, #41376	; 0xa1a0
   14550:	mov	r3, #32
   14554:	movt	r0, #2
   14558:	add	r2, r0, #16
   1455c:	vld1.64	{d16-d17}, [r0], r3
   14560:	mov	r3, sp
   14564:	vld1.64	{d18-d19}, [r2]
   14568:	add	r2, r3, #16
   1456c:	vld1.64	{d20-d21}, [r0]
   14570:	add	r0, r3, #32
   14574:	vst1.64	{d18-d19}, [r2]
   14578:	mov	r2, r3
   1457c:	vst1.64	{d20-d21}, [r0]
   14580:	mov	r0, #28
   14584:	and	r0, r0, r1, lsr #3
   14588:	and	r1, r1, #31
   1458c:	vst1.64	{d16-d17}, [r2], r0
   14590:	mov	r0, #1
   14594:	ldr	lr, [r2, #8]
   14598:	bic	r0, r0, lr, lsr r1
   1459c:	eor	r0, lr, r0, lsl r1
   145a0:	mov	r1, ip
   145a4:	str	r0, [r2, #8]
   145a8:	mov	r0, #0
   145ac:	mvn	r2, #0
   145b0:	bl	141a4 <ftello64@plt+0x2d40>
   145b4:	mov	sp, fp
   145b8:	pop	{fp, pc}
   145bc:	push	{fp, lr}
   145c0:	mov	fp, sp
   145c4:	sub	sp, sp, #48	; 0x30
   145c8:	movw	r2, #41376	; 0xa1a0
   145cc:	mov	r3, #32
   145d0:	mov	r1, r0
   145d4:	movt	r2, #2
   145d8:	add	r0, r2, #16
   145dc:	vld1.64	{d16-d17}, [r2], r3
   145e0:	mov	r3, sp
   145e4:	vld1.64	{d18-d19}, [r0]
   145e8:	add	r0, r3, #16
   145ec:	vld1.64	{d20-d21}, [r2]
   145f0:	mov	r2, r3
   145f4:	vst1.64	{d18-d19}, [r0]
   145f8:	add	r0, r3, #32
   145fc:	vst1.64	{d20-d21}, [r0]
   14600:	mov	r0, #12
   14604:	vst1.64	{d16-d17}, [r2], r0
   14608:	ldr	r0, [r2]
   1460c:	orr	r0, r0, #67108864	; 0x4000000
   14610:	str	r0, [r2]
   14614:	mov	r0, #0
   14618:	mvn	r2, #0
   1461c:	bl	141a4 <ftello64@plt+0x2d40>
   14620:	mov	sp, fp
   14624:	pop	{fp, pc}
   14628:	push	{fp, lr}
   1462c:	mov	fp, sp
   14630:	sub	sp, sp, #48	; 0x30
   14634:	mov	ip, r1
   14638:	mov	r1, r0
   1463c:	movw	r0, #41376	; 0xa1a0
   14640:	mov	r3, #32
   14644:	movt	r0, #2
   14648:	add	r2, r0, #16
   1464c:	vld1.64	{d16-d17}, [r0], r3
   14650:	mov	r3, sp
   14654:	vld1.64	{d18-d19}, [r2]
   14658:	add	r2, r3, #16
   1465c:	vld1.64	{d20-d21}, [r0]
   14660:	add	r0, r3, #32
   14664:	vst1.64	{d18-d19}, [r2]
   14668:	mov	r2, r3
   1466c:	vst1.64	{d20-d21}, [r0]
   14670:	mov	r0, #12
   14674:	vst1.64	{d16-d17}, [r2], r0
   14678:	ldr	r0, [r2]
   1467c:	orr	r0, r0, #67108864	; 0x4000000
   14680:	str	r0, [r2]
   14684:	mov	r0, #0
   14688:	mov	r2, ip
   1468c:	bl	141a4 <ftello64@plt+0x2d40>
   14690:	mov	sp, fp
   14694:	pop	{fp, pc}
   14698:	push	{r4, sl, fp, lr}
   1469c:	add	fp, sp, #8
   146a0:	sub	sp, sp, #96	; 0x60
   146a4:	mov	ip, r2
   146a8:	mov	r2, sp
   146ac:	vmov.i32	q8, #0	; 0x00000000
   146b0:	mov	r4, #28
   146b4:	cmp	r1, #10
   146b8:	mov	r3, r2
   146bc:	add	lr, r2, #16
   146c0:	vst1.64	{d16-d17}, [r3], r4
   146c4:	vst1.64	{d16-d17}, [lr]
   146c8:	vst1.32	{d16-d17}, [r3]
   146cc:	beq	1471c <ftello64@plt+0x32b8>
   146d0:	vld1.64	{d16-d17}, [r2], r4
   146d4:	vld1.64	{d18-d19}, [lr]
   146d8:	add	r3, sp, #48	; 0x30
   146dc:	add	r4, r3, #4
   146e0:	vld1.32	{d20-d21}, [r2]
   146e4:	add	r2, r3, #20
   146e8:	vst1.32	{d16-d17}, [r4]
   146ec:	vst1.32	{d18-d19}, [r2]
   146f0:	add	r2, r3, #32
   146f4:	vst1.32	{d20-d21}, [r2]
   146f8:	str	r1, [sp, #48]	; 0x30
   146fc:	mvn	r2, #0
   14700:	ldr	r1, [sp, #60]	; 0x3c
   14704:	orr	r1, r1, #67108864	; 0x4000000
   14708:	str	r1, [sp, #60]	; 0x3c
   1470c:	mov	r1, ip
   14710:	bl	141a4 <ftello64@plt+0x2d40>
   14714:	sub	sp, fp, #8
   14718:	pop	{r4, sl, fp, pc}
   1471c:	bl	11440 <abort@plt>
   14720:	push	{r4, r5, fp, lr}
   14724:	add	fp, sp, #8
   14728:	sub	sp, sp, #48	; 0x30
   1472c:	mov	ip, r3
   14730:	movw	r3, #41376	; 0xa1a0
   14734:	mov	lr, #32
   14738:	cmp	r1, #0
   1473c:	mov	r5, sp
   14740:	movt	r3, #2
   14744:	cmpne	r2, #0
   14748:	add	r4, r3, #16
   1474c:	vld1.64	{d16-d17}, [r3], lr
   14750:	vld1.64	{d18-d19}, [r4]
   14754:	add	r4, r5, #16
   14758:	vld1.64	{d20-d21}, [r3]
   1475c:	vst1.64	{d16-d17}, [r5], lr
   14760:	mov	r3, #10
   14764:	vst1.64	{d18-d19}, [r4]
   14768:	vst1.64	{d20-d21}, [r5]
   1476c:	str	r3, [sp]
   14770:	bne	14778 <ftello64@plt+0x3314>
   14774:	bl	11440 <abort@plt>
   14778:	str	r2, [sp, #44]	; 0x2c
   1477c:	str	r1, [sp, #40]	; 0x28
   14780:	mov	r3, sp
   14784:	mov	r1, ip
   14788:	mvn	r2, #0
   1478c:	bl	141a4 <ftello64@plt+0x2d40>
   14790:	sub	sp, fp, #8
   14794:	pop	{r4, r5, fp, pc}
   14798:	push	{r4, r5, fp, lr}
   1479c:	add	fp, sp, #8
   147a0:	sub	sp, sp, #48	; 0x30
   147a4:	mov	lr, r3
   147a8:	movw	r3, #41376	; 0xa1a0
   147ac:	mov	ip, #32
   147b0:	cmp	r1, #0
   147b4:	mov	r5, sp
   147b8:	movt	r3, #2
   147bc:	cmpne	r2, #0
   147c0:	add	r4, r3, #16
   147c4:	vld1.64	{d16-d17}, [r3], ip
   147c8:	vld1.64	{d18-d19}, [r4]
   147cc:	add	r4, r5, #16
   147d0:	vld1.64	{d20-d21}, [r3]
   147d4:	vst1.64	{d16-d17}, [r5], ip
   147d8:	mov	r3, #10
   147dc:	vst1.64	{d18-d19}, [r4]
   147e0:	vst1.64	{d20-d21}, [r5]
   147e4:	str	r3, [sp]
   147e8:	bne	147f0 <ftello64@plt+0x338c>
   147ec:	bl	11440 <abort@plt>
   147f0:	ldr	ip, [fp, #8]
   147f4:	str	r2, [sp, #44]	; 0x2c
   147f8:	str	r1, [sp, #40]	; 0x28
   147fc:	mov	r3, sp
   14800:	mov	r1, lr
   14804:	mov	r2, ip
   14808:	bl	141a4 <ftello64@plt+0x2d40>
   1480c:	sub	sp, fp, #8
   14810:	pop	{r4, r5, fp, pc}
   14814:	push	{r4, sl, fp, lr}
   14818:	add	fp, sp, #8
   1481c:	sub	sp, sp, #48	; 0x30
   14820:	mov	ip, r2
   14824:	movw	r2, #41376	; 0xa1a0
   14828:	mov	lr, #32
   1482c:	cmp	r0, #0
   14830:	mov	r4, sp
   14834:	movt	r2, #2
   14838:	cmpne	r1, #0
   1483c:	add	r3, r2, #16
   14840:	vld1.64	{d16-d17}, [r2], lr
   14844:	vld1.64	{d18-d19}, [r3]
   14848:	add	r3, r4, #16
   1484c:	vld1.64	{d20-d21}, [r2]
   14850:	vst1.64	{d16-d17}, [r4], lr
   14854:	mov	r2, #10
   14858:	vst1.64	{d18-d19}, [r3]
   1485c:	vst1.64	{d20-d21}, [r4]
   14860:	str	r2, [sp]
   14864:	bne	1486c <ftello64@plt+0x3408>
   14868:	bl	11440 <abort@plt>
   1486c:	str	r1, [sp, #44]	; 0x2c
   14870:	str	r0, [sp, #40]	; 0x28
   14874:	mov	r3, sp
   14878:	mov	r0, #0
   1487c:	mov	r1, ip
   14880:	mvn	r2, #0
   14884:	bl	141a4 <ftello64@plt+0x2d40>
   14888:	sub	sp, fp, #8
   1488c:	pop	{r4, sl, fp, pc}
   14890:	push	{r4, r5, fp, lr}
   14894:	add	fp, sp, #8
   14898:	sub	sp, sp, #48	; 0x30
   1489c:	mov	lr, r2
   148a0:	movw	r2, #41376	; 0xa1a0
   148a4:	mov	ip, r3
   148a8:	mov	r3, #32
   148ac:	cmp	r0, #0
   148b0:	mov	r5, sp
   148b4:	movt	r2, #2
   148b8:	cmpne	r1, #0
   148bc:	add	r4, r2, #16
   148c0:	vld1.64	{d16-d17}, [r2], r3
   148c4:	vld1.64	{d18-d19}, [r4]
   148c8:	add	r4, r5, #16
   148cc:	vld1.64	{d20-d21}, [r2]
   148d0:	vst1.64	{d16-d17}, [r5], r3
   148d4:	mov	r2, #10
   148d8:	vst1.64	{d18-d19}, [r4]
   148dc:	vst1.64	{d20-d21}, [r5]
   148e0:	str	r2, [sp]
   148e4:	bne	148ec <ftello64@plt+0x3488>
   148e8:	bl	11440 <abort@plt>
   148ec:	str	r1, [sp, #44]	; 0x2c
   148f0:	str	r0, [sp, #40]	; 0x28
   148f4:	mov	r3, sp
   148f8:	mov	r0, #0
   148fc:	mov	r1, lr
   14900:	mov	r2, ip
   14904:	bl	141a4 <ftello64@plt+0x2d40>
   14908:	sub	sp, fp, #8
   1490c:	pop	{r4, r5, fp, pc}
   14910:	movw	r3, #41272	; 0xa138
   14914:	movt	r3, #2
   14918:	b	141a4 <ftello64@plt+0x2d40>
   1491c:	movw	r3, #41272	; 0xa138
   14920:	mov	r2, r1
   14924:	mov	r1, r0
   14928:	mov	r0, #0
   1492c:	movt	r3, #2
   14930:	b	141a4 <ftello64@plt+0x2d40>
   14934:	movw	r3, #41272	; 0xa138
   14938:	mvn	r2, #0
   1493c:	movt	r3, #2
   14940:	b	141a4 <ftello64@plt+0x2d40>
   14944:	movw	r3, #41272	; 0xa138
   14948:	mov	r1, r0
   1494c:	mov	r0, #0
   14950:	mvn	r2, #0
   14954:	movt	r3, #2
   14958:	b	141a4 <ftello64@plt+0x2d40>
   1495c:	push	{r4, r5, fp, lr}
   14960:	add	fp, sp, #8
   14964:	mov	r5, r0
   14968:	mov	r4, r1
   1496c:	mov	r0, #0
   14970:	mov	r2, #5
   14974:	mov	r1, r5
   14978:	bl	11224 <dcgettext@plt>
   1497c:	cmp	r0, r5
   14980:	popne	{r4, r5, fp, pc}
   14984:	bl	18ad0 <ftello64@plt+0x766c>
   14988:	ldrb	r1, [r0]
   1498c:	and	r1, r1, #223	; 0xdf
   14990:	cmp	r1, #71	; 0x47
   14994:	beq	149fc <ftello64@plt+0x3598>
   14998:	cmp	r1, #85	; 0x55
   1499c:	bne	14a20 <ftello64@plt+0x35bc>
   149a0:	ldrb	r1, [r0, #1]
   149a4:	and	r1, r1, #223	; 0xdf
   149a8:	cmp	r1, #84	; 0x54
   149ac:	bne	14a20 <ftello64@plt+0x35bc>
   149b0:	ldrb	r1, [r0, #2]
   149b4:	and	r1, r1, #223	; 0xdf
   149b8:	cmp	r1, #70	; 0x46
   149bc:	ldrbeq	r1, [r0, #3]
   149c0:	cmpeq	r1, #45	; 0x2d
   149c4:	bne	14a20 <ftello64@plt+0x35bc>
   149c8:	ldrb	r1, [r0, #4]
   149cc:	cmp	r1, #56	; 0x38
   149d0:	ldrbeq	r0, [r0, #5]
   149d4:	cmpeq	r0, #0
   149d8:	bne	14a20 <ftello64@plt+0x35bc>
   149dc:	ldrb	r1, [r5]
   149e0:	movw	r2, #38999	; 0x9857
   149e4:	movw	r0, #39003	; 0x985b
   149e8:	movt	r2, #1
   149ec:	movt	r0, #1
   149f0:	cmp	r1, #96	; 0x60
   149f4:	moveq	r0, r2
   149f8:	pop	{r4, r5, fp, pc}
   149fc:	ldrb	r1, [r0, #1]
   14a00:	and	r1, r1, #223	; 0xdf
   14a04:	cmp	r1, #66	; 0x42
   14a08:	bne	14a20 <ftello64@plt+0x35bc>
   14a0c:	ldrb	r1, [r0, #2]
   14a10:	cmp	r1, #49	; 0x31
   14a14:	ldrbeq	r1, [r0, #3]
   14a18:	cmpeq	r1, #56	; 0x38
   14a1c:	beq	14a3c <ftello64@plt+0x35d8>
   14a20:	movw	r1, #38993	; 0x9851
   14a24:	movw	r0, #38997	; 0x9855
   14a28:	cmp	r4, #9
   14a2c:	movt	r1, #1
   14a30:	movt	r0, #1
   14a34:	moveq	r0, r1
   14a38:	pop	{r4, r5, fp, pc}
   14a3c:	ldrb	r1, [r0, #4]
   14a40:	cmp	r1, #48	; 0x30
   14a44:	ldrbeq	r1, [r0, #5]
   14a48:	cmpeq	r1, #51	; 0x33
   14a4c:	bne	14a20 <ftello64@plt+0x35bc>
   14a50:	ldrb	r1, [r0, #6]
   14a54:	cmp	r1, #48	; 0x30
   14a58:	ldrbeq	r0, [r0, #7]
   14a5c:	cmpeq	r0, #0
   14a60:	bne	14a20 <ftello64@plt+0x35bc>
   14a64:	ldrb	r1, [r5]
   14a68:	movw	r2, #39007	; 0x985f
   14a6c:	movw	r0, #39011	; 0x9863
   14a70:	movt	r2, #1
   14a74:	movt	r0, #1
   14a78:	b	149f0 <ftello64@plt+0x358c>
   14a7c:	push	{r4, sl, fp, lr}
   14a80:	add	fp, sp, #8
   14a84:	mov	r4, r0
   14a88:	mov	r0, #24
   14a8c:	bl	162a4 <ftello64@plt+0x4e40>
   14a90:	mov	r1, r0
   14a94:	vmov.i32	q8, #0	; 0x00000000
   14a98:	str	r4, [r1], #8
   14a9c:	vst1.64	{d16-d17}, [r1]
   14aa0:	pop	{r4, sl, fp, pc}
   14aa4:	push	{r4, sl, fp, lr}
   14aa8:	add	fp, sp, #8
   14aac:	bl	15048 <ftello64@plt+0x3be4>
   14ab0:	cmp	r0, #0
   14ab4:	moveq	r0, #0
   14ab8:	popeq	{r4, sl, fp, pc}
   14abc:	mov	r4, r0
   14ac0:	mov	r0, #24
   14ac4:	bl	162a4 <ftello64@plt+0x4e40>
   14ac8:	mov	r1, r0
   14acc:	vmov.i32	q8, #0	; 0x00000000
   14ad0:	str	r4, [r1], #8
   14ad4:	vst1.64	{d16-d17}, [r1]
   14ad8:	pop	{r4, sl, fp, pc}
   14adc:	ldr	r0, [r0]
   14ae0:	bx	lr
   14ae4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ae8:	add	fp, sp, #28
   14aec:	sub	sp, sp, #60	; 0x3c
   14af0:	ldr	r1, [r0]
   14af4:	ldr	r9, [r0, #12]
   14af8:	ldr	r7, [r0, #20]
   14afc:	mov	r5, r3
   14b00:	mov	r6, r2
   14b04:	mov	sl, #255	; 0xff
   14b08:	str	r1, [sp, #8]
   14b0c:	mov	r1, r0
   14b10:	ldr	r8, [r0, #8]!
   14b14:	ldr	r4, [r1, #16]!
   14b18:	str	r0, [sp, #4]
   14b1c:	adds	r0, r2, #1
   14b20:	str	r0, [sp, #24]
   14b24:	adc	r0, r3, #0
   14b28:	str	r1, [sp]
   14b2c:	str	r0, [sp, #20]
   14b30:	subs	r0, r4, r6
   14b34:	sbcs	r0, r7, r5
   14b38:	bcs	14b9c <ftello64@plt+0x3738>
   14b3c:	mov	r2, #0
   14b40:	mov	r0, r4
   14b44:	mov	r1, r7
   14b48:	lsl	r1, r1, #8
   14b4c:	add	r2, r2, #1
   14b50:	orr	r1, r1, r0, lsr #24
   14b54:	orr	r0, sl, r0, lsl #8
   14b58:	subs	r3, r0, r6
   14b5c:	sbcs	r3, r1, r5
   14b60:	bcc	14b48 <ftello64@plt+0x36e4>
   14b64:	ldr	r0, [sp, #8]
   14b68:	sub	r1, fp, #36	; 0x24
   14b6c:	bl	151c0 <ftello64@plt+0x3d5c>
   14b70:	sub	r0, fp, #36	; 0x24
   14b74:	lsl	r1, r9, #8
   14b78:	orr	r9, r1, r8, lsr #24
   14b7c:	ldrb	r1, [r0], #1
   14b80:	orr	r8, r1, r8, lsl #8
   14b84:	lsl	r1, r7, #8
   14b88:	orr	r7, r1, r4, lsr #24
   14b8c:	orr	r4, sl, r4, lsl #8
   14b90:	subs	r1, r4, r6
   14b94:	sbcs	r1, r7, r5
   14b98:	bcc	14b74 <ftello64@plt+0x3710>
   14b9c:	eor	r0, r4, r6
   14ba0:	eor	r1, r7, r5
   14ba4:	orrs	r0, r0, r1
   14ba8:	beq	14c84 <ftello64@plt+0x3820>
   14bac:	str	r4, [fp, #-40]	; 0xffffffd8
   14bb0:	ldr	r4, [sp, #24]
   14bb4:	str	r7, [sp, #44]	; 0x2c
   14bb8:	ldr	r7, [sp, #20]
   14bbc:	mov	r0, r8
   14bc0:	mov	r1, r9
   14bc4:	mov	r2, r4
   14bc8:	mov	r3, r7
   14bcc:	bl	18e98 <ftello64@plt+0x7a34>
   14bd0:	umull	r2, r3, r0, r4
   14bd4:	str	r0, [sp, #16]
   14bd8:	str	r1, [sp, #12]
   14bdc:	str	r8, [sp, #40]	; 0x28
   14be0:	str	r9, [sp, #36]	; 0x24
   14be4:	mla	r0, r0, r7, r3
   14be8:	subs	r8, r8, r2
   14bec:	mov	r3, r7
   14bf0:	mla	r1, r1, r4, r0
   14bf4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14bf8:	sbc	r9, r9, r1
   14bfc:	subs	r2, r0, r6
   14c00:	ldr	r0, [sp, #44]	; 0x2c
   14c04:	str	r2, [sp, #32]
   14c08:	sbc	r1, r0, r5
   14c0c:	mov	r0, r2
   14c10:	mov	r2, r4
   14c14:	str	r1, [sp, #28]
   14c18:	bl	18e98 <ftello64@plt+0x7a34>
   14c1c:	umull	r2, r3, r0, r4
   14c20:	mov	ip, r1
   14c24:	mla	r3, r0, r7, r3
   14c28:	mla	r3, r1, r4, r3
   14c2c:	ldr	r1, [sp, #32]
   14c30:	subs	r2, r1, r2
   14c34:	ldr	r1, [sp, #28]
   14c38:	sbc	r3, r1, r3
   14c3c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14c40:	subs	r4, r2, #1
   14c44:	sbc	r7, r3, #0
   14c48:	subs	r2, r1, r2
   14c4c:	ldr	r1, [sp, #44]	; 0x2c
   14c50:	sbc	r3, r1, r3
   14c54:	ldr	r1, [sp, #40]	; 0x28
   14c58:	subs	r2, r2, r1
   14c5c:	ldr	r1, [sp, #36]	; 0x24
   14c60:	sbcs	r2, r3, r1
   14c64:	bcc	14b30 <ftello64@plt+0x36cc>
   14c68:	ldr	r2, [sp, #4]
   14c6c:	ldr	r3, [sp, #16]
   14c70:	ldr	r7, [sp, #12]
   14c74:	stm	r2, {r3, r7}
   14c78:	ldr	r2, [sp]
   14c7c:	stm	r2, {r0, ip}
   14c80:	b	14c90 <ftello64@plt+0x382c>
   14c84:	ldr	r0, [sp, #4]
   14c88:	vmov.i32	q8, #0	; 0x00000000
   14c8c:	vst1.64	{d16-d17}, [r0]
   14c90:	mov	r0, r8
   14c94:	mov	r1, r9
   14c98:	sub	sp, fp, #28
   14c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ca0:	push	{r4, sl, fp, lr}
   14ca4:	add	fp, sp, #8
   14ca8:	mov	r1, #24
   14cac:	mvn	r2, #0
   14cb0:	mov	r4, r0
   14cb4:	bl	113e0 <__explicit_bzero_chk@plt>
   14cb8:	mov	r0, r4
   14cbc:	pop	{r4, sl, fp, lr}
   14cc0:	b	177f4 <ftello64@plt+0x6390>
   14cc4:	push	{r4, r5, r6, r7, fp, lr}
   14cc8:	add	fp, sp, #16
   14ccc:	mov	r4, r0
   14cd0:	ldr	r0, [r0]
   14cd4:	bl	15318 <ftello64@plt+0x3eb4>
   14cd8:	mov	r5, r0
   14cdc:	bl	11350 <__errno_location@plt>
   14ce0:	ldr	r7, [r0]
   14ce4:	mov	r6, r0
   14ce8:	mov	r0, r4
   14cec:	mov	r1, #24
   14cf0:	mvn	r2, #0
   14cf4:	bl	113e0 <__explicit_bzero_chk@plt>
   14cf8:	mov	r0, r4
   14cfc:	bl	177f4 <ftello64@plt+0x6390>
   14d00:	mov	r0, r5
   14d04:	str	r7, [r6]
   14d08:	pop	{r4, r5, r6, r7, fp, pc}
   14d0c:	andeq	r0, r0, r0
   14d10:	clz	r2, r1
   14d14:	cmp	r1, #0
   14d18:	mov	r3, #7
   14d1c:	rsbne	r1, r2, #32
   14d20:	asr	r2, r1, #31
   14d24:	mul	r2, r2, r0
   14d28:	umlal	r3, r2, r1, r0
   14d2c:	lsr	r0, r3, #3
   14d30:	orr	r0, r0, r2, lsl #29
   14d34:	bx	lr
   14d38:	nop	{0}
   14d3c:	nop	{0}
   14d40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d44:	add	fp, sp, #28
   14d48:	sub	sp, sp, #36	; 0x24
   14d4c:	cmp	r1, #0
   14d50:	beq	14d90 <ftello64@plt+0x392c>
   14d54:	mov	r6, r2
   14d58:	mov	r9, r1
   14d5c:	mov	r5, r0
   14d60:	cmp	r1, #1
   14d64:	bne	14d98 <ftello64@plt+0x3934>
   14d68:	mov	r0, #4
   14d6c:	bl	162a4 <ftello64@plt+0x4e40>
   14d70:	mov	r4, r0
   14d74:	mov	r0, #0
   14d78:	subs	r2, r6, #1
   14d7c:	sbc	r3, r0, #0
   14d80:	mov	r0, r5
   14d84:	bl	14ae4 <ftello64@plt+0x3680>
   14d88:	str	r0, [r4]
   14d8c:	b	14ff8 <ftello64@plt+0x3b94>
   14d90:	mov	r4, #0
   14d94:	b	14ff8 <ftello64@plt+0x3b94>
   14d98:	cmp	r6, #131072	; 0x20000
   14d9c:	bcc	14df8 <ftello64@plt+0x3994>
   14da0:	udiv	r0, r6, r9
   14da4:	cmp	r0, #31
   14da8:	bls	14e20 <ftello64@plt+0x39bc>
   14dac:	movw	r0, #30708	; 0x77f4
   14db0:	movw	r2, #20512	; 0x5020
   14db4:	movw	r3, #20528	; 0x5030
   14db8:	mov	r1, #0
   14dbc:	movt	r0, #1
   14dc0:	movt	r2, #1
   14dc4:	movt	r3, #1
   14dc8:	str	r0, [sp]
   14dcc:	lsl	r0, r9, #1
   14dd0:	bl	17ca8 <ftello64@plt+0x6844>
   14dd4:	cmp	r0, #0
   14dd8:	beq	15004 <ftello64@plt+0x3ba0>
   14ddc:	mov	r7, r0
   14de0:	mov	r0, r9
   14de4:	mov	r1, #4
   14de8:	bl	16374 <ftello64@plt+0x4f10>
   14dec:	mov	r4, r0
   14df0:	mov	r0, #1
   14df4:	b	14e18 <ftello64@plt+0x39b4>
   14df8:	mov	r0, r6
   14dfc:	mov	r1, #4
   14e00:	bl	16374 <ftello64@plt+0x4f10>
   14e04:	mov	r4, r0
   14e08:	cmp	r6, #0
   14e0c:	bne	14e30 <ftello64@plt+0x39cc>
   14e10:	mov	r7, #0
   14e14:	mov	r0, #0
   14e18:	str	r0, [sp, #16]
   14e1c:	b	14e94 <ftello64@plt+0x3a30>
   14e20:	mov	r0, r6
   14e24:	mov	r1, #4
   14e28:	bl	16374 <ftello64@plt+0x4f10>
   14e2c:	mov	r4, r0
   14e30:	mov	r0, #0
   14e34:	cmp	r6, #4
   14e38:	bcc	14e70 <ftello64@plt+0x3a0c>
   14e3c:	add	r1, pc, #460	; 0x1cc
   14e40:	bic	r0, r6, #3
   14e44:	vmov.i32	q8, #4	; 0x00000004
   14e48:	mov	r2, r4
   14e4c:	vld1.64	{d18-d19}, [r1 :128]
   14e50:	mov	r1, r0
   14e54:	vadd.i32	q10, q9, q8
   14e58:	vst1.32	{d18-d19}, [r2]!
   14e5c:	subs	r1, r1, #4
   14e60:	vorr	q9, q10, q10
   14e64:	bne	14e54 <ftello64@plt+0x39f0>
   14e68:	cmp	r0, r6
   14e6c:	beq	14e80 <ftello64@plt+0x3a1c>
   14e70:	str	r0, [r4, r0, lsl #2]
   14e74:	add	r0, r0, #1
   14e78:	cmp	r6, r0
   14e7c:	bne	14e70 <ftello64@plt+0x3a0c>
   14e80:	mov	r0, #0
   14e84:	mov	r7, #0
   14e88:	cmp	r9, #0
   14e8c:	str	r0, [sp, #16]
   14e90:	beq	14fe4 <ftello64@plt+0x3b80>
   14e94:	mov	r0, #0
   14e98:	mov	r8, #0
   14e9c:	str	r5, [sp, #12]
   14ea0:	stmib	sp, {r4, r9}
   14ea4:	subs	r2, r6, #1
   14ea8:	sbc	r3, r0, #0
   14eac:	mov	r0, r5
   14eb0:	bl	14ae4 <ftello64@plt+0x3680>
   14eb4:	mov	r2, r5
   14eb8:	add	r5, r8, r0
   14ebc:	ldr	r0, [sp, #16]
   14ec0:	mov	sl, #0
   14ec4:	cmp	r0, #0
   14ec8:	beq	14f18 <ftello64@plt+0x3ab4>
   14ecc:	mov	r0, r7
   14ed0:	add	r1, sp, #28
   14ed4:	str	sl, [sp, #32]
   14ed8:	str	r8, [sp, #28]
   14edc:	bl	1882c <ftello64@plt+0x73c8>
   14ee0:	mov	r9, r0
   14ee4:	mov	r0, r7
   14ee8:	add	r1, sp, #20
   14eec:	str	r5, [sp, #20]
   14ef0:	str	sl, [sp, #24]
   14ef4:	mov	r4, r7
   14ef8:	bl	1882c <ftello64@plt+0x73c8>
   14efc:	mov	sl, r0
   14f00:	cmp	r9, #0
   14f04:	beq	14f34 <ftello64@plt+0x3ad0>
   14f08:	cmp	sl, #0
   14f0c:	beq	14f50 <ftello64@plt+0x3aec>
   14f10:	ldr	r5, [sl, #4]
   14f14:	b	14f64 <ftello64@plt+0x3b00>
   14f18:	ldr	r0, [r4, r8, lsl #2]
   14f1c:	ldr	r1, [r4, r5, lsl #2]
   14f20:	str	r1, [r4, r8, lsl #2]
   14f24:	str	r0, [r4, r5, lsl #2]
   14f28:	mov	r0, #0
   14f2c:	mov	r5, r2
   14f30:	b	14fbc <ftello64@plt+0x3b58>
   14f34:	mov	r0, #8
   14f38:	bl	162a4 <ftello64@plt+0x4e40>
   14f3c:	mov	r9, r0
   14f40:	str	r8, [r0]
   14f44:	str	r8, [r0, #4]
   14f48:	cmp	sl, #0
   14f4c:	bne	14f10 <ftello64@plt+0x3aac>
   14f50:	mov	r0, #8
   14f54:	bl	162a4 <ftello64@plt+0x4e40>
   14f58:	mov	sl, r0
   14f5c:	str	r5, [r0]
   14f60:	str	r5, [r0, #4]
   14f64:	ldr	r0, [r9, #4]
   14f68:	str	r5, [r9, #4]
   14f6c:	mov	r1, r9
   14f70:	mov	r5, r4
   14f74:	str	r0, [sl, #4]
   14f78:	mov	r0, r4
   14f7c:	bl	187ec <ftello64@plt+0x7388>
   14f80:	cmp	r0, #0
   14f84:	beq	15004 <ftello64@plt+0x3ba0>
   14f88:	mov	r0, r5
   14f8c:	mov	r1, sl
   14f90:	bl	187ec <ftello64@plt+0x7388>
   14f94:	cmp	r0, #0
   14f98:	beq	15004 <ftello64@plt+0x3ba0>
   14f9c:	ldr	r0, [r9, #4]
   14fa0:	ldr	r1, [sp, #4]
   14fa4:	ldr	r5, [sp, #12]
   14fa8:	ldr	r9, [sp, #8]
   14fac:	mov	r7, r4
   14fb0:	str	r0, [r1, r8, lsl #2]
   14fb4:	mov	r4, r1
   14fb8:	mov	r0, #0
   14fbc:	add	r8, r8, #1
   14fc0:	sub	r6, r6, #1
   14fc4:	cmp	r8, r9
   14fc8:	bcc	14ea4 <ftello64@plt+0x3a40>
   14fcc:	ldr	r0, [sp, #16]
   14fd0:	cmp	r0, #0
   14fd4:	beq	14fe4 <ftello64@plt+0x3b80>
   14fd8:	mov	r0, r7
   14fdc:	bl	17fa0 <ftello64@plt+0x6b3c>
   14fe0:	b	14ff8 <ftello64@plt+0x3b94>
   14fe4:	mov	r0, r4
   14fe8:	mov	r1, r9
   14fec:	mov	r2, #4
   14ff0:	bl	16268 <ftello64@plt+0x4e04>
   14ff4:	mov	r4, r0
   14ff8:	mov	r0, r4
   14ffc:	sub	sp, fp, #28
   15000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15004:	bl	16804 <ftello64@plt+0x53a0>
   15008:	nop	{0}
   1500c:	nop	{0}
   15010:	andeq	r0, r0, r0
   15014:	andeq	r0, r0, r1
   15018:	andeq	r0, r0, r2
   1501c:	andeq	r0, r0, r3
   15020:	ldr	r0, [r0]
   15024:	udiv	r2, r0, r1
   15028:	mls	r0, r2, r1, r0
   1502c:	bx	lr
   15030:	ldr	r1, [r1]
   15034:	ldr	r0, [r0]
   15038:	sub	r0, r0, r1
   1503c:	clz	r0, r0
   15040:	lsr	r0, r0, #5
   15044:	bx	lr
   15048:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1504c:	add	fp, sp, #24
   15050:	cmp	r1, #0
   15054:	beq	15090 <ftello64@plt+0x3c2c>
   15058:	mov	r5, r1
   1505c:	mov	r6, r0
   15060:	cmp	r0, #0
   15064:	beq	150b8 <ftello64@plt+0x3c54>
   15068:	movw	r1, #39100	; 0x98bc
   1506c:	mov	r0, r6
   15070:	movt	r1, #1
   15074:	bl	17740 <ftello64@plt+0x62dc>
   15078:	mov	r7, r0
   1507c:	cmp	r0, #0
   15080:	bne	150bc <ftello64@plt+0x3c58>
   15084:	mov	r9, #0
   15088:	mov	r0, r9
   1508c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15090:	movw	r0, #2076	; 0x81c
   15094:	bl	162a4 <ftello64@plt+0x4e40>
   15098:	movw	r1, #21332	; 0x5354
   1509c:	mov	r9, r0
   150a0:	mov	r0, #0
   150a4:	movt	r1, #1
   150a8:	stm	r9, {r0, r1}
   150ac:	str	r0, [r9, #8]
   150b0:	mov	r0, r9
   150b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   150b8:	mov	r7, #0
   150bc:	movw	r0, #2076	; 0x81c
   150c0:	bl	162a4 <ftello64@plt+0x4e40>
   150c4:	mov	r9, r0
   150c8:	movw	r0, #21332	; 0x5354
   150cc:	cmp	r7, #0
   150d0:	movt	r0, #1
   150d4:	str	r7, [r9]
   150d8:	stmib	r9, {r0, r6}
   150dc:	beq	15104 <ftello64@plt+0x3ca0>
   150e0:	cmp	r5, #2048	; 0x800
   150e4:	add	r1, r9, #12
   150e8:	mov	r0, r7
   150ec:	mov	r2, #0
   150f0:	movcs	r5, #2048	; 0x800
   150f4:	mov	r3, r5
   150f8:	bl	11368 <setvbuf@plt>
   150fc:	mov	r0, r9
   15100:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15104:	cmp	r5, #1024	; 0x400
   15108:	mov	r0, #0
   1510c:	add	r8, r9, #16
   15110:	movcs	r5, #1024	; 0x400
   15114:	str	r0, [r9, #12]
   15118:	cmp	r5, #1
   1511c:	blt	15168 <ftello64@plt+0x3d04>
   15120:	add	r6, r8, r5
   15124:	mov	r5, r8
   15128:	sub	r1, r6, r5
   1512c:	mov	r0, r5
   15130:	mov	r2, #0
   15134:	bl	11428 <getrandom@plt>
   15138:	cmp	r0, #0
   1513c:	blt	15150 <ftello64@plt+0x3cec>
   15140:	add	r5, r5, r0
   15144:	cmp	r5, r6
   15148:	bcc	15128 <ftello64@plt+0x3cc4>
   1514c:	b	15168 <ftello64@plt+0x3d04>
   15150:	bl	11350 <__errno_location@plt>
   15154:	ldr	r4, [r0]
   15158:	cmp	r4, #4
   1515c:	bne	15178 <ftello64@plt+0x3d14>
   15160:	cmp	r5, r6
   15164:	bcc	15128 <ftello64@plt+0x3cc4>
   15168:	mov	r0, r8
   1516c:	bl	155f4 <ftello64@plt+0x4190>
   15170:	mov	r0, r9
   15174:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15178:	ldr	r5, [r9]
   1517c:	mov	r7, r0
   15180:	mov	r0, r9
   15184:	movw	r1, #2076	; 0x81c
   15188:	movw	r2, #2076	; 0x81c
   1518c:	bl	113e0 <__explicit_bzero_chk@plt>
   15190:	mov	r0, r9
   15194:	bl	177f4 <ftello64@plt+0x6390>
   15198:	cmp	r5, #0
   1519c:	beq	151a8 <ftello64@plt+0x3d44>
   151a0:	mov	r0, r5
   151a4:	bl	1273c <ftello64@plt+0x12d8>
   151a8:	str	r4, [r7]
   151ac:	b	15084 <ftello64@plt+0x3c20>
   151b0:	str	r1, [r0, #4]
   151b4:	bx	lr
   151b8:	str	r1, [r0, #8]
   151bc:	bx	lr
   151c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151c4:	add	fp, sp, #28
   151c8:	sub	sp, sp, #4
   151cc:	ldr	r3, [r0]
   151d0:	mov	r6, r2
   151d4:	mov	r5, r1
   151d8:	mov	sl, r0
   151dc:	cmp	r3, #0
   151e0:	beq	1525c <ftello64@plt+0x3df8>
   151e4:	mov	r0, r5
   151e8:	mov	r1, #1
   151ec:	mov	r2, r6
   151f0:	bl	1141c <fread_unlocked@plt>
   151f4:	mov	r4, r0
   151f8:	sub	r6, r6, r0
   151fc:	bl	11350 <__errno_location@plt>
   15200:	cmp	r6, #0
   15204:	beq	15254 <ftello64@plt+0x3df0>
   15208:	mov	r7, r0
   1520c:	ldr	r1, [sl]
   15210:	ldr	r0, [r7]
   15214:	ldr	r1, [r1]
   15218:	lsl	r1, r1, #26
   1521c:	and	r0, r0, r1, asr #31
   15220:	str	r0, [r7]
   15224:	ldr	r1, [sl, #4]
   15228:	ldr	r0, [sl, #8]
   1522c:	blx	r1
   15230:	ldr	r3, [sl]
   15234:	add	r5, r5, r4
   15238:	mov	r1, #1
   1523c:	mov	r2, r6
   15240:	mov	r0, r5
   15244:	bl	1141c <fread_unlocked@plt>
   15248:	mov	r4, r0
   1524c:	subs	r6, r6, r0
   15250:	bne	1520c <ftello64@plt+0x3da8>
   15254:	sub	sp, fp, #28
   15258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1525c:	ldr	r7, [sl, #12]
   15260:	movw	r0, #1052	; 0x41c
   15264:	add	r9, sl, r0
   15268:	sub	r0, r9, r7
   1526c:	cmp	r7, r6
   15270:	add	r1, r0, #1024	; 0x400
   15274:	bcs	152e0 <ftello64@plt+0x3e7c>
   15278:	add	r8, sl, #16
   1527c:	mov	r0, r5
   15280:	mov	r2, r7
   15284:	bl	111dc <memcpy@plt>
   15288:	add	r5, r5, r7
   1528c:	sub	r6, r6, r7
   15290:	tst	r5, #3
   15294:	beq	152b8 <ftello64@plt+0x3e54>
   15298:	mov	r0, r8
   1529c:	mov	r1, r9
   152a0:	bl	153c4 <ftello64@plt+0x3f60>
   152a4:	mov	r7, #1024	; 0x400
   152a8:	cmp	r6, #1024	; 0x400
   152ac:	mov	r1, r9
   152b0:	bhi	1527c <ftello64@plt+0x3e18>
   152b4:	b	152f8 <ftello64@plt+0x3e94>
   152b8:	cmp	r6, #1024	; 0x400
   152bc:	bcc	152e8 <ftello64@plt+0x3e84>
   152c0:	mov	r0, r8
   152c4:	mov	r1, r5
   152c8:	bl	153c4 <ftello64@plt+0x3f60>
   152cc:	subs	r6, r6, #1024	; 0x400
   152d0:	add	r5, r5, #1024	; 0x400
   152d4:	bne	152b8 <ftello64@plt+0x3e54>
   152d8:	mov	r0, #0
   152dc:	b	1530c <ftello64@plt+0x3ea8>
   152e0:	mov	r9, r1
   152e4:	b	152f8 <ftello64@plt+0x3e94>
   152e8:	mov	r0, r8
   152ec:	mov	r1, r9
   152f0:	bl	153c4 <ftello64@plt+0x3f60>
   152f4:	mov	r7, #1024	; 0x400
   152f8:	mov	r0, r5
   152fc:	mov	r1, r9
   15300:	mov	r2, r6
   15304:	bl	111dc <memcpy@plt>
   15308:	sub	r0, r7, r6
   1530c:	str	r0, [sl, #12]
   15310:	sub	sp, fp, #28
   15314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15318:	push	{r4, r5, fp, lr}
   1531c:	add	fp, sp, #8
   15320:	ldr	r4, [r0]
   15324:	movw	r1, #2076	; 0x81c
   15328:	mvn	r2, #0
   1532c:	mov	r5, r0
   15330:	bl	113e0 <__explicit_bzero_chk@plt>
   15334:	mov	r0, r5
   15338:	bl	177f4 <ftello64@plt+0x6390>
   1533c:	cmp	r4, #0
   15340:	moveq	r0, #0
   15344:	popeq	{r4, r5, fp, pc}
   15348:	mov	r0, r4
   1534c:	pop	{r4, r5, fp, lr}
   15350:	b	1273c <ftello64@plt+0x12d8>
   15354:	push	{fp, lr}
   15358:	mov	fp, sp
   1535c:	cmp	r0, #0
   15360:	beq	153c0 <ftello64@plt+0x3f5c>
   15364:	mov	r4, r0
   15368:	movw	r0, #41252	; 0xa124
   1536c:	movt	r0, #2
   15370:	ldr	r5, [r0]
   15374:	bl	11350 <__errno_location@plt>
   15378:	ldr	r6, [r0]
   1537c:	movw	r0, #39103	; 0x98bf
   15380:	movw	r1, #39119	; 0x98cf
   15384:	mov	r2, #5
   15388:	movt	r0, #1
   1538c:	movt	r1, #1
   15390:	cmp	r6, #0
   15394:	moveq	r1, r0
   15398:	mov	r0, #0
   1539c:	bl	11224 <dcgettext@plt>
   153a0:	mov	r7, r0
   153a4:	mov	r0, r4
   153a8:	bl	14944 <ftello64@plt+0x34e0>
   153ac:	mov	r3, r0
   153b0:	mov	r0, r5
   153b4:	mov	r1, r6
   153b8:	mov	r2, r7
   153bc:	bl	112c0 <error@plt>
   153c0:	bl	11440 <abort@plt>
   153c4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   153c8:	add	fp, sp, #24
   153cc:	add	r6, r0, #1024	; 0x400
   153d0:	add	lr, r0, #512	; 0x200
   153d4:	ldm	r6, {r2, r3, r6}
   153d8:	add	r6, r6, #1
   153dc:	add	r4, r6, r3
   153e0:	add	r3, r0, #16
   153e4:	str	r6, [r0, #1032]	; 0x408
   153e8:	mvn	r6, r0
   153ec:	cmp	lr, r3
   153f0:	movhi	r3, lr
   153f4:	add	r3, r3, r6
   153f8:	lsr	ip, r3, #4
   153fc:	mov	r3, #0
   15400:	mov	r5, r0
   15404:	eor	r2, r2, r2, lsl #13
   15408:	ldr	r6, [r5, r3]!
   1540c:	and	r7, r6, #1020	; 0x3fc
   15410:	ldr	r8, [r0, r7]
   15414:	ldr	r7, [r5, #512]	; 0x200
   15418:	add	r2, r2, r7
   1541c:	add	r4, r2, r4
   15420:	add	r4, r4, r8
   15424:	eor	r8, r2, r2, lsr #6
   15428:	str	r4, [r5]
   1542c:	ubfx	r4, r4, #10, #8
   15430:	ldr	r4, [r0, r4, lsl #2]
   15434:	add	r4, r4, r6
   15438:	mov	r6, r1
   1543c:	str	r4, [r6, r3]!
   15440:	add	r3, r3, #16
   15444:	ldr	r2, [r5, #516]	; 0x204
   15448:	ldr	r7, [r5, #4]
   1544c:	add	r2, r2, r8
   15450:	add	r8, r2, r4
   15454:	and	r4, r7, #1020	; 0x3fc
   15458:	ldr	r4, [r0, r4]
   1545c:	add	r4, r8, r4
   15460:	eor	r8, r2, r2, lsl #2
   15464:	str	r4, [r5, #4]
   15468:	ubfx	r4, r4, #10, #8
   1546c:	ldr	r4, [r0, r4, lsl #2]
   15470:	add	r4, r4, r7
   15474:	str	r4, [r6, #4]
   15478:	ldr	r2, [r5, #520]	; 0x208
   1547c:	ldr	r7, [r5, #8]
   15480:	add	r2, r2, r8
   15484:	add	r8, r2, r4
   15488:	and	r4, r7, #1020	; 0x3fc
   1548c:	ldr	r4, [r0, r4]
   15490:	add	r4, r8, r4
   15494:	eor	r8, r2, r2, lsr #16
   15498:	str	r4, [r5, #8]
   1549c:	ubfx	r4, r4, #10, #8
   154a0:	ldr	r4, [r0, r4, lsl #2]
   154a4:	add	r4, r4, r7
   154a8:	str	r4, [r6, #8]
   154ac:	ldr	r2, [r5, #524]	; 0x20c
   154b0:	ldr	r7, [r5, #12]
   154b4:	add	r2, r2, r8
   154b8:	add	r8, r2, r4
   154bc:	and	r4, r7, #1020	; 0x3fc
   154c0:	ldr	r4, [r0, r4]
   154c4:	add	r4, r8, r4
   154c8:	str	r4, [r5, #12]
   154cc:	ubfx	r4, r4, #10, #8
   154d0:	add	r5, r0, r3
   154d4:	ldr	r4, [r0, r4, lsl #2]
   154d8:	cmp	r5, lr
   154dc:	add	r4, r4, r7
   154e0:	str	r4, [r6, #12]
   154e4:	bcc	15400 <ftello64@plt+0x3f9c>
   154e8:	lsl	lr, ip, #4
   154ec:	add	r9, r1, #16
   154f0:	add	ip, r0, #1024	; 0x400
   154f4:	mov	r3, r0
   154f8:	add	r5, r3, lr
   154fc:	eor	r2, r2, r2, lsl #13
   15500:	add	r3, r3, #16
   15504:	ldr	r7, [r5, #16]
   15508:	ldr	r8, [r5, #-496]	; 0xfffffe10
   1550c:	and	r6, r7, #1020	; 0x3fc
   15510:	add	r2, r2, r8
   15514:	ldr	r6, [r0, r6]
   15518:	add	r4, r2, r4
   1551c:	eor	r8, r2, r2, lsr #6
   15520:	add	r4, r4, r6
   15524:	mov	r6, r9
   15528:	add	r9, r9, #16
   1552c:	str	r4, [r5, #16]
   15530:	ubfx	r4, r4, #10, #8
   15534:	ldr	r4, [r0, r4, lsl #2]
   15538:	add	r4, r4, r7
   1553c:	str	r4, [r6, lr]!
   15540:	ldr	r2, [r5, #20]
   15544:	ldr	r7, [r5, #-492]	; 0xfffffe14
   15548:	and	r1, r2, #1020	; 0x3fc
   1554c:	add	r7, r7, r8
   15550:	ldr	r1, [r0, r1]
   15554:	add	r4, r7, r4
   15558:	add	r1, r4, r1
   1555c:	str	r1, [r5, #20]
   15560:	ubfx	r1, r1, #10, #8
   15564:	ldr	r1, [r0, r1, lsl #2]
   15568:	add	r1, r1, r2
   1556c:	eor	r2, r7, r7, lsl #2
   15570:	str	r1, [r6, #4]
   15574:	ldr	r4, [r5, #-488]	; 0xfffffe18
   15578:	ldr	r7, [r5, #24]
   1557c:	add	r2, r4, r2
   15580:	and	r4, r7, #1020	; 0x3fc
   15584:	ldr	r4, [r0, r4]
   15588:	add	r1, r2, r1
   1558c:	eor	r2, r2, r2, lsr #16
   15590:	add	r1, r1, r4
   15594:	str	r1, [r5, #24]
   15598:	ubfx	r1, r1, #10, #8
   1559c:	ldr	r1, [r0, r1, lsl #2]
   155a0:	add	r1, r1, r7
   155a4:	str	r1, [r6, #8]
   155a8:	ldr	r4, [r5, #-484]	; 0xfffffe1c
   155ac:	ldr	r7, [r5, #28]
   155b0:	add	r2, r4, r2
   155b4:	and	r4, r7, #1020	; 0x3fc
   155b8:	ldr	r4, [r0, r4]
   155bc:	add	r1, r2, r1
   155c0:	add	r1, r1, r4
   155c4:	str	r1, [r5, #28]
   155c8:	ubfx	r1, r1, #10, #8
   155cc:	ldr	r1, [r0, r1, lsl #2]
   155d0:	add	r4, r1, r7
   155d4:	add	r1, r3, lr
   155d8:	add	r1, r1, #16
   155dc:	str	r4, [r6, #12]
   155e0:	cmp	r1, ip
   155e4:	bcc	154f8 <ftello64@plt+0x4094>
   155e8:	str	r2, [r0, #1024]	; 0x400
   155ec:	str	r4, [r0, #1028]	; 0x404
   155f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   155f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155f8:	add	fp, sp, #28
   155fc:	sub	sp, sp, #28
   15600:	str	r0, [sp, #20]
   15604:	add	r7, r0, #28
   15608:	movw	r0, #19064	; 0x4a78
   1560c:	movw	r6, #57178	; 0xdf5a
   15610:	movw	r5, #89	; 0x59
   15614:	movw	r1, #15947	; 0x3e4b
   15618:	movw	sl, #6872	; 0x1ad8
   1561c:	movw	r8, #15433	; 0x3c49
   15620:	movw	lr, #37145	; 0x9119
   15624:	mov	r9, #0
   15628:	movt	r0, #55594	; 0xd92a
   1562c:	movt	r6, #4967	; 0x1367
   15630:	movt	r5, #38361	; 0x95d9
   15634:	movt	r1, #49942	; 0xc316
   15638:	movt	sl, #3906	; 0xf42
   1563c:	movt	r8, #42266	; 0xa51a
   15640:	movt	lr, #12384	; 0x3060
   15644:	str	r0, [sp, #16]
   15648:	movw	r0, #59931	; 0xea1b
   1564c:	movt	r0, #50415	; 0xc4ef
   15650:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15654:	str	r0, [sp, #24]
   15658:	ldr	r0, [r7]
   1565c:	str	lr, [sp, #4]
   15660:	add	r6, r3, r6
   15664:	ldr	r3, [sp, #20]
   15668:	str	r0, [sp, #12]
   1566c:	add	r3, r3, r9, lsl #2
   15670:	add	r9, r9, #8
   15674:	ldmib	r3, {r2, lr}
   15678:	ldr	r0, [r3, #12]
   1567c:	ldr	ip, [r3, #16]
   15680:	cmp	r9, #256	; 0x100
   15684:	add	r5, r2, r5
   15688:	add	r2, r0, sl
   1568c:	add	r4, lr, r1
   15690:	eor	r6, r6, r5, lsl #11
   15694:	add	r5, r4, r5
   15698:	add	r2, r2, r6
   1569c:	str	r6, [sp, #8]
   156a0:	add	r6, r2, r4
   156a4:	eor	r4, r5, r4, lsr #2
   156a8:	eor	r0, r6, r2, lsl #8
   156ac:	ldr	r6, [r3, #20]
   156b0:	str	r4, [sp]
   156b4:	add	r1, r6, r8
   156b8:	ldr	r6, [sp, #16]
   156bc:	add	r1, r1, r0
   156c0:	add	r5, ip, r6
   156c4:	add	r5, r5, r4
   156c8:	ldr	r4, [sp, #4]
   156cc:	add	r2, r5, r2
   156d0:	add	r6, r1, r5
   156d4:	eor	sl, r2, r5, lsr #16
   156d8:	ldr	r5, [r3, #24]
   156dc:	ldr	r2, [sp, #24]
   156e0:	eor	ip, r6, r1, lsl #10
   156e4:	ldr	r6, [sp, #12]
   156e8:	str	ip, [sp, #16]
   156ec:	add	r5, r5, r2
   156f0:	add	r6, r6, r4
   156f4:	ldr	r2, [sp]
   156f8:	add	r5, r5, sl
   156fc:	add	r6, r6, ip
   15700:	add	r1, r5, r1
   15704:	eor	r8, r1, r5, lsr #4
   15708:	ldr	r1, [sp, #8]
   1570c:	add	r5, r6, r5
   15710:	add	r4, r8, r1
   15714:	add	r1, r4, r6
   15718:	eor	lr, r1, r4, lsr #9
   1571c:	add	r1, lr, r0
   15720:	eor	r0, r5, r6, lsl #8
   15724:	add	r5, r0, r2
   15728:	add	r6, r5, r4
   1572c:	str	r6, [r7, #-28]	; 0xffffffe4
   15730:	str	r5, [r3, #4]
   15734:	str	r1, [r3, #8]
   15738:	str	sl, [r3, #12]
   1573c:	str	ip, [r3, #16]
   15740:	str	r8, [r3, #20]
   15744:	str	r0, [r3, #24]
   15748:	str	lr, [r7]
   1574c:	add	r7, r7, #32
   15750:	bcc	15650 <ftello64@plt+0x41ec>
   15754:	ldr	r3, [sp, #20]
   15758:	ldr	r9, [sp, #16]
   1575c:	mov	r4, #0
   15760:	add	r7, r3, #28
   15764:	str	r0, [sp, #24]
   15768:	ldr	r0, [r7]
   1576c:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15770:	str	r0, [sp, #16]
   15774:	add	r0, r3, r6
   15778:	str	r0, [sp, #12]
   1577c:	ldr	r0, [sp, #20]
   15780:	add	r3, r0, r4, lsl #2
   15784:	add	r4, r4, #8
   15788:	ldmib	r3, {r6, ip}
   1578c:	ldr	r2, [r3, #16]
   15790:	ldr	r0, [r3, #12]
   15794:	cmp	r4, #256	; 0x100
   15798:	str	r2, [sp, #8]
   1579c:	ldr	r2, [sp, #12]
   157a0:	add	r5, r6, r5
   157a4:	add	r0, r0, sl
   157a8:	add	r1, ip, r1
   157ac:	eor	r2, r2, r5, lsl #11
   157b0:	add	r0, r0, r2
   157b4:	str	r2, [sp, #12]
   157b8:	add	r2, r0, r1
   157bc:	eor	ip, r2, r0, lsl #8
   157c0:	ldr	r2, [r3, #20]
   157c4:	add	r2, r2, r8
   157c8:	add	r6, r2, ip
   157cc:	add	r2, r1, r5
   157d0:	eor	r5, r2, r1, lsr #2
   157d4:	ldr	r1, [sp, #8]
   157d8:	add	r1, r1, r9
   157dc:	add	r1, r1, r5
   157e0:	add	r0, r1, r0
   157e4:	add	r2, r6, r1
   157e8:	eor	sl, r0, r1, lsr #16
   157ec:	ldr	r0, [r3, #24]
   157f0:	ldr	r1, [sp, #24]
   157f4:	eor	r9, r2, r6, lsl #10
   157f8:	ldr	r2, [sp, #16]
   157fc:	add	r0, r0, r1
   15800:	add	r2, r2, lr
   15804:	add	r0, r0, sl
   15808:	add	lr, r2, r9
   1580c:	add	r1, r0, r6
   15810:	eor	r8, r1, r0, lsr #4
   15814:	ldr	r1, [sp, #12]
   15818:	add	r0, lr, r0
   1581c:	eor	r0, r0, lr, lsl #8
   15820:	add	r5, r0, r5
   15824:	add	r6, r8, r1
   15828:	add	r1, r6, lr
   1582c:	eor	r1, r1, r6, lsr #9
   15830:	add	r6, r5, r6
   15834:	add	r2, r1, ip
   15838:	mov	lr, r1
   1583c:	str	r6, [r7, #-28]	; 0xffffffe4
   15840:	str	r5, [r3, #4]
   15844:	str	r2, [r3, #8]
   15848:	str	sl, [r3, #12]
   1584c:	str	r9, [r3, #16]
   15850:	str	r8, [r3, #20]
   15854:	str	r0, [r3, #24]
   15858:	str	lr, [r7]
   1585c:	mov	r1, r2
   15860:	add	r7, r7, #32
   15864:	bcc	15764 <ftello64@plt+0x4300>
   15868:	ldr	r0, [sp, #20]
   1586c:	mov	r1, #0
   15870:	str	r1, [r0, #1024]	; 0x400
   15874:	str	r1, [r0, #1028]	; 0x404
   15878:	str	r1, [r0, #1032]	; 0x408
   1587c:	sub	sp, fp, #28
   15880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15884:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15888:	add	fp, sp, #28
   1588c:	sub	sp, sp, #116	; 0x74
   15890:	mov	r8, r2
   15894:	mov	r9, r1
   15898:	mov	r4, r0
   1589c:	bl	1138c <fileno@plt>
   158a0:	mov	r1, r0
   158a4:	add	r2, sp, #8
   158a8:	mov	r0, #3
   158ac:	bl	1126c <__fxstat64@plt>
   158b0:	mov	r6, #8192	; 0x2000
   158b4:	cmp	r0, #0
   158b8:	blt	15920 <ftello64@plt+0x44bc>
   158bc:	ldr	r0, [sp, #24]
   158c0:	and	r0, r0, #61440	; 0xf000
   158c4:	cmp	r0, #32768	; 0x8000
   158c8:	bne	15920 <ftello64@plt+0x44bc>
   158cc:	mov	r0, r4
   158d0:	bl	11464 <ftello64@plt>
   158d4:	cmp	r1, #0
   158d8:	blt	15920 <ftello64@plt+0x44bc>
   158dc:	ldr	r2, [sp, #56]	; 0x38
   158e0:	ldr	r3, [sp, #60]	; 0x3c
   158e4:	subs	r7, r0, r2
   158e8:	sbcs	r7, r1, r3
   158ec:	bge	15920 <ftello64@plt+0x44bc>
   158f0:	subs	r0, r2, r0
   158f4:	mvn	r2, #-2147483647	; 0x80000001
   158f8:	sbc	r1, r3, r1
   158fc:	subs	r2, r2, r0
   15900:	rscs	r1, r1, #0
   15904:	bge	1591c <ftello64@plt+0x44b8>
   15908:	bl	11350 <__errno_location@plt>
   1590c:	mov	r1, #12
   15910:	mov	r7, #0
   15914:	str	r1, [r0]
   15918:	b	15b30 <ftello64@plt+0x46cc>
   1591c:	add	r6, r0, #1
   15920:	mov	r0, r6
   15924:	bl	17638 <ftello64@plt+0x61d4>
   15928:	mov	r7, #0
   1592c:	cmp	r0, #0
   15930:	beq	15b30 <ftello64@plt+0x46cc>
   15934:	mov	r1, #1
   15938:	mov	r2, r6
   1593c:	mov	r3, r4
   15940:	mov	r5, r0
   15944:	str	r8, [sp]
   15948:	bl	1129c <fread@plt>
   1594c:	cmp	r0, r6
   15950:	str	r9, [sp, #4]
   15954:	bne	15a08 <ftello64@plt+0x45a4>
   15958:	and	r8, r9, #2
   1595c:	mov	r7, r6
   15960:	cmn	r7, #-2147483647	; 0x80000001
   15964:	beq	15a6c <ftello64@plt+0x4608>
   15968:	mvn	r0, #-2147483648	; 0x80000000
   1596c:	mvn	r9, #-2147483648	; 0x80000000
   15970:	eor	r0, r0, r7, lsr #1
   15974:	cmp	r7, r0
   15978:	addcc	r9, r7, r7, lsr #1
   1597c:	cmp	r8, #0
   15980:	bne	159a0 <ftello64@plt+0x453c>
   15984:	mov	r0, r5
   15988:	mov	r1, r9
   1598c:	bl	17668 <ftello64@plt+0x6204>
   15990:	mov	sl, r0
   15994:	cmp	r0, #0
   15998:	bne	159d8 <ftello64@plt+0x4574>
   1599c:	b	15aa8 <ftello64@plt+0x4644>
   159a0:	mov	r0, r9
   159a4:	bl	17638 <ftello64@plt+0x61d4>
   159a8:	cmp	r0, #0
   159ac:	beq	15abc <ftello64@plt+0x4658>
   159b0:	mov	r1, r5
   159b4:	mov	r2, r7
   159b8:	mov	sl, r0
   159bc:	bl	111dc <memcpy@plt>
   159c0:	mov	r0, r5
   159c4:	mov	r1, r7
   159c8:	mvn	r2, #0
   159cc:	bl	113e0 <__explicit_bzero_chk@plt>
   159d0:	mov	r0, r5
   159d4:	bl	177f4 <ftello64@plt+0x6390>
   159d8:	sub	r5, r9, r6
   159dc:	add	r0, sl, r6
   159e0:	mov	r1, #1
   159e4:	mov	r3, r4
   159e8:	mov	r2, r5
   159ec:	bl	1129c <fread@plt>
   159f0:	cmp	r0, r5
   159f4:	add	r6, r0, r6
   159f8:	mov	r5, sl
   159fc:	mov	r7, r9
   15a00:	beq	15960 <ftello64@plt+0x44fc>
   15a04:	b	15a14 <ftello64@plt+0x45b0>
   15a08:	mov	r9, r6
   15a0c:	mov	sl, r5
   15a10:	mov	r6, r0
   15a14:	mov	r0, r4
   15a18:	bl	111c4 <ferror@plt>
   15a1c:	cmp	r0, #0
   15a20:	beq	15a38 <ftello64@plt+0x45d4>
   15a24:	ldr	r0, [sp, #4]
   15a28:	and	r8, r0, #2
   15a2c:	bl	11350 <__errno_location@plt>
   15a30:	ldr	r4, [r0]
   15a34:	b	15a78 <ftello64@plt+0x4614>
   15a38:	sub	r0, r9, #1
   15a3c:	cmp	r6, r0
   15a40:	bcs	15b1c <ftello64@plt+0x46b8>
   15a44:	ldr	r0, [sp, #4]
   15a48:	add	r1, r6, #1
   15a4c:	tst	r0, #2
   15a50:	bne	15ad0 <ftello64@plt+0x466c>
   15a54:	mov	r0, sl
   15a58:	bl	17668 <ftello64@plt+0x6204>
   15a5c:	mov	r7, r0
   15a60:	cmp	r0, #0
   15a64:	moveq	r7, sl
   15a68:	b	15b20 <ftello64@plt+0x46bc>
   15a6c:	mov	r4, #12
   15a70:	mov	sl, r5
   15a74:	mvn	r9, #-2147483648	; 0x80000000
   15a78:	cmp	r8, #0
   15a7c:	mov	r7, #0
   15a80:	beq	15a94 <ftello64@plt+0x4630>
   15a84:	mov	r0, sl
   15a88:	mov	r1, r9
   15a8c:	mvn	r2, #0
   15a90:	bl	113e0 <__explicit_bzero_chk@plt>
   15a94:	mov	r0, sl
   15a98:	bl	177f4 <ftello64@plt+0x6390>
   15a9c:	bl	11350 <__errno_location@plt>
   15aa0:	str	r4, [r0]
   15aa4:	b	15b30 <ftello64@plt+0x46cc>
   15aa8:	bl	11350 <__errno_location@plt>
   15aac:	ldr	r4, [r0]
   15ab0:	mov	sl, r5
   15ab4:	mov	r7, #0
   15ab8:	b	15a94 <ftello64@plt+0x4630>
   15abc:	bl	11350 <__errno_location@plt>
   15ac0:	ldr	r4, [r0]
   15ac4:	mov	sl, r5
   15ac8:	mov	r7, #0
   15acc:	b	15a84 <ftello64@plt+0x4620>
   15ad0:	mov	r0, r1
   15ad4:	bl	17638 <ftello64@plt+0x61d4>
   15ad8:	cmp	r0, #0
   15adc:	beq	15b0c <ftello64@plt+0x46a8>
   15ae0:	mov	r1, sl
   15ae4:	mov	r2, r6
   15ae8:	mov	r7, r0
   15aec:	bl	111dc <memcpy@plt>
   15af0:	mov	r0, sl
   15af4:	mov	r1, r9
   15af8:	mvn	r2, #0
   15afc:	bl	113e0 <__explicit_bzero_chk@plt>
   15b00:	mov	r0, sl
   15b04:	bl	177f4 <ftello64@plt+0x6390>
   15b08:	b	15b20 <ftello64@plt+0x46bc>
   15b0c:	add	r0, sl, r6
   15b10:	sub	r1, r9, r6
   15b14:	mvn	r2, #0
   15b18:	bl	113e0 <__explicit_bzero_chk@plt>
   15b1c:	mov	r7, sl
   15b20:	ldr	r1, [sp]
   15b24:	mov	r0, #0
   15b28:	strb	r0, [r7, r6]
   15b2c:	str	r6, [r1]
   15b30:	mov	r0, r7
   15b34:	sub	sp, fp, #28
   15b38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b3c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15b40:	add	fp, sp, #24
   15b44:	mov	r6, r1
   15b48:	movw	r1, #39134	; 0x98de
   15b4c:	mov	r5, r2
   15b50:	movw	r2, #39138	; 0x98e2
   15b54:	movt	r2, #1
   15b58:	movt	r1, #1
   15b5c:	tst	r6, #1
   15b60:	moveq	r1, r2
   15b64:	bl	11404 <fopen64@plt>
   15b68:	mov	r4, #0
   15b6c:	cmp	r0, #0
   15b70:	beq	15be4 <ftello64@plt+0x4780>
   15b74:	mov	r7, r0
   15b78:	ands	r8, r6, #2
   15b7c:	beq	15b94 <ftello64@plt+0x4730>
   15b80:	mov	r0, r7
   15b84:	mov	r1, #0
   15b88:	mov	r2, #2
   15b8c:	mov	r3, #0
   15b90:	bl	11368 <setvbuf@plt>
   15b94:	mov	r0, r7
   15b98:	mov	r1, r6
   15b9c:	mov	r2, r5
   15ba0:	bl	15884 <ftello64@plt+0x4420>
   15ba4:	mov	r6, r0
   15ba8:	mov	r0, r7
   15bac:	bl	1273c <ftello64@plt+0x12d8>
   15bb0:	cmp	r0, #0
   15bb4:	moveq	r0, r6
   15bb8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   15bbc:	cmp	r6, #0
   15bc0:	beq	15be4 <ftello64@plt+0x4780>
   15bc4:	cmp	r8, #0
   15bc8:	beq	15bdc <ftello64@plt+0x4778>
   15bcc:	ldr	r1, [r5]
   15bd0:	mov	r0, r6
   15bd4:	mvn	r2, #0
   15bd8:	bl	113e0 <__explicit_bzero_chk@plt>
   15bdc:	mov	r0, r6
   15be0:	bl	177f4 <ftello64@plt+0x6390>
   15be4:	mov	r0, r4
   15be8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15bec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15bf0:	add	fp, sp, #24
   15bf4:	sub	sp, sp, #32
   15bf8:	ldr	r6, [fp, #12]
   15bfc:	ldr	r7, [fp, #8]
   15c00:	mov	r4, r2
   15c04:	mov	r8, r0
   15c08:	cmp	r1, #0
   15c0c:	beq	15c34 <ftello64@plt+0x47d0>
   15c10:	movw	r2, #39141	; 0x98e5
   15c14:	mov	r5, r1
   15c18:	str	r3, [sp, #4]
   15c1c:	str	r4, [sp]
   15c20:	mov	r0, r8
   15c24:	mov	r1, #1
   15c28:	movt	r2, #1
   15c2c:	mov	r3, r5
   15c30:	b	15c4c <ftello64@plt+0x47e8>
   15c34:	movw	r2, #39153	; 0x98f1
   15c38:	str	r3, [sp]
   15c3c:	mov	r0, r8
   15c40:	mov	r1, #1
   15c44:	mov	r3, r4
   15c48:	movt	r2, #1
   15c4c:	bl	11398 <__fprintf_chk@plt>
   15c50:	movw	r1, #39160	; 0x98f8
   15c54:	mov	r0, #0
   15c58:	mov	r2, #5
   15c5c:	movt	r1, #1
   15c60:	bl	11224 <dcgettext@plt>
   15c64:	movw	r2, #39878	; 0x9bc6
   15c68:	mov	r3, r0
   15c6c:	movw	r0, #2022	; 0x7e6
   15c70:	mov	r1, #1
   15c74:	str	r0, [sp]
   15c78:	movt	r2, #1
   15c7c:	mov	r0, r8
   15c80:	bl	11398 <__fprintf_chk@plt>
   15c84:	movw	r4, #38501	; 0x9665
   15c88:	mov	r1, r8
   15c8c:	movt	r4, #1
   15c90:	mov	r0, r4
   15c94:	bl	1117c <fputs_unlocked@plt>
   15c98:	movw	r1, #39164	; 0x98fc
   15c9c:	mov	r0, #0
   15ca0:	mov	r2, #5
   15ca4:	movt	r1, #1
   15ca8:	bl	11224 <dcgettext@plt>
   15cac:	movw	r3, #39335	; 0x99a7
   15cb0:	mov	r2, r0
   15cb4:	mov	r0, r8
   15cb8:	mov	r1, #1
   15cbc:	movt	r3, #1
   15cc0:	bl	11398 <__fprintf_chk@plt>
   15cc4:	mov	r0, r4
   15cc8:	mov	r1, r8
   15ccc:	bl	1117c <fputs_unlocked@plt>
   15cd0:	cmp	r6, #9
   15cd4:	bhi	15d10 <ftello64@plt+0x48ac>
   15cd8:	add	r0, pc, #0
   15cdc:	ldr	pc, [r0, r6, lsl #2]
   15ce0:	andeq	r5, r1, r8, lsl #26
   15ce4:	andeq	r5, r1, ip, lsl sp
   15ce8:	andeq	r5, r1, ip, asr #26
   15cec:	andeq	r5, r1, r4, ror sp
   15cf0:	muleq	r1, ip, sp
   15cf4:	andeq	r5, r1, r4, asr #27
   15cf8:	andeq	r5, r1, ip, ror #27
   15cfc:	andeq	r5, r1, r4, lsr #28
   15d00:	andeq	r5, r1, r4, asr #29
   15d04:	andeq	r5, r1, ip, ror #28
   15d08:	sub	sp, fp, #24
   15d0c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15d10:	movw	r1, #39688	; 0x9b08
   15d14:	movt	r1, #1
   15d18:	b	15e74 <ftello64@plt+0x4a10>
   15d1c:	movw	r1, #39369	; 0x99c9
   15d20:	mov	r0, #0
   15d24:	mov	r2, #5
   15d28:	movt	r1, #1
   15d2c:	bl	11224 <dcgettext@plt>
   15d30:	ldr	r3, [r7]
   15d34:	mov	r2, r0
   15d38:	mov	r0, r8
   15d3c:	mov	r1, #1
   15d40:	sub	sp, fp, #24
   15d44:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15d48:	b	11398 <__fprintf_chk@plt>
   15d4c:	movw	r1, #39385	; 0x99d9
   15d50:	mov	r0, #0
   15d54:	mov	r2, #5
   15d58:	movt	r1, #1
   15d5c:	bl	11224 <dcgettext@plt>
   15d60:	mov	r2, r0
   15d64:	ldr	r3, [r7]
   15d68:	ldr	r0, [r7, #4]
   15d6c:	str	r0, [sp]
   15d70:	b	15e60 <ftello64@plt+0x49fc>
   15d74:	movw	r1, #39408	; 0x99f0
   15d78:	mov	r0, #0
   15d7c:	mov	r2, #5
   15d80:	movt	r1, #1
   15d84:	bl	11224 <dcgettext@plt>
   15d88:	ldr	r3, [r7]
   15d8c:	mov	r2, r0
   15d90:	ldmib	r7, {r0, r1}
   15d94:	stm	sp, {r0, r1}
   15d98:	b	15e60 <ftello64@plt+0x49fc>
   15d9c:	movw	r1, #39436	; 0x9a0c
   15da0:	mov	r0, #0
   15da4:	mov	r2, #5
   15da8:	movt	r1, #1
   15dac:	bl	11224 <dcgettext@plt>
   15db0:	ldr	r3, [r7]
   15db4:	mov	r2, r0
   15db8:	ldmib	r7, {r0, r1, r7}
   15dbc:	stm	sp, {r0, r1, r7}
   15dc0:	b	15e60 <ftello64@plt+0x49fc>
   15dc4:	movw	r1, #39468	; 0x9a2c
   15dc8:	mov	r0, #0
   15dcc:	mov	r2, #5
   15dd0:	movt	r1, #1
   15dd4:	bl	11224 <dcgettext@plt>
   15dd8:	ldr	r3, [r7]
   15ddc:	mov	r2, r0
   15de0:	ldmib	r7, {r0, r1, r6, r7}
   15de4:	stm	sp, {r0, r1, r6, r7}
   15de8:	b	15e60 <ftello64@plt+0x49fc>
   15dec:	movw	r1, #39504	; 0x9a50
   15df0:	mov	r0, #0
   15df4:	mov	r2, #5
   15df8:	movt	r1, #1
   15dfc:	bl	11224 <dcgettext@plt>
   15e00:	ldr	r3, [r7]
   15e04:	mov	r2, r0
   15e08:	ldmib	r7, {r0, r1, r6}
   15e0c:	ldr	r5, [r7, #16]
   15e10:	ldr	r7, [r7, #20]
   15e14:	stm	sp, {r0, r1, r6}
   15e18:	str	r5, [sp, #12]
   15e1c:	str	r7, [sp, #16]
   15e20:	b	15e60 <ftello64@plt+0x49fc>
   15e24:	movw	r1, #39544	; 0x9a78
   15e28:	mov	r0, #0
   15e2c:	mov	r2, #5
   15e30:	movt	r1, #1
   15e34:	bl	11224 <dcgettext@plt>
   15e38:	ldr	r3, [r7]
   15e3c:	mov	r2, r0
   15e40:	ldmib	r7, {r0, r1, r6}
   15e44:	ldr	r5, [r7, #16]
   15e48:	ldr	r4, [r7, #20]
   15e4c:	ldr	r7, [r7, #24]
   15e50:	stm	sp, {r0, r1, r6}
   15e54:	str	r5, [sp, #12]
   15e58:	str	r4, [sp, #16]
   15e5c:	str	r7, [sp, #20]
   15e60:	mov	r0, r8
   15e64:	mov	r1, #1
   15e68:	b	15f14 <ftello64@plt+0x4ab0>
   15e6c:	movw	r1, #39636	; 0x9ad4
   15e70:	movt	r1, #1
   15e74:	mov	r0, #0
   15e78:	mov	r2, #5
   15e7c:	bl	11224 <dcgettext@plt>
   15e80:	mov	ip, r0
   15e84:	ldr	r3, [r7]
   15e88:	ldr	r0, [r7, #4]
   15e8c:	ldr	r1, [r7, #8]
   15e90:	ldr	r6, [r7, #12]
   15e94:	ldr	r5, [r7, #16]
   15e98:	ldr	r4, [r7, #20]
   15e9c:	ldr	r2, [r7, #24]
   15ea0:	ldr	lr, [r7, #28]
   15ea4:	ldr	r7, [r7, #32]
   15ea8:	stm	sp, {r0, r1, r6}
   15eac:	str	r5, [sp, #12]
   15eb0:	str	r4, [sp, #16]
   15eb4:	str	r2, [sp, #20]
   15eb8:	str	lr, [sp, #24]
   15ebc:	str	r7, [sp, #28]
   15ec0:	b	15f08 <ftello64@plt+0x4aa4>
   15ec4:	movw	r1, #39588	; 0x9aa4
   15ec8:	mov	r0, #0
   15ecc:	mov	r2, #5
   15ed0:	movt	r1, #1
   15ed4:	bl	11224 <dcgettext@plt>
   15ed8:	mov	ip, r0
   15edc:	ldr	r3, [r7]
   15ee0:	ldmib	r7, {r0, r1, r6}
   15ee4:	ldr	r5, [r7, #16]
   15ee8:	ldr	r4, [r7, #20]
   15eec:	ldr	r2, [r7, #24]
   15ef0:	ldr	r7, [r7, #28]
   15ef4:	stm	sp, {r0, r1, r6}
   15ef8:	str	r5, [sp, #12]
   15efc:	str	r4, [sp, #16]
   15f00:	str	r2, [sp, #20]
   15f04:	str	r7, [sp, #24]
   15f08:	mov	r0, r8
   15f0c:	mov	r1, #1
   15f10:	mov	r2, ip
   15f14:	bl	11398 <__fprintf_chk@plt>
   15f18:	sub	sp, fp, #24
   15f1c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15f20:	push	{r4, sl, fp, lr}
   15f24:	add	fp, sp, #8
   15f28:	sub	sp, sp, #8
   15f2c:	ldr	ip, [fp, #8]
   15f30:	mov	lr, #0
   15f34:	ldr	r4, [ip, lr, lsl #2]
   15f38:	add	lr, lr, #1
   15f3c:	cmp	r4, #0
   15f40:	bne	15f34 <ftello64@plt+0x4ad0>
   15f44:	sub	r4, lr, #1
   15f48:	str	ip, [sp]
   15f4c:	str	r4, [sp, #4]
   15f50:	bl	15bec <ftello64@plt+0x4788>
   15f54:	sub	sp, fp, #8
   15f58:	pop	{r4, sl, fp, pc}
   15f5c:	push	{fp, lr}
   15f60:	mov	fp, sp
   15f64:	sub	sp, sp, #48	; 0x30
   15f68:	ldr	ip, [fp, #8]
   15f6c:	ldr	lr, [ip]
   15f70:	cmp	lr, #0
   15f74:	str	lr, [sp, #8]
   15f78:	beq	16014 <ftello64@plt+0x4bb0>
   15f7c:	ldr	lr, [ip, #4]
   15f80:	cmp	lr, #0
   15f84:	str	lr, [sp, #12]
   15f88:	beq	1601c <ftello64@plt+0x4bb8>
   15f8c:	ldr	lr, [ip, #8]
   15f90:	cmp	lr, #0
   15f94:	str	lr, [sp, #16]
   15f98:	beq	16024 <ftello64@plt+0x4bc0>
   15f9c:	ldr	lr, [ip, #12]
   15fa0:	cmp	lr, #0
   15fa4:	str	lr, [sp, #20]
   15fa8:	beq	1602c <ftello64@plt+0x4bc8>
   15fac:	ldr	lr, [ip, #16]
   15fb0:	cmp	lr, #0
   15fb4:	str	lr, [sp, #24]
   15fb8:	beq	16034 <ftello64@plt+0x4bd0>
   15fbc:	ldr	lr, [ip, #20]
   15fc0:	cmp	lr, #0
   15fc4:	str	lr, [sp, #28]
   15fc8:	beq	1603c <ftello64@plt+0x4bd8>
   15fcc:	ldr	lr, [ip, #24]
   15fd0:	cmp	lr, #0
   15fd4:	str	lr, [sp, #32]
   15fd8:	beq	16044 <ftello64@plt+0x4be0>
   15fdc:	ldr	lr, [ip, #28]
   15fe0:	cmp	lr, #0
   15fe4:	str	lr, [sp, #36]	; 0x24
   15fe8:	beq	1604c <ftello64@plt+0x4be8>
   15fec:	ldr	lr, [ip, #32]
   15ff0:	cmp	lr, #0
   15ff4:	str	lr, [sp, #40]	; 0x28
   15ff8:	beq	16054 <ftello64@plt+0x4bf0>
   15ffc:	ldr	lr, [ip, #36]	; 0x24
   16000:	mov	ip, #10
   16004:	cmp	lr, #0
   16008:	str	lr, [sp, #44]	; 0x2c
   1600c:	movweq	ip, #9
   16010:	b	16058 <ftello64@plt+0x4bf4>
   16014:	mov	ip, #0
   16018:	b	16058 <ftello64@plt+0x4bf4>
   1601c:	mov	ip, #1
   16020:	b	16058 <ftello64@plt+0x4bf4>
   16024:	mov	ip, #2
   16028:	b	16058 <ftello64@plt+0x4bf4>
   1602c:	mov	ip, #3
   16030:	b	16058 <ftello64@plt+0x4bf4>
   16034:	mov	ip, #4
   16038:	b	16058 <ftello64@plt+0x4bf4>
   1603c:	mov	ip, #5
   16040:	b	16058 <ftello64@plt+0x4bf4>
   16044:	mov	ip, #6
   16048:	b	16058 <ftello64@plt+0x4bf4>
   1604c:	mov	ip, #7
   16050:	b	16058 <ftello64@plt+0x4bf4>
   16054:	mov	ip, #8
   16058:	add	lr, sp, #8
   1605c:	str	ip, [sp, #4]
   16060:	str	lr, [sp]
   16064:	bl	15bec <ftello64@plt+0x4788>
   16068:	mov	sp, fp
   1606c:	pop	{fp, pc}
   16070:	push	{fp, lr}
   16074:	mov	fp, sp
   16078:	sub	sp, sp, #56	; 0x38
   1607c:	add	ip, fp, #8
   16080:	str	ip, [sp, #12]
   16084:	ldr	lr, [fp, #8]
   16088:	cmp	lr, #0
   1608c:	str	lr, [sp, #16]
   16090:	beq	1612c <ftello64@plt+0x4cc8>
   16094:	ldr	lr, [ip, #4]
   16098:	cmp	lr, #0
   1609c:	str	lr, [sp, #20]
   160a0:	beq	16134 <ftello64@plt+0x4cd0>
   160a4:	ldr	lr, [ip, #8]
   160a8:	cmp	lr, #0
   160ac:	str	lr, [sp, #24]
   160b0:	beq	1613c <ftello64@plt+0x4cd8>
   160b4:	ldr	lr, [ip, #12]
   160b8:	cmp	lr, #0
   160bc:	str	lr, [sp, #28]
   160c0:	beq	16144 <ftello64@plt+0x4ce0>
   160c4:	ldr	lr, [ip, #16]
   160c8:	cmp	lr, #0
   160cc:	str	lr, [sp, #32]
   160d0:	beq	1614c <ftello64@plt+0x4ce8>
   160d4:	ldr	lr, [ip, #20]
   160d8:	cmp	lr, #0
   160dc:	str	lr, [sp, #36]	; 0x24
   160e0:	beq	16154 <ftello64@plt+0x4cf0>
   160e4:	ldr	lr, [ip, #24]
   160e8:	cmp	lr, #0
   160ec:	str	lr, [sp, #40]	; 0x28
   160f0:	beq	1615c <ftello64@plt+0x4cf8>
   160f4:	ldr	lr, [ip, #28]
   160f8:	cmp	lr, #0
   160fc:	str	lr, [sp, #44]	; 0x2c
   16100:	beq	16164 <ftello64@plt+0x4d00>
   16104:	ldr	lr, [ip, #32]
   16108:	cmp	lr, #0
   1610c:	str	lr, [sp, #48]	; 0x30
   16110:	beq	1616c <ftello64@plt+0x4d08>
   16114:	ldr	lr, [ip, #36]	; 0x24
   16118:	mov	ip, #10
   1611c:	cmp	lr, #0
   16120:	str	lr, [sp, #52]	; 0x34
   16124:	movweq	ip, #9
   16128:	b	16170 <ftello64@plt+0x4d0c>
   1612c:	mov	ip, #0
   16130:	b	16170 <ftello64@plt+0x4d0c>
   16134:	mov	ip, #1
   16138:	b	16170 <ftello64@plt+0x4d0c>
   1613c:	mov	ip, #2
   16140:	b	16170 <ftello64@plt+0x4d0c>
   16144:	mov	ip, #3
   16148:	b	16170 <ftello64@plt+0x4d0c>
   1614c:	mov	ip, #4
   16150:	b	16170 <ftello64@plt+0x4d0c>
   16154:	mov	ip, #5
   16158:	b	16170 <ftello64@plt+0x4d0c>
   1615c:	mov	ip, #6
   16160:	b	16170 <ftello64@plt+0x4d0c>
   16164:	mov	ip, #7
   16168:	b	16170 <ftello64@plt+0x4d0c>
   1616c:	mov	ip, #8
   16170:	add	lr, sp, #16
   16174:	str	ip, [sp, #4]
   16178:	str	lr, [sp]
   1617c:	bl	15bec <ftello64@plt+0x4788>
   16180:	mov	sp, fp
   16184:	pop	{fp, pc}
   16188:	push	{fp, lr}
   1618c:	mov	fp, sp
   16190:	movw	r0, #41348	; 0xa184
   16194:	movt	r0, #2
   16198:	ldr	r1, [r0]
   1619c:	movw	r0, #38501	; 0x9665
   161a0:	movt	r0, #1
   161a4:	bl	1117c <fputs_unlocked@plt>
   161a8:	movw	r1, #39748	; 0x9b44
   161ac:	mov	r0, #0
   161b0:	mov	r2, #5
   161b4:	movt	r1, #1
   161b8:	bl	11224 <dcgettext@plt>
   161bc:	movw	r2, #39768	; 0x9b58
   161c0:	mov	r1, r0
   161c4:	mov	r0, #1
   161c8:	movt	r2, #1
   161cc:	bl	11380 <__printf_chk@plt>
   161d0:	movw	r1, #39790	; 0x9b6e
   161d4:	mov	r0, #0
   161d8:	mov	r2, #5
   161dc:	movt	r1, #1
   161e0:	bl	11224 <dcgettext@plt>
   161e4:	movw	r2, #37942	; 0x9436
   161e8:	movw	r3, #38310	; 0x95a6
   161ec:	mov	r1, r0
   161f0:	mov	r0, #1
   161f4:	movt	r2, #1
   161f8:	movt	r3, #1
   161fc:	bl	11380 <__printf_chk@plt>
   16200:	movw	r1, #39810	; 0x9b82
   16204:	mov	r0, #0
   16208:	mov	r2, #5
   1620c:	movt	r1, #1
   16210:	bl	11224 <dcgettext@plt>
   16214:	movw	r2, #39849	; 0x9ba9
   16218:	mov	r1, r0
   1621c:	mov	r0, #1
   16220:	movt	r2, #1
   16224:	pop	{fp, lr}
   16228:	b	11380 <__printf_chk@plt>
   1622c:	push	{r4, r5, r6, sl, fp, lr}
   16230:	add	fp, sp, #16
   16234:	mov	r4, r2
   16238:	mov	r5, r1
   1623c:	mov	r6, r0
   16240:	bl	18b68 <ftello64@plt+0x7704>
   16244:	cmp	r0, #0
   16248:	popne	{r4, r5, r6, sl, fp, pc}
   1624c:	cmp	r6, #0
   16250:	beq	16264 <ftello64@plt+0x4e00>
   16254:	cmp	r5, #0
   16258:	cmpne	r4, #0
   1625c:	bne	16264 <ftello64@plt+0x4e00>
   16260:	pop	{r4, r5, r6, sl, fp, pc}
   16264:	bl	16804 <ftello64@plt+0x53a0>
   16268:	push	{r4, r5, r6, sl, fp, lr}
   1626c:	add	fp, sp, #16
   16270:	mov	r4, r2
   16274:	mov	r5, r1
   16278:	mov	r6, r0
   1627c:	bl	18b68 <ftello64@plt+0x7704>
   16280:	cmp	r0, #0
   16284:	popne	{r4, r5, r6, sl, fp, pc}
   16288:	cmp	r6, #0
   1628c:	beq	162a0 <ftello64@plt+0x4e3c>
   16290:	cmp	r5, #0
   16294:	cmpne	r4, #0
   16298:	bne	162a0 <ftello64@plt+0x4e3c>
   1629c:	pop	{r4, r5, r6, sl, fp, pc}
   162a0:	bl	16804 <ftello64@plt+0x53a0>
   162a4:	push	{fp, lr}
   162a8:	mov	fp, sp
   162ac:	bl	17638 <ftello64@plt+0x61d4>
   162b0:	cmp	r0, #0
   162b4:	popne	{fp, pc}
   162b8:	bl	16804 <ftello64@plt+0x53a0>
   162bc:	push	{fp, lr}
   162c0:	mov	fp, sp
   162c4:	bl	17638 <ftello64@plt+0x61d4>
   162c8:	cmp	r0, #0
   162cc:	popne	{fp, pc}
   162d0:	bl	16804 <ftello64@plt+0x53a0>
   162d4:	push	{fp, lr}
   162d8:	mov	fp, sp
   162dc:	bl	17638 <ftello64@plt+0x61d4>
   162e0:	cmp	r0, #0
   162e4:	popne	{fp, pc}
   162e8:	bl	16804 <ftello64@plt+0x53a0>
   162ec:	push	{r4, r5, fp, lr}
   162f0:	add	fp, sp, #8
   162f4:	mov	r4, r1
   162f8:	mov	r5, r0
   162fc:	bl	17668 <ftello64@plt+0x6204>
   16300:	cmp	r0, #0
   16304:	popne	{r4, r5, fp, pc}
   16308:	cmp	r5, #0
   1630c:	beq	1631c <ftello64@plt+0x4eb8>
   16310:	cmp	r4, #0
   16314:	bne	1631c <ftello64@plt+0x4eb8>
   16318:	pop	{r4, r5, fp, pc}
   1631c:	bl	16804 <ftello64@plt+0x53a0>
   16320:	push	{fp, lr}
   16324:	mov	fp, sp
   16328:	cmp	r1, #0
   1632c:	orreq	r1, r1, #1
   16330:	bl	17668 <ftello64@plt+0x6204>
   16334:	cmp	r0, #0
   16338:	popne	{fp, pc}
   1633c:	bl	16804 <ftello64@plt+0x53a0>
   16340:	push	{fp, lr}
   16344:	mov	fp, sp
   16348:	clz	r3, r2
   1634c:	lsr	ip, r3, #5
   16350:	clz	r3, r1
   16354:	lsr	r3, r3, #5
   16358:	orrs	r3, r3, ip
   1635c:	movwne	r1, #1
   16360:	movwne	r2, #1
   16364:	bl	18b68 <ftello64@plt+0x7704>
   16368:	cmp	r0, #0
   1636c:	popne	{fp, pc}
   16370:	bl	16804 <ftello64@plt+0x53a0>
   16374:	push	{fp, lr}
   16378:	mov	fp, sp
   1637c:	mov	r2, r1
   16380:	mov	r1, r0
   16384:	mov	r0, #0
   16388:	bl	18b68 <ftello64@plt+0x7704>
   1638c:	cmp	r0, #0
   16390:	popne	{fp, pc}
   16394:	bl	16804 <ftello64@plt+0x53a0>
   16398:	push	{fp, lr}
   1639c:	mov	fp, sp
   163a0:	mov	r2, r1
   163a4:	mov	r1, r0
   163a8:	clz	r0, r2
   163ac:	clz	r3, r1
   163b0:	lsr	r0, r0, #5
   163b4:	lsr	r3, r3, #5
   163b8:	orrs	r0, r3, r0
   163bc:	movwne	r1, #1
   163c0:	movwne	r2, #1
   163c4:	mov	r0, #0
   163c8:	bl	18b68 <ftello64@plt+0x7704>
   163cc:	cmp	r0, #0
   163d0:	popne	{fp, pc}
   163d4:	bl	16804 <ftello64@plt+0x53a0>
   163d8:	push	{r4, r5, r6, sl, fp, lr}
   163dc:	add	fp, sp, #16
   163e0:	ldr	r5, [r1]
   163e4:	mov	r4, r1
   163e8:	mov	r6, r0
   163ec:	cmp	r0, #0
   163f0:	beq	16408 <ftello64@plt+0x4fa4>
   163f4:	mov	r0, #1
   163f8:	add	r0, r0, r5, lsr #1
   163fc:	adds	r5, r5, r0
   16400:	bcc	16410 <ftello64@plt+0x4fac>
   16404:	b	1644c <ftello64@plt+0x4fe8>
   16408:	cmp	r5, #0
   1640c:	movweq	r5, #64	; 0x40
   16410:	mov	r0, r6
   16414:	mov	r1, r5
   16418:	mov	r2, #1
   1641c:	bl	18b68 <ftello64@plt+0x7704>
   16420:	cmp	r5, #0
   16424:	mov	r1, r5
   16428:	movwne	r1, #1
   1642c:	cmp	r0, #0
   16430:	bne	16444 <ftello64@plt+0x4fe0>
   16434:	clz	r2, r6
   16438:	lsr	r2, r2, #5
   1643c:	orrs	r1, r2, r1
   16440:	bne	1644c <ftello64@plt+0x4fe8>
   16444:	str	r5, [r4]
   16448:	pop	{r4, r5, r6, sl, fp, pc}
   1644c:	bl	16804 <ftello64@plt+0x53a0>
   16450:	push	{r4, r5, r6, r7, fp, lr}
   16454:	add	fp, sp, #16
   16458:	ldr	r5, [r1]
   1645c:	mov	r6, r2
   16460:	mov	r4, r1
   16464:	mov	r7, r0
   16468:	cmp	r0, #0
   1646c:	beq	16484 <ftello64@plt+0x5020>
   16470:	mov	r0, #1
   16474:	add	r0, r0, r5, lsr #1
   16478:	adds	r5, r5, r0
   1647c:	bcc	1649c <ftello64@plt+0x5038>
   16480:	b	164d0 <ftello64@plt+0x506c>
   16484:	cmp	r5, #0
   16488:	bne	1649c <ftello64@plt+0x5038>
   1648c:	mov	r0, #64	; 0x40
   16490:	cmp	r6, #64	; 0x40
   16494:	udiv	r5, r0, r6
   16498:	addhi	r5, r5, #1
   1649c:	mov	r0, r7
   164a0:	mov	r1, r5
   164a4:	mov	r2, r6
   164a8:	bl	18b68 <ftello64@plt+0x7704>
   164ac:	cmp	r0, #0
   164b0:	bne	164c8 <ftello64@plt+0x5064>
   164b4:	cmp	r7, #0
   164b8:	beq	164d0 <ftello64@plt+0x506c>
   164bc:	cmp	r6, #0
   164c0:	cmpne	r5, #0
   164c4:	bne	164d0 <ftello64@plt+0x506c>
   164c8:	str	r5, [r4]
   164cc:	pop	{r4, r5, r6, r7, fp, pc}
   164d0:	bl	16804 <ftello64@plt+0x53a0>
   164d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   164d8:	add	fp, sp, #24
   164dc:	mov	r8, r1
   164e0:	ldr	r1, [r1]
   164e4:	mov	r5, r0
   164e8:	add	r0, r1, r1, asr #1
   164ec:	cmp	r0, r1
   164f0:	mvnvs	r0, #-2147483648	; 0x80000000
   164f4:	cmp	r0, r3
   164f8:	mov	r7, r0
   164fc:	movgt	r7, r3
   16500:	cmn	r3, #1
   16504:	movle	r7, r0
   16508:	ldr	r0, [fp, #8]
   1650c:	cmn	r0, #1
   16510:	ble	16538 <ftello64@plt+0x50d4>
   16514:	cmp	r0, #0
   16518:	beq	1658c <ftello64@plt+0x5128>
   1651c:	cmn	r7, #1
   16520:	ble	16560 <ftello64@plt+0x50fc>
   16524:	mvn	r4, #-2147483648	; 0x80000000
   16528:	udiv	r6, r4, r0
   1652c:	cmp	r6, r7
   16530:	bge	1658c <ftello64@plt+0x5128>
   16534:	b	1659c <ftello64@plt+0x5138>
   16538:	cmn	r7, #1
   1653c:	ble	1657c <ftello64@plt+0x5118>
   16540:	cmn	r0, #1
   16544:	beq	1658c <ftello64@plt+0x5128>
   16548:	mov	r6, #-2147483648	; 0x80000000
   1654c:	mvn	r4, #-2147483648	; 0x80000000
   16550:	sdiv	r6, r6, r0
   16554:	cmp	r6, r7
   16558:	bge	1658c <ftello64@plt+0x5128>
   1655c:	b	1659c <ftello64@plt+0x5138>
   16560:	beq	1658c <ftello64@plt+0x5128>
   16564:	mov	r6, #-2147483648	; 0x80000000
   16568:	mvn	r4, #-2147483648	; 0x80000000
   1656c:	sdiv	r6, r6, r7
   16570:	cmp	r6, r0
   16574:	bge	1658c <ftello64@plt+0x5128>
   16578:	b	1659c <ftello64@plt+0x5138>
   1657c:	mvn	r4, #-2147483648	; 0x80000000
   16580:	sdiv	r6, r4, r0
   16584:	cmp	r7, r6
   16588:	blt	1659c <ftello64@plt+0x5138>
   1658c:	mul	r6, r7, r0
   16590:	mov	r4, #64	; 0x40
   16594:	cmp	r6, #63	; 0x3f
   16598:	bgt	165a4 <ftello64@plt+0x5140>
   1659c:	sdiv	r7, r4, r0
   165a0:	mul	r6, r7, r0
   165a4:	cmp	r5, #0
   165a8:	moveq	r4, #0
   165ac:	streq	r4, [r8]
   165b0:	sub	r4, r7, r1
   165b4:	cmp	r4, r2
   165b8:	bge	16664 <ftello64@plt+0x5200>
   165bc:	add	r7, r1, r2
   165c0:	mov	r6, #0
   165c4:	mov	r2, #0
   165c8:	cmp	r7, r3
   165cc:	movwgt	r6, #1
   165d0:	cmn	r3, #1
   165d4:	movwgt	r2, #1
   165d8:	cmp	r7, r1
   165dc:	bvs	16698 <ftello64@plt+0x5234>
   165e0:	ands	r1, r2, r6
   165e4:	bne	16698 <ftello64@plt+0x5234>
   165e8:	cmn	r0, #1
   165ec:	ble	16614 <ftello64@plt+0x51b0>
   165f0:	cmp	r0, #0
   165f4:	beq	16660 <ftello64@plt+0x51fc>
   165f8:	cmn	r7, #1
   165fc:	ble	16638 <ftello64@plt+0x51d4>
   16600:	mvn	r1, #-2147483648	; 0x80000000
   16604:	udiv	r1, r1, r0
   16608:	cmp	r1, r7
   1660c:	bge	16660 <ftello64@plt+0x51fc>
   16610:	b	16698 <ftello64@plt+0x5234>
   16614:	cmn	r7, #1
   16618:	ble	16650 <ftello64@plt+0x51ec>
   1661c:	cmn	r0, #1
   16620:	beq	16660 <ftello64@plt+0x51fc>
   16624:	mov	r1, #-2147483648	; 0x80000000
   16628:	sdiv	r1, r1, r0
   1662c:	cmp	r1, r7
   16630:	bge	16660 <ftello64@plt+0x51fc>
   16634:	b	16698 <ftello64@plt+0x5234>
   16638:	beq	16660 <ftello64@plt+0x51fc>
   1663c:	mov	r1, #-2147483648	; 0x80000000
   16640:	sdiv	r1, r1, r7
   16644:	cmp	r1, r0
   16648:	bge	16660 <ftello64@plt+0x51fc>
   1664c:	b	16698 <ftello64@plt+0x5234>
   16650:	mvn	r1, #-2147483648	; 0x80000000
   16654:	sdiv	r1, r1, r0
   16658:	cmp	r7, r1
   1665c:	blt	16698 <ftello64@plt+0x5234>
   16660:	mul	r6, r7, r0
   16664:	mov	r0, r5
   16668:	mov	r1, r6
   1666c:	bl	17668 <ftello64@plt+0x6204>
   16670:	cmp	r6, #0
   16674:	movwne	r6, #1
   16678:	cmp	r0, #0
   1667c:	bne	16690 <ftello64@plt+0x522c>
   16680:	clz	r1, r5
   16684:	lsr	r1, r1, #5
   16688:	orrs	r1, r1, r6
   1668c:	bne	16698 <ftello64@plt+0x5234>
   16690:	str	r7, [r8]
   16694:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16698:	bl	16804 <ftello64@plt+0x53a0>
   1669c:	push	{fp, lr}
   166a0:	mov	fp, sp
   166a4:	mov	r1, #1
   166a8:	bl	175e4 <ftello64@plt+0x6180>
   166ac:	cmp	r0, #0
   166b0:	popne	{fp, pc}
   166b4:	bl	16804 <ftello64@plt+0x53a0>
   166b8:	push	{fp, lr}
   166bc:	mov	fp, sp
   166c0:	bl	175e4 <ftello64@plt+0x6180>
   166c4:	cmp	r0, #0
   166c8:	popne	{fp, pc}
   166cc:	bl	16804 <ftello64@plt+0x53a0>
   166d0:	push	{fp, lr}
   166d4:	mov	fp, sp
   166d8:	mov	r1, #1
   166dc:	bl	175e4 <ftello64@plt+0x6180>
   166e0:	cmp	r0, #0
   166e4:	popne	{fp, pc}
   166e8:	bl	16804 <ftello64@plt+0x53a0>
   166ec:	push	{fp, lr}
   166f0:	mov	fp, sp
   166f4:	bl	175e4 <ftello64@plt+0x6180>
   166f8:	cmp	r0, #0
   166fc:	popne	{fp, pc}
   16700:	bl	16804 <ftello64@plt+0x53a0>
   16704:	push	{r4, r5, r6, sl, fp, lr}
   16708:	add	fp, sp, #16
   1670c:	mov	r5, r0
   16710:	mov	r0, r1
   16714:	mov	r4, r1
   16718:	bl	17638 <ftello64@plt+0x61d4>
   1671c:	cmp	r0, #0
   16720:	beq	1673c <ftello64@plt+0x52d8>
   16724:	mov	r1, r5
   16728:	mov	r2, r4
   1672c:	mov	r6, r0
   16730:	bl	111dc <memcpy@plt>
   16734:	mov	r0, r6
   16738:	pop	{r4, r5, r6, sl, fp, pc}
   1673c:	bl	16804 <ftello64@plt+0x53a0>
   16740:	push	{r4, r5, r6, sl, fp, lr}
   16744:	add	fp, sp, #16
   16748:	mov	r5, r0
   1674c:	mov	r0, r1
   16750:	mov	r4, r1
   16754:	bl	17638 <ftello64@plt+0x61d4>
   16758:	cmp	r0, #0
   1675c:	beq	16778 <ftello64@plt+0x5314>
   16760:	mov	r1, r5
   16764:	mov	r2, r4
   16768:	mov	r6, r0
   1676c:	bl	111dc <memcpy@plt>
   16770:	mov	r0, r6
   16774:	pop	{r4, r5, r6, sl, fp, pc}
   16778:	bl	16804 <ftello64@plt+0x53a0>
   1677c:	push	{r4, r5, r6, sl, fp, lr}
   16780:	add	fp, sp, #16
   16784:	mov	r5, r0
   16788:	add	r0, r1, #1
   1678c:	mov	r4, r1
   16790:	bl	17638 <ftello64@plt+0x61d4>
   16794:	cmp	r0, #0
   16798:	beq	167c0 <ftello64@plt+0x535c>
   1679c:	mov	r6, r0
   167a0:	mov	r0, #0
   167a4:	mov	r1, r5
   167a8:	mov	r2, r4
   167ac:	strb	r0, [r6, r4]
   167b0:	mov	r0, r6
   167b4:	bl	111dc <memcpy@plt>
   167b8:	mov	r0, r6
   167bc:	pop	{r4, r5, r6, sl, fp, pc}
   167c0:	bl	16804 <ftello64@plt+0x53a0>
   167c4:	push	{r4, r5, r6, sl, fp, lr}
   167c8:	add	fp, sp, #16
   167cc:	mov	r4, r0
   167d0:	bl	11338 <strlen@plt>
   167d4:	add	r5, r0, #1
   167d8:	mov	r0, r5
   167dc:	bl	17638 <ftello64@plt+0x61d4>
   167e0:	cmp	r0, #0
   167e4:	beq	16800 <ftello64@plt+0x539c>
   167e8:	mov	r1, r4
   167ec:	mov	r2, r5
   167f0:	mov	r6, r0
   167f4:	bl	111dc <memcpy@plt>
   167f8:	mov	r0, r6
   167fc:	pop	{r4, r5, r6, sl, fp, pc}
   16800:	bl	16804 <ftello64@plt+0x53a0>
   16804:	push	{fp, lr}
   16808:	mov	fp, sp
   1680c:	movw	r0, #41252	; 0xa124
   16810:	movw	r1, #39925	; 0x9bf5
   16814:	mov	r2, #5
   16818:	movt	r0, #2
   1681c:	movt	r1, #1
   16820:	ldr	r4, [r0]
   16824:	mov	r0, #0
   16828:	bl	11224 <dcgettext@plt>
   1682c:	movw	r2, #37850	; 0x93da
   16830:	mov	r3, r0
   16834:	mov	r0, r4
   16838:	mov	r1, #0
   1683c:	movt	r2, #1
   16840:	bl	112c0 <error@plt>
   16844:	bl	11440 <abort@plt>
   16848:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1684c:	add	fp, sp, #24
   16850:	sub	sp, sp, #16
   16854:	mov	r8, r0
   16858:	ldr	r0, [fp, #16]
   1685c:	mov	r5, r3
   16860:	mov	r6, r2
   16864:	mov	r2, r1
   16868:	add	r3, sp, #8
   1686c:	mov	r1, #0
   16870:	str	r0, [sp]
   16874:	mov	r0, r8
   16878:	bl	16944 <ftello64@plt+0x54e0>
   1687c:	cmp	r0, #0
   16880:	bne	1690c <ftello64@plt+0x54a8>
   16884:	ldr	r4, [sp, #8]
   16888:	ldr	r7, [sp, #12]
   1688c:	subs	r0, r4, r6
   16890:	sbcs	r0, r7, r5
   16894:	bcc	168b8 <ftello64@plt+0x5454>
   16898:	ldr	r1, [fp, #8]
   1689c:	ldr	r0, [fp, #12]
   168a0:	subs	r1, r1, r4
   168a4:	sbcs	r0, r0, r7
   168a8:	movcs	r0, r4
   168ac:	movcs	r1, r7
   168b0:	subcs	sp, fp, #24
   168b4:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   168b8:	bl	11350 <__errno_location@plt>
   168bc:	subs	r1, r4, #1073741824	; 0x40000000
   168c0:	sbcs	r1, r7, #0
   168c4:	movcc	r1, #34	; 0x22
   168c8:	movcs	r1, #75	; 0x4b
   168cc:	str	r1, [r0]
   168d0:	ldr	r6, [r0]
   168d4:	ldr	r4, [fp, #24]
   168d8:	ldr	r5, [fp, #20]
   168dc:	mov	r0, r8
   168e0:	bl	14944 <ftello64@plt+0x34e0>
   168e4:	subs	r1, r6, #22
   168e8:	movw	r2, #37846	; 0x93d6
   168ec:	str	r0, [sp]
   168f0:	mov	r3, r5
   168f4:	movne	r1, r6
   168f8:	cmp	r4, #0
   168fc:	movt	r2, #1
   16900:	movweq	r4, #1
   16904:	mov	r0, r4
   16908:	bl	112c0 <error@plt>
   1690c:	cmp	r0, #1
   16910:	beq	16928 <ftello64@plt+0x54c4>
   16914:	cmp	r0, #3
   16918:	bne	16934 <ftello64@plt+0x54d0>
   1691c:	bl	11350 <__errno_location@plt>
   16920:	mov	r1, #0
   16924:	b	168cc <ftello64@plt+0x5468>
   16928:	bl	11350 <__errno_location@plt>
   1692c:	mov	r1, #75	; 0x4b
   16930:	b	168cc <ftello64@plt+0x5468>
   16934:	bl	11350 <__errno_location@plt>
   16938:	b	168d0 <ftello64@plt+0x546c>
   1693c:	mov	r1, #10
   16940:	b	16848 <ftello64@plt+0x53e4>
   16944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16948:	add	fp, sp, #28
   1694c:	sub	sp, sp, #44	; 0x2c
   16950:	cmp	r2, #37	; 0x25
   16954:	bcs	175c4 <ftello64@plt+0x6160>
   16958:	ldr	sl, [fp, #8]
   1695c:	mov	r6, r2
   16960:	mov	r7, r1
   16964:	mov	r4, r0
   16968:	str	r3, [sp, #36]	; 0x24
   1696c:	bl	11350 <__errno_location@plt>
   16970:	mov	r5, r0
   16974:	mov	r0, #0
   16978:	str	r0, [r5]
   1697c:	bl	11320 <__ctype_b_loc@plt>
   16980:	ldr	r1, [r0]
   16984:	mov	r2, r4
   16988:	ldrb	r0, [r2], #1
   1698c:	add	r3, r1, r0, lsl #1
   16990:	ldrb	r3, [r3, #1]
   16994:	tst	r3, #32
   16998:	bne	16988 <ftello64@plt+0x5524>
   1699c:	sub	r9, fp, #32
   169a0:	cmp	r7, #0
   169a4:	mov	r8, #4
   169a8:	movne	r9, r7
   169ac:	cmp	r0, #45	; 0x2d
   169b0:	beq	175b8 <ftello64@plt+0x6154>
   169b4:	mov	r0, r4
   169b8:	mov	r1, r9
   169bc:	mov	r2, r6
   169c0:	mov	r3, #0
   169c4:	bl	111e8 <__strtoull_internal@plt>
   169c8:	mov	r7, r1
   169cc:	ldr	r1, [r9]
   169d0:	cmp	r1, r4
   169d4:	beq	16a00 <ftello64@plt+0x559c>
   169d8:	mov	r6, r0
   169dc:	ldr	r0, [r5]
   169e0:	cmp	r0, #0
   169e4:	beq	16a3c <ftello64@plt+0x55d8>
   169e8:	cmp	r0, #34	; 0x22
   169ec:	bne	175b8 <ftello64@plt+0x6154>
   169f0:	mov	r8, #1
   169f4:	cmp	sl, #0
   169f8:	bne	16a48 <ftello64@plt+0x55e4>
   169fc:	b	175b0 <ftello64@plt+0x614c>
   16a00:	cmp	sl, #0
   16a04:	beq	175b8 <ftello64@plt+0x6154>
   16a08:	mov	r5, r1
   16a0c:	ldrb	r1, [r4]
   16a10:	cmp	r1, #0
   16a14:	beq	175b8 <ftello64@plt+0x6154>
   16a18:	mov	r0, sl
   16a1c:	bl	11344 <strchr@plt>
   16a20:	cmp	r0, #0
   16a24:	beq	175b8 <ftello64@plt+0x6154>
   16a28:	mov	r1, r5
   16a2c:	mov	r8, #0
   16a30:	mov	r6, #1
   16a34:	mov	r7, #0
   16a38:	b	16a48 <ftello64@plt+0x55e4>
   16a3c:	mov	r8, r0
   16a40:	cmp	sl, #0
   16a44:	beq	175b0 <ftello64@plt+0x614c>
   16a48:	ldrb	r4, [r1]
   16a4c:	cmp	r4, #0
   16a50:	beq	175b0 <ftello64@plt+0x614c>
   16a54:	str	r1, [sp, #32]
   16a58:	mov	r0, sl
   16a5c:	mov	r1, r4
   16a60:	bl	11344 <strchr@plt>
   16a64:	cmp	r0, #0
   16a68:	beq	16d30 <ftello64@plt+0x58cc>
   16a6c:	sub	r0, r4, #69	; 0x45
   16a70:	mov	r1, #1
   16a74:	mov	r3, #0
   16a78:	mov	r5, #1024	; 0x400
   16a7c:	cmp	r0, #47	; 0x2f
   16a80:	str	r1, [sp, #28]
   16a84:	bhi	16b88 <ftello64@plt+0x5724>
   16a88:	add	r1, pc, #0
   16a8c:	ldr	pc, [r1, r0, lsl #2]
   16a90:	andeq	r6, r1, r0, asr fp
   16a94:	andeq	r6, r1, r8, lsl #23
   16a98:	andeq	r6, r1, r0, asr fp
   16a9c:	andeq	r6, r1, r8, lsl #23
   16aa0:	andeq	r6, r1, r8, lsl #23
   16aa4:	andeq	r6, r1, r8, lsl #23
   16aa8:	andeq	r6, r1, r0, asr fp
   16aac:	andeq	r6, r1, r8, lsl #23
   16ab0:	andeq	r6, r1, r0, asr fp
   16ab4:	andeq	r6, r1, r8, lsl #23
   16ab8:	andeq	r6, r1, r8, lsl #23
   16abc:	andeq	r6, r1, r0, asr fp
   16ac0:	andeq	r6, r1, r8, lsl #23
   16ac4:	andeq	r6, r1, r8, lsl #23
   16ac8:	andeq	r6, r1, r8, lsl #23
   16acc:	andeq	r6, r1, r0, asr fp
   16ad0:	andeq	r6, r1, r8, lsl #23
   16ad4:	andeq	r6, r1, r8, lsl #23
   16ad8:	andeq	r6, r1, r8, lsl #23
   16adc:	andeq	r6, r1, r8, lsl #23
   16ae0:	andeq	r6, r1, r0, asr fp
   16ae4:	andeq	r6, r1, r0, asr fp
   16ae8:	andeq	r6, r1, r8, lsl #23
   16aec:	andeq	r6, r1, r8, lsl #23
   16af0:	andeq	r6, r1, r8, lsl #23
   16af4:	andeq	r6, r1, r8, lsl #23
   16af8:	andeq	r6, r1, r8, lsl #23
   16afc:	andeq	r6, r1, r8, lsl #23
   16b00:	andeq	r6, r1, r8, lsl #23
   16b04:	andeq	r6, r1, r8, lsl #23
   16b08:	andeq	r6, r1, r8, lsl #23
   16b0c:	andeq	r6, r1, r8, lsl #23
   16b10:	andeq	r6, r1, r8, lsl #23
   16b14:	andeq	r6, r1, r8, lsl #23
   16b18:	andeq	r6, r1, r0, asr fp
   16b1c:	andeq	r6, r1, r8, lsl #23
   16b20:	andeq	r6, r1, r8, lsl #23
   16b24:	andeq	r6, r1, r8, lsl #23
   16b28:	andeq	r6, r1, r0, asr fp
   16b2c:	andeq	r6, r1, r8, lsl #23
   16b30:	andeq	r6, r1, r0, asr fp
   16b34:	andeq	r6, r1, r8, lsl #23
   16b38:	andeq	r6, r1, r8, lsl #23
   16b3c:	andeq	r6, r1, r8, lsl #23
   16b40:	andeq	r6, r1, r8, lsl #23
   16b44:	andeq	r6, r1, r8, lsl #23
   16b48:	andeq	r6, r1, r8, lsl #23
   16b4c:	andeq	r6, r1, r0, asr fp
   16b50:	mov	r0, sl
   16b54:	mov	r1, #48	; 0x30
   16b58:	bl	11344 <strchr@plt>
   16b5c:	cmp	r0, #0
   16b60:	beq	16b84 <ftello64@plt+0x5720>
   16b64:	ldr	r1, [sp, #32]
   16b68:	ldrb	r0, [r1, #1]
   16b6c:	cmp	r0, #66	; 0x42
   16b70:	cmpne	r0, #68	; 0x44
   16b74:	bne	16d3c <ftello64@plt+0x58d8>
   16b78:	mov	r5, #1000	; 0x3e8
   16b7c:	mov	r0, #2
   16b80:	str	r0, [sp, #28]
   16b84:	mov	r3, #0
   16b88:	sub	r0, r4, #66	; 0x42
   16b8c:	cmp	r0, #53	; 0x35
   16b90:	bhi	16d30 <ftello64@plt+0x58cc>
   16b94:	add	r1, pc, #0
   16b98:	ldr	pc, [r1, r0, lsl #2]
   16b9c:	strheq	r7, [r1], -r8
   16ba0:	andeq	r6, r1, r0, lsr sp
   16ba4:	andeq	r6, r1, r0, lsr sp
   16ba8:	andeq	r7, r1, r0, ror #1
   16bac:	andeq	r6, r1, r0, lsr sp
   16bb0:	andeq	r6, r1, r4, ror ip
   16bb4:	andeq	r6, r1, r0, lsr sp
   16bb8:	andeq	r6, r1, r0, lsr sp
   16bbc:	andeq	r6, r1, r0, lsr sp
   16bc0:	andeq	r6, r1, r0, ror #26
   16bc4:	andeq	r6, r1, r0, lsr sp
   16bc8:	andeq	r6, r1, r8, lsr #27
   16bcc:	andeq	r6, r1, r0, lsr sp
   16bd0:	andeq	r6, r1, r0, lsr sp
   16bd4:	andeq	r7, r1, r8, lsr r2
   16bd8:	andeq	r6, r1, r0, lsr sp
   16bdc:	andeq	r6, r1, r0, lsr sp
   16be0:	andeq	r6, r1, r0, lsr sp
   16be4:	andeq	r6, r1, r4, lsr lr
   16be8:	andeq	r6, r1, r0, lsr sp
   16bec:	andeq	r6, r1, r0, lsr sp
   16bf0:	andeq	r6, r1, r0, lsr sp
   16bf4:	andeq	r6, r1, r0, lsr sp
   16bf8:	andeq	r7, r1, r0, ror #6
   16bfc:	andeq	r6, r1, ip, lsl pc
   16c00:	andeq	r6, r1, r0, lsr sp
   16c04:	andeq	r6, r1, r0, lsr sp
   16c08:	andeq	r6, r1, r0, lsr sp
   16c0c:	andeq	r6, r1, r0, lsr sp
   16c10:	andeq	r6, r1, r0, lsr sp
   16c14:	andeq	r6, r1, r0, lsr sp
   16c18:	andeq	r6, r1, r0, lsr sp
   16c1c:	andeq	r7, r1, r8, lsr r5
   16c20:	muleq	r1, r0, r5
   16c24:	andeq	r6, r1, r0, lsr sp
   16c28:	andeq	r6, r1, r0, lsr sp
   16c2c:	andeq	r6, r1, r0, lsr sp
   16c30:	andeq	r6, r1, r4, ror ip
   16c34:	andeq	r6, r1, r0, lsr sp
   16c38:	andeq	r6, r1, r0, lsr sp
   16c3c:	andeq	r6, r1, r0, lsr sp
   16c40:	andeq	r6, r1, r0, ror #26
   16c44:	andeq	r6, r1, r0, lsr sp
   16c48:	andeq	r6, r1, r8, lsr #27
   16c4c:	andeq	r6, r1, r0, lsr sp
   16c50:	andeq	r6, r1, r0, lsr sp
   16c54:	andeq	r6, r1, r0, lsr sp
   16c58:	andeq	r6, r1, r0, lsr sp
   16c5c:	andeq	r6, r1, r0, lsr sp
   16c60:	andeq	r6, r1, r0, lsr sp
   16c64:	andeq	r6, r1, r4, lsr lr
   16c68:	andeq	r6, r1, r0, lsr sp
   16c6c:	andeq	r6, r1, r0, lsr sp
   16c70:	andeq	r7, r1, ip, ror #10
   16c74:	mvn	r0, #0
   16c78:	mvn	r1, #0
   16c7c:	mov	r2, r5
   16c80:	mov	sl, r3
   16c84:	bl	18e98 <ftello64@plt+0x7a34>
   16c88:	subs	r3, r0, r6
   16c8c:	mov	lr, #0
   16c90:	umull	r4, r2, r6, r5
   16c94:	str	r1, [sp, #20]
   16c98:	sbcs	r3, r1, r7
   16c9c:	mla	ip, r6, sl, r2
   16ca0:	mov	r2, r1
   16ca4:	movwcc	lr, #1
   16ca8:	mla	r7, r7, r5, ip
   16cac:	mov	r2, #0
   16cb0:	cmp	lr, #0
   16cb4:	mvnne	r4, #0
   16cb8:	mvnne	r7, #0
   16cbc:	subs	r6, r0, r4
   16cc0:	sbcs	r6, r1, r7
   16cc4:	movwcc	r2, #1
   16cc8:	umull	r3, r6, r4, r5
   16ccc:	cmp	r2, #0
   16cd0:	str	r6, [sp, #16]
   16cd4:	mvnne	r3, #0
   16cd8:	cmp	r2, #0
   16cdc:	umull	r6, ip, r3, r5
   16ce0:	mla	r1, r3, sl, ip
   16ce4:	ldr	ip, [sp, #16]
   16ce8:	str	r1, [sp, #12]
   16cec:	mla	r4, r4, sl, ip
   16cf0:	mla	r4, r7, r5, r4
   16cf4:	ldr	r7, [sp, #12]
   16cf8:	mvnne	r4, #0
   16cfc:	subs	r0, r0, r3
   16d00:	ldr	r0, [sp, #20]
   16d04:	mla	r7, r4, r5, r7
   16d08:	sbcs	r0, r0, r4
   16d0c:	mov	r0, #0
   16d10:	movwcc	r0, #1
   16d14:	cmp	r0, #0
   16d18:	mov	r1, r0
   16d1c:	orr	r0, lr, r2
   16d20:	mvnne	r7, #0
   16d24:	mvnne	r6, #0
   16d28:	orr	r3, r0, r1
   16d2c:	b	17590 <ftello64@plt+0x612c>
   16d30:	ldr	r0, [sp, #36]	; 0x24
   16d34:	orr	r8, r8, #2
   16d38:	b	175b4 <ftello64@plt+0x6150>
   16d3c:	cmp	r0, #105	; 0x69
   16d40:	mov	r3, #0
   16d44:	bne	16b88 <ftello64@plt+0x5724>
   16d48:	ldrb	r0, [r1, #2]
   16d4c:	mov	r1, #1
   16d50:	cmp	r0, #66	; 0x42
   16d54:	movweq	r1, #3
   16d58:	str	r1, [sp, #28]
   16d5c:	b	16b88 <ftello64@plt+0x5724>
   16d60:	mvn	r0, #0
   16d64:	mvn	r1, #0
   16d68:	mov	r2, r5
   16d6c:	mov	r4, r3
   16d70:	bl	18e98 <ftello64@plt+0x7a34>
   16d74:	subs	r0, r0, r6
   16d78:	mov	r2, #0
   16d7c:	sbcs	r0, r1, r7
   16d80:	movwcc	r2, #1
   16d84:	umull	r0, r1, r6, r5
   16d88:	mla	r1, r6, r4, r1
   16d8c:	cmp	r2, #0
   16d90:	mov	r3, r2
   16d94:	mla	r7, r7, r5, r1
   16d98:	mvnne	r0, #0
   16d9c:	mvnne	r7, #0
   16da0:	mov	r6, r0
   16da4:	b	17590 <ftello64@plt+0x612c>
   16da8:	mvn	r0, #0
   16dac:	mvn	r1, #0
   16db0:	mov	r2, r5
   16db4:	str	r3, [sp, #24]
   16db8:	bl	18e98 <ftello64@plt+0x7a34>
   16dbc:	subs	r3, r0, r6
   16dc0:	mov	ip, r0
   16dc4:	umull	r4, r0, r6, r5
   16dc8:	mov	sl, #0
   16dcc:	sbcs	r3, r1, r7
   16dd0:	str	r0, [sp, #20]
   16dd4:	ldr	r0, [sp, #24]
   16dd8:	mov	r3, #0
   16ddc:	movwcc	r3, #1
   16de0:	cmp	r3, #0
   16de4:	mvnne	r4, #0
   16de8:	cmp	r3, #0
   16dec:	umull	lr, r2, r4, r5
   16df0:	mla	r2, r4, r0, r2
   16df4:	str	r2, [sp, #16]
   16df8:	ldr	r2, [sp, #20]
   16dfc:	mla	r6, r6, r0, r2
   16e00:	ldr	r0, [sp, #16]
   16e04:	mla	r6, r7, r5, r6
   16e08:	mvnne	r6, #0
   16e0c:	mla	r7, r6, r5, r0
   16e10:	subs	r0, ip, r4
   16e14:	sbcs	r0, r1, r6
   16e18:	movwcc	sl, #1
   16e1c:	cmp	sl, #0
   16e20:	orr	r3, r3, sl
   16e24:	mvnne	lr, #0
   16e28:	mvnne	r7, #0
   16e2c:	mov	r6, lr
   16e30:	b	17590 <ftello64@plt+0x612c>
   16e34:	mvn	r0, #0
   16e38:	mvn	r1, #0
   16e3c:	mov	r2, r5
   16e40:	mov	sl, r3
   16e44:	bl	18e98 <ftello64@plt+0x7a34>
   16e48:	subs	r3, r0, r6
   16e4c:	mov	ip, r1
   16e50:	umull	r2, lr, r6, r5
   16e54:	str	r0, [sp, #20]
   16e58:	sbcs	r3, r1, r7
   16e5c:	mov	r1, #0
   16e60:	mla	r6, r6, sl, lr
   16e64:	mov	lr, #0
   16e68:	str	ip, [sp, #16]
   16e6c:	movwcc	r1, #1
   16e70:	mla	r7, r7, r5, r6
   16e74:	cmp	r1, #0
   16e78:	mvnne	r2, #0
   16e7c:	cmp	r1, #0
   16e80:	umull	r3, r4, r2, r5
   16e84:	mvnne	r7, #0
   16e88:	mla	r4, r2, sl, r4
   16e8c:	subs	r2, r0, r2
   16e90:	sbcs	r2, ip, r7
   16e94:	mla	r4, r7, r5, r4
   16e98:	movwcc	lr, #1
   16e9c:	mov	r2, #0
   16ea0:	cmp	lr, #0
   16ea4:	mvnne	r3, #0
   16ea8:	mvnne	r4, #0
   16eac:	subs	r7, r0, r3
   16eb0:	mov	r0, r5
   16eb4:	sbcs	r7, ip, r4
   16eb8:	movwcc	r2, #1
   16ebc:	umull	r5, r7, r3, r5
   16ec0:	cmp	r2, #0
   16ec4:	mla	r3, r3, sl, r7
   16ec8:	mvnne	r5, #0
   16ecc:	mla	r3, r4, r0, r3
   16ed0:	cmp	r2, #0
   16ed4:	umull	r6, ip, r5, r0
   16ed8:	mvnne	r3, #0
   16edc:	mla	ip, r5, sl, ip
   16ee0:	mla	r7, r3, r0, ip
   16ee4:	ldr	r0, [sp, #20]
   16ee8:	subs	r0, r0, r5
   16eec:	ldr	r0, [sp, #16]
   16ef0:	sbcs	r0, r0, r3
   16ef4:	mov	r0, #0
   16ef8:	movwcc	r0, #1
   16efc:	cmp	r0, #0
   16f00:	mov	r3, r0
   16f04:	orr	r0, r1, lr
   16f08:	orr	r0, r0, r2
   16f0c:	mvnne	r7, #0
   16f10:	mvnne	r6, #0
   16f14:	orr	r3, r0, r3
   16f18:	b	17590 <ftello64@plt+0x612c>
   16f1c:	mvn	r0, #0
   16f20:	mvn	r1, #0
   16f24:	mov	r2, r5
   16f28:	mov	r4, r3
   16f2c:	str	r3, [sp, #24]
   16f30:	bl	18e98 <ftello64@plt+0x7a34>
   16f34:	umull	r3, r2, r6, r5
   16f38:	mla	r2, r6, r4, r2
   16f3c:	subs	r6, r0, r6
   16f40:	sbcs	r6, r1, r7
   16f44:	mla	ip, r7, r5, r2
   16f48:	ldr	r2, [sp, #24]
   16f4c:	mov	r6, #0
   16f50:	movwcc	r6, #1
   16f54:	cmp	r6, #0
   16f58:	str	r6, [sp, #20]
   16f5c:	mov	r6, #0
   16f60:	mvnne	r3, #0
   16f64:	mvnne	ip, #0
   16f68:	subs	r4, r0, r3
   16f6c:	umull	r7, lr, r3, r5
   16f70:	sbcs	r4, r1, ip
   16f74:	mla	r3, r3, r2, lr
   16f78:	movwcc	r6, #1
   16f7c:	cmp	r6, #0
   16f80:	str	r6, [sp, #16]
   16f84:	mvnne	r7, #0
   16f88:	cmp	r6, #0
   16f8c:	umull	sl, r4, r7, r5
   16f90:	mla	r4, r7, r2, r4
   16f94:	mla	r2, ip, r5, r3
   16f98:	mov	ip, #0
   16f9c:	mvnne	r2, #0
   16fa0:	subs	r3, r0, r7
   16fa4:	mla	r6, r2, r5, r4
   16fa8:	mov	r4, r0
   16fac:	sbcs	r2, r1, r2
   16fb0:	mov	r0, #0
   16fb4:	movwcc	r0, #1
   16fb8:	mov	r3, r4
   16fbc:	cmp	r0, #0
   16fc0:	str	r0, [sp, #12]
   16fc4:	mov	r0, r1
   16fc8:	str	r3, [sp, #4]
   16fcc:	mvnne	sl, #0
   16fd0:	mvnne	r6, #0
   16fd4:	str	r0, [sp, #8]
   16fd8:	subs	r2, r4, sl
   16fdc:	ldr	r4, [sp, #24]
   16fe0:	sbcs	r2, r1, r6
   16fe4:	movwcc	ip, #1
   16fe8:	umull	r7, r2, sl, r5
   16fec:	cmp	ip, #0
   16ff0:	mla	r2, sl, r4, r2
   16ff4:	mvnne	r7, #0
   16ff8:	cmp	ip, #0
   16ffc:	mov	sl, #0
   17000:	umull	r1, lr, r7, r5
   17004:	mla	r2, r6, r5, r2
   17008:	mvnne	r2, #0
   1700c:	mla	lr, r7, r4, lr
   17010:	subs	r6, r3, r7
   17014:	mla	lr, r2, r5, lr
   17018:	sbcs	r2, r0, r2
   1701c:	movwcc	sl, #1
   17020:	mov	r2, #0
   17024:	cmp	sl, #0
   17028:	mvnne	r1, #0
   1702c:	mvnne	lr, #0
   17030:	subs	r6, r3, r1
   17034:	ldr	r3, [sp, #24]
   17038:	sbcs	r6, r0, lr
   1703c:	umull	r0, r7, r1, r5
   17040:	movwcc	r2, #1
   17044:	cmp	r2, #0
   17048:	mvnne	r0, #0
   1704c:	mla	r1, r1, r3, r7
   17050:	cmp	r2, #0
   17054:	umull	r6, r4, r0, r5
   17058:	mla	r1, lr, r5, r1
   1705c:	mla	r4, r0, r3, r4
   17060:	ldr	r3, [sp, #4]
   17064:	mvnne	r1, #0
   17068:	mla	r7, r1, r5, r4
   1706c:	ldr	r5, [sp, #16]
   17070:	subs	r0, r3, r0
   17074:	ldr	r0, [sp, #8]
   17078:	sbcs	r0, r0, r1
   1707c:	mov	r0, #0
   17080:	movwcc	r0, #1
   17084:	cmp	r0, #0
   17088:	mov	r1, r0
   1708c:	ldr	r0, [sp, #20]
   17090:	mvnne	r7, #0
   17094:	mvnne	r6, #0
   17098:	orr	r0, r0, r5
   1709c:	ldr	r5, [sp, #12]
   170a0:	orr	r0, r0, r5
   170a4:	orr	r0, r0, ip
   170a8:	orr	r0, r0, sl
   170ac:	orr	r0, r0, r2
   170b0:	orr	r0, r0, r1
   170b4:	b	17530 <ftello64@plt+0x60cc>
   170b8:	mov	r1, #0
   170bc:	lsl	r2, r7, #10
   170c0:	lsl	r0, r6, #10
   170c4:	lsr	r3, r7, #22
   170c8:	cmp	r1, r7, lsr #22
   170cc:	orr	r2, r2, r6, lsr #22
   170d0:	mvnne	r0, #0
   170d4:	movwne	r3, #1
   170d8:	cmp	r1, r7, lsr #22
   170dc:	b	1755c <ftello64@plt+0x60f8>
   170e0:	mvn	r0, #0
   170e4:	mvn	r1, #0
   170e8:	mov	r2, r5
   170ec:	mov	sl, r3
   170f0:	bl	18e98 <ftello64@plt+0x7a34>
   170f4:	subs	r2, r0, r6
   170f8:	mov	ip, r0
   170fc:	mov	r0, #0
   17100:	sbcs	r2, r1, r7
   17104:	movwcc	r0, #1
   17108:	umull	r4, r2, r6, r5
   1710c:	cmp	r0, #0
   17110:	mla	r2, r6, sl, r2
   17114:	str	r0, [sp, #20]
   17118:	mvnne	r4, #0
   1711c:	cmp	r0, #0
   17120:	mla	r2, r7, r5, r2
   17124:	mov	r0, #0
   17128:	umull	lr, r3, r4, r5
   1712c:	mvnne	r2, #0
   17130:	mla	r3, r4, sl, r3
   17134:	mla	r6, r2, r5, r3
   17138:	subs	r3, ip, r4
   1713c:	sbcs	r2, r1, r2
   17140:	mov	r3, r1
   17144:	movwcc	r0, #1
   17148:	str	r3, [sp, #8]
   1714c:	cmp	r0, #0
   17150:	str	r0, [sp, #16]
   17154:	mov	r0, ip
   17158:	mvnne	lr, #0
   1715c:	mvnne	r6, #0
   17160:	str	r0, [sp, #12]
   17164:	subs	r2, ip, lr
   17168:	umull	r7, r4, lr, r5
   1716c:	sbcs	r2, r1, r6
   17170:	mla	r4, lr, sl, r4
   17174:	mov	r2, #0
   17178:	mla	r6, r6, r5, r4
   1717c:	mov	r4, #0
   17180:	movwcc	r2, #1
   17184:	cmp	r2, #0
   17188:	mvnne	r7, #0
   1718c:	cmp	r2, #0
   17190:	umull	r1, ip, r7, r5
   17194:	mvnne	r6, #0
   17198:	mla	ip, r7, sl, ip
   1719c:	subs	r7, r0, r7
   171a0:	mla	lr, r6, r5, ip
   171a4:	sbcs	r7, r3, r6
   171a8:	mov	ip, #0
   171ac:	movwcc	ip, #1
   171b0:	cmp	ip, #0
   171b4:	mvnne	r1, #0
   171b8:	mvnne	lr, #0
   171bc:	subs	r7, r0, r1
   171c0:	sbcs	r7, r3, lr
   171c4:	movwcc	r4, #1
   171c8:	umull	r0, r7, r1, r5
   171cc:	cmp	r4, #0
   171d0:	mla	r1, r1, sl, r7
   171d4:	mvnne	r0, #0
   171d8:	mla	r1, lr, r5, r1
   171dc:	cmp	r4, #0
   171e0:	umull	r6, r3, r0, r5
   171e4:	mvnne	r1, #0
   171e8:	mla	r3, r0, sl, r3
   171ec:	mla	r7, r1, r5, r3
   171f0:	ldr	r3, [sp, #12]
   171f4:	subs	r0, r3, r0
   171f8:	ldr	r3, [sp, #16]
   171fc:	ldr	r0, [sp, #8]
   17200:	sbcs	r0, r0, r1
   17204:	mov	r0, #0
   17208:	movwcc	r0, #1
   1720c:	cmp	r0, #0
   17210:	mov	r1, r0
   17214:	ldr	r0, [sp, #20]
   17218:	mvnne	r7, #0
   1721c:	mvnne	r6, #0
   17220:	orr	r0, r0, r3
   17224:	orr	r0, r0, r2
   17228:	orr	r0, r0, ip
   1722c:	orr	r0, r0, r4
   17230:	orr	r3, r0, r1
   17234:	b	17590 <ftello64@plt+0x612c>
   17238:	mvn	r0, #0
   1723c:	mvn	r1, #0
   17240:	mov	r2, r5
   17244:	mov	sl, r3
   17248:	bl	18e98 <ftello64@plt+0x7a34>
   1724c:	umull	r3, r2, r6, r5
   17250:	mov	lr, r1
   17254:	mov	r1, r0
   17258:	mla	r2, r6, sl, r2
   1725c:	subs	r6, r0, r6
   17260:	mov	r0, #0
   17264:	sbcs	r6, lr, r7
   17268:	mla	r2, r7, r5, r2
   1726c:	movwcc	r0, #1
   17270:	cmp	r0, #0
   17274:	str	r0, [sp, #20]
   17278:	mov	r0, r1
   1727c:	mvnne	r3, #0
   17280:	mvnne	r2, #0
   17284:	str	r0, [sp, #16]
   17288:	subs	r4, r1, r3
   1728c:	umull	r7, ip, r3, r5
   17290:	sbcs	r4, lr, r2
   17294:	mla	r3, r3, sl, ip
   17298:	mov	ip, #0
   1729c:	mov	r4, #0
   172a0:	mla	r2, r2, r5, r3
   172a4:	movwcc	r4, #1
   172a8:	cmp	r4, #0
   172ac:	mvnne	r7, #0
   172b0:	cmp	r4, #0
   172b4:	umull	r1, r6, r7, r5
   172b8:	mvnne	r2, #0
   172bc:	mla	r6, r7, sl, r6
   172c0:	mla	r3, r2, r5, r6
   172c4:	subs	r6, r0, r7
   172c8:	sbcs	r2, lr, r2
   172cc:	movwcc	ip, #1
   172d0:	mov	r2, #0
   172d4:	cmp	ip, #0
   172d8:	mvnne	r1, #0
   172dc:	mvnne	r3, #0
   172e0:	subs	r6, r0, r1
   172e4:	sbcs	r6, lr, r3
   172e8:	movwcc	r2, #1
   172ec:	umull	r0, r6, r1, r5
   172f0:	cmp	r2, #0
   172f4:	str	r6, [sp, #12]
   172f8:	mvnne	r0, #0
   172fc:	cmp	r2, #0
   17300:	umull	r6, r7, r0, r5
   17304:	mla	r7, r0, sl, r7
   17308:	str	r7, [sp, #8]
   1730c:	ldr	r7, [sp, #12]
   17310:	mla	r1, r1, sl, r7
   17314:	mla	r1, r3, r5, r1
   17318:	ldr	r3, [sp, #8]
   1731c:	mvnne	r1, #0
   17320:	mla	r7, r1, r5, r3
   17324:	ldr	r3, [sp, #16]
   17328:	subs	r0, r3, r0
   1732c:	sbcs	r0, lr, r1
   17330:	mov	r0, #0
   17334:	movwcc	r0, #1
   17338:	cmp	r0, #0
   1733c:	mov	r1, r0
   17340:	ldr	r0, [sp, #20]
   17344:	mvnne	r7, #0
   17348:	mvnne	r6, #0
   1734c:	orr	r0, r0, r4
   17350:	orr	r0, r0, ip
   17354:	orr	r0, r0, r2
   17358:	orr	r3, r0, r1
   1735c:	b	17590 <ftello64@plt+0x612c>
   17360:	mvn	r0, #0
   17364:	mvn	r1, #0
   17368:	mov	r2, r5
   1736c:	mov	sl, r3
   17370:	bl	18e98 <ftello64@plt+0x7a34>
   17374:	mov	lr, r0
   17378:	subs	r0, r0, r6
   1737c:	mov	r2, #0
   17380:	mov	ip, r1
   17384:	str	sl, [sp, #24]
   17388:	sbcs	r0, r1, r7
   1738c:	umull	r3, r1, r6, r5
   17390:	str	lr, [sp, #4]
   17394:	movwcc	r2, #1
   17398:	mla	r6, r6, sl, r1
   1739c:	mov	r1, #0
   173a0:	cmp	r2, #0
   173a4:	mla	r7, r7, r5, r6
   173a8:	str	r2, [sp, #20]
   173ac:	mvnne	r3, #0
   173b0:	cmp	r2, #0
   173b4:	mov	r2, #0
   173b8:	umull	r0, r4, r3, r5
   173bc:	mvnne	r7, #0
   173c0:	mla	r4, r3, sl, r4
   173c4:	subs	r3, lr, r3
   173c8:	sbcs	r3, ip, r7
   173cc:	mla	r4, r7, r5, r4
   173d0:	movwcc	r1, #1
   173d4:	cmp	r1, #0
   173d8:	str	r1, [sp, #16]
   173dc:	mvnne	r0, #0
   173e0:	mvnne	r4, #0
   173e4:	subs	r3, lr, r0
   173e8:	sbcs	r3, ip, r4
   173ec:	movwcc	r2, #1
   173f0:	umull	r6, r3, r0, r5
   173f4:	cmp	r2, #0
   173f8:	mla	r0, r0, sl, r3
   173fc:	str	r2, [sp, #12]
   17400:	mvnne	r6, #0
   17404:	mla	r0, r4, r5, r0
   17408:	cmp	r2, #0
   1740c:	ldr	r4, [sp, #24]
   17410:	umull	r1, r7, r6, r5
   17414:	mvnne	r0, #0
   17418:	subs	r3, lr, r6
   1741c:	mla	r7, r6, sl, r7
   17420:	mov	r3, ip
   17424:	mla	r7, r0, r5, r7
   17428:	sbcs	r0, ip, r0
   1742c:	str	r3, [sp]
   17430:	mov	r0, #0
   17434:	movwcc	r0, #1
   17438:	cmp	r0, #0
   1743c:	str	r0, [sp, #8]
   17440:	mvnne	r1, #0
   17444:	mvnne	r7, #0
   17448:	subs	r0, lr, r1
   1744c:	sbcs	r0, ip, r7
   17450:	mov	ip, #0
   17454:	movwcc	ip, #1
   17458:	umull	r6, r0, r1, r5
   1745c:	cmp	ip, #0
   17460:	mla	r1, r1, r4, r0
   17464:	mov	r0, lr
   17468:	mvnne	r6, #0
   1746c:	mla	r1, r7, r5, r1
   17470:	cmp	ip, #0
   17474:	umull	r2, sl, r6, r5
   17478:	mvnne	r1, #0
   1747c:	mla	sl, r6, r4, sl
   17480:	subs	r6, lr, r6
   17484:	mov	lr, #0
   17488:	mla	r7, r1, r5, sl
   1748c:	sbcs	r1, r3, r1
   17490:	movwcc	lr, #1
   17494:	ldr	r1, [sp, #24]
   17498:	cmp	lr, #0
   1749c:	mvnne	r2, #0
   174a0:	mvnne	r7, #0
   174a4:	subs	r6, r0, r2
   174a8:	umull	r0, sl, r2, r5
   174ac:	sbcs	r6, r3, r7
   174b0:	mov	r3, #0
   174b4:	mla	r2, r2, r1, sl
   174b8:	movwcc	r3, #1
   174bc:	mla	r2, r7, r5, r2
   174c0:	cmp	r3, #0
   174c4:	mvnne	r0, #0
   174c8:	cmp	r3, #0
   174cc:	umull	r6, r4, r0, r5
   174d0:	mvnne	r2, #0
   174d4:	mla	r4, r0, r1, r4
   174d8:	ldr	r1, [sp, #4]
   174dc:	mla	r7, r2, r5, r4
   174e0:	ldr	r5, [sp, #16]
   174e4:	subs	r0, r1, r0
   174e8:	ldr	r0, [sp]
   174ec:	sbcs	r0, r0, r2
   174f0:	mov	r0, #0
   174f4:	movwcc	r0, #1
   174f8:	cmp	r0, #0
   174fc:	mov	r2, r0
   17500:	ldr	r0, [sp, #20]
   17504:	mvnne	r7, #0
   17508:	mvnne	r6, #0
   1750c:	orr	r0, r0, r5
   17510:	ldr	r5, [sp, #12]
   17514:	orr	r0, r0, r5
   17518:	ldr	r5, [sp, #8]
   1751c:	orr	r0, r0, r5
   17520:	orr	r0, r0, ip
   17524:	orr	r0, r0, lr
   17528:	orr	r0, r0, r3
   1752c:	orr	r0, r0, r2
   17530:	and	r3, r0, #1
   17534:	b	17590 <ftello64@plt+0x612c>
   17538:	mov	r1, #0
   1753c:	lsl	r2, r7, #9
   17540:	lsl	r0, r6, #9
   17544:	lsr	r3, r7, #23
   17548:	cmp	r1, r7, lsr #23
   1754c:	orr	r2, r2, r6, lsr #23
   17550:	mvnne	r0, #0
   17554:	movwne	r3, #1
   17558:	cmp	r1, r7, lsr #23
   1755c:	mvnne	r2, #0
   17560:	mov	r6, r0
   17564:	mov	r7, r2
   17568:	b	17590 <ftello64@plt+0x612c>
   1756c:	lsl	r1, r7, #1
   17570:	lsl	r0, r6, #1
   17574:	cmp	r7, #0
   17578:	lsr	r3, r7, #31
   1757c:	orr	r1, r1, r6, lsr #31
   17580:	mvnlt	r0, #0
   17584:	mvnlt	r1, #0
   17588:	mov	r6, r0
   1758c:	mov	r7, r1
   17590:	ldr	r1, [sp, #32]
   17594:	ldr	r2, [sp, #28]
   17598:	orr	r8, r3, r8
   1759c:	add	r0, r1, r2
   175a0:	str	r0, [r9]
   175a4:	ldrb	r0, [r1, r2]
   175a8:	cmp	r0, #0
   175ac:	orrne	r8, r8, #2
   175b0:	ldr	r0, [sp, #36]	; 0x24
   175b4:	strd	r6, [r0]
   175b8:	mov	r0, r8
   175bc:	sub	sp, fp, #28
   175c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   175c4:	movw	r0, #39942	; 0x9c06
   175c8:	movw	r1, #39980	; 0x9c2c
   175cc:	movw	r3, #39996	; 0x9c3c
   175d0:	mov	r2, #85	; 0x55
   175d4:	movt	r0, #1
   175d8:	movt	r1, #1
   175dc:	movt	r3, #1
   175e0:	bl	11458 <__assert_fail@plt>
   175e4:	clz	r2, r1
   175e8:	clz	r3, r0
   175ec:	lsr	r2, r2, #5
   175f0:	lsr	r3, r3, #5
   175f4:	orrs	r2, r3, r2
   175f8:	movwne	r1, #1
   175fc:	movwne	r0, #1
   17600:	cmp	r1, #0
   17604:	beq	17634 <ftello64@plt+0x61d0>
   17608:	mvn	r2, #-2147483648	; 0x80000000
   1760c:	udiv	r2, r2, r1
   17610:	cmp	r2, r0
   17614:	bcs	17634 <ftello64@plt+0x61d0>
   17618:	push	{fp, lr}
   1761c:	mov	fp, sp
   17620:	bl	11350 <__errno_location@plt>
   17624:	mov	r1, #12
   17628:	str	r1, [r0]
   1762c:	mov	r0, #0
   17630:	pop	{fp, pc}
   17634:	b	11170 <calloc@plt>
   17638:	cmp	r0, #0
   1763c:	movweq	r0, #1
   17640:	cmn	r0, #1
   17644:	ble	1764c <ftello64@plt+0x61e8>
   17648:	b	112d8 <malloc@plt>
   1764c:	push	{fp, lr}
   17650:	mov	fp, sp
   17654:	bl	11350 <__errno_location@plt>
   17658:	mov	r1, #12
   1765c:	str	r1, [r0]
   17660:	mov	r0, #0
   17664:	pop	{fp, pc}
   17668:	push	{fp, lr}
   1766c:	mov	fp, sp
   17670:	cmp	r0, #0
   17674:	beq	17690 <ftello64@plt+0x622c>
   17678:	cmp	r1, #0
   1767c:	beq	1769c <ftello64@plt+0x6238>
   17680:	cmn	r1, #1
   17684:	ble	176a8 <ftello64@plt+0x6244>
   17688:	pop	{fp, lr}
   1768c:	b	1123c <realloc@plt>
   17690:	mov	r0, r1
   17694:	pop	{fp, lr}
   17698:	b	17638 <ftello64@plt+0x61d4>
   1769c:	bl	177f4 <ftello64@plt+0x6390>
   176a0:	mov	r0, #0
   176a4:	pop	{fp, pc}
   176a8:	bl	11350 <__errno_location@plt>
   176ac:	mov	r1, #12
   176b0:	str	r1, [r0]
   176b4:	mov	r0, #0
   176b8:	pop	{fp, pc}
   176bc:	push	{r4, r5, r6, sl, fp, lr}
   176c0:	add	fp, sp, #16
   176c4:	mov	r4, r0
   176c8:	bl	112a8 <__fpending@plt>
   176cc:	ldr	r6, [r4]
   176d0:	mov	r5, r0
   176d4:	mov	r0, r4
   176d8:	bl	1273c <ftello64@plt+0x12d8>
   176dc:	tst	r6, #32
   176e0:	bne	17718 <ftello64@plt+0x62b4>
   176e4:	cmp	r0, #0
   176e8:	mov	r4, r0
   176ec:	mvnne	r4, #0
   176f0:	cmp	r5, #0
   176f4:	bne	17724 <ftello64@plt+0x62c0>
   176f8:	cmp	r0, #0
   176fc:	beq	17724 <ftello64@plt+0x62c0>
   17700:	bl	11350 <__errno_location@plt>
   17704:	ldr	r0, [r0]
   17708:	subs	r4, r0, #9
   1770c:	mvnne	r4, #0
   17710:	mov	r0, r4
   17714:	pop	{r4, r5, r6, sl, fp, pc}
   17718:	mvn	r4, #0
   1771c:	cmp	r0, #0
   17720:	beq	1772c <ftello64@plt+0x62c8>
   17724:	mov	r0, r4
   17728:	pop	{r4, r5, r6, sl, fp, pc}
   1772c:	bl	11350 <__errno_location@plt>
   17730:	mov	r1, #0
   17734:	str	r1, [r0]
   17738:	mov	r0, r4
   1773c:	pop	{r4, r5, r6, sl, fp, pc}
   17740:	push	{r4, r5, r6, r7, fp, lr}
   17744:	add	fp, sp, #16
   17748:	mov	r5, r1
   1774c:	bl	11404 <fopen64@plt>
   17750:	mov	r4, #0
   17754:	cmp	r0, #0
   17758:	beq	177a8 <ftello64@plt+0x6344>
   1775c:	mov	r6, r0
   17760:	bl	1138c <fileno@plt>
   17764:	cmp	r0, #2
   17768:	movhi	r0, r6
   1776c:	pophi	{r4, r5, r6, r7, fp, pc}
   17770:	bl	18ba4 <ftello64@plt+0x7740>
   17774:	cmn	r0, #1
   17778:	ble	177d4 <ftello64@plt+0x6370>
   1777c:	mov	r7, r0
   17780:	mov	r0, r6
   17784:	bl	1273c <ftello64@plt+0x12d8>
   17788:	cmp	r0, #0
   1778c:	bne	177b0 <ftello64@plt+0x634c>
   17790:	mov	r0, r7
   17794:	mov	r1, r5
   17798:	bl	11164 <fdopen@plt>
   1779c:	mov	r4, r0
   177a0:	cmp	r0, #0
   177a4:	beq	177b0 <ftello64@plt+0x634c>
   177a8:	mov	r0, r4
   177ac:	pop	{r4, r5, r6, r7, fp, pc}
   177b0:	bl	11350 <__errno_location@plt>
   177b4:	ldr	r5, [r0]
   177b8:	mov	r4, r0
   177bc:	mov	r0, r7
   177c0:	bl	1144c <close@plt>
   177c4:	str	r5, [r4]
   177c8:	mov	r4, #0
   177cc:	mov	r0, r4
   177d0:	pop	{r4, r5, r6, r7, fp, pc}
   177d4:	bl	11350 <__errno_location@plt>
   177d8:	ldr	r7, [r0]
   177dc:	mov	r5, r0
   177e0:	mov	r0, r6
   177e4:	bl	1273c <ftello64@plt+0x12d8>
   177e8:	mov	r0, r4
   177ec:	str	r7, [r5]
   177f0:	pop	{r4, r5, r6, r7, fp, pc}
   177f4:	push	{r4, r5, r6, sl, fp, lr}
   177f8:	add	fp, sp, #16
   177fc:	mov	r4, r0
   17800:	bl	11350 <__errno_location@plt>
   17804:	ldr	r6, [r0]
   17808:	mov	r5, r0
   1780c:	mov	r0, r4
   17810:	bl	111b8 <free@plt>
   17814:	str	r6, [r5]
   17818:	pop	{r4, r5, r6, sl, fp, pc}
   1781c:	andeq	r0, r0, r0
   17820:	ldr	r0, [r0, #8]
   17824:	bx	lr
   17828:	ldr	r0, [r0, #12]
   1782c:	bx	lr
   17830:	ldr	r0, [r0, #16]
   17834:	bx	lr
   17838:	ldm	r0, {r2, ip}
   1783c:	mov	r0, #0
   17840:	cmp	r2, ip
   17844:	bxcs	lr
   17848:	mov	r0, #0
   1784c:	ldr	r1, [r2]
   17850:	cmp	r1, #0
   17854:	beq	17878 <ftello64@plt+0x6414>
   17858:	mov	r3, #0
   1785c:	mov	r1, r2
   17860:	ldr	r1, [r1, #4]
   17864:	add	r3, r3, #1
   17868:	cmp	r1, #0
   1786c:	bne	17860 <ftello64@plt+0x63fc>
   17870:	cmp	r3, r0
   17874:	movhi	r0, r3
   17878:	add	r2, r2, #8
   1787c:	cmp	r2, ip
   17880:	bcc	1784c <ftello64@plt+0x63e8>
   17884:	bx	lr
   17888:	push	{fp, lr}
   1788c:	mov	fp, sp
   17890:	ldm	r0, {r3, ip}
   17894:	mov	lr, #0
   17898:	mov	r1, #0
   1789c:	cmp	r3, ip
   178a0:	bcs	178dc <ftello64@plt+0x6478>
   178a4:	mov	r1, #0
   178a8:	mov	lr, #0
   178ac:	ldr	r2, [r3]
   178b0:	cmp	r2, #0
   178b4:	beq	178d0 <ftello64@plt+0x646c>
   178b8:	mov	r2, r3
   178bc:	ldr	r2, [r2, #4]
   178c0:	add	r1, r1, #1
   178c4:	cmp	r2, #0
   178c8:	bne	178bc <ftello64@plt+0x6458>
   178cc:	add	lr, lr, #1
   178d0:	add	r3, r3, #8
   178d4:	cmp	r3, ip
   178d8:	bcc	178ac <ftello64@plt+0x6448>
   178dc:	ldr	r2, [r0, #12]
   178e0:	cmp	lr, r2
   178e4:	bne	178fc <ftello64@plt+0x6498>
   178e8:	ldr	r2, [r0, #16]
   178ec:	mov	r0, #1
   178f0:	cmp	r1, r2
   178f4:	movne	r0, #0
   178f8:	pop	{fp, pc}
   178fc:	mov	r0, #0
   17900:	pop	{fp, pc}
   17904:	nop	{0}
   17908:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1790c:	add	fp, sp, #24
   17910:	sub	sp, sp, #8
   17914:	ldr	r6, [r0]
   17918:	ldmib	r0, {r2, r7, r8}
   1791c:	ldr	r3, [r0, #16]
   17920:	mov	r4, r1
   17924:	mov	r5, #0
   17928:	cmp	r6, r2
   1792c:	bcs	1796c <ftello64@plt+0x6508>
   17930:	mov	r5, #0
   17934:	ldr	r0, [r6]
   17938:	cmp	r0, #0
   1793c:	beq	17960 <ftello64@plt+0x64fc>
   17940:	mov	r0, #0
   17944:	mov	r1, r6
   17948:	ldr	r1, [r1, #4]
   1794c:	add	r0, r0, #1
   17950:	cmp	r1, #0
   17954:	bne	17948 <ftello64@plt+0x64e4>
   17958:	cmp	r0, r5
   1795c:	movhi	r5, r0
   17960:	add	r6, r6, #8
   17964:	cmp	r6, r2
   17968:	bcc	17934 <ftello64@plt+0x64d0>
   1796c:	movw	r2, #40075	; 0x9c8b
   17970:	mov	r0, r4
   17974:	mov	r1, #1
   17978:	movt	r2, #1
   1797c:	bl	11398 <__fprintf_chk@plt>
   17980:	movw	r2, #40099	; 0x9ca3
   17984:	mov	r0, r4
   17988:	mov	r1, #1
   1798c:	mov	r3, r7
   17990:	movt	r2, #1
   17994:	bl	11398 <__fprintf_chk@plt>
   17998:	vldr	d16, [pc, #80]	; 179f0 <ftello64@plt+0x658c>
   1799c:	vmov	s0, r8
   179a0:	movw	r2, #40123	; 0x9cbb
   179a4:	mov	r0, r4
   179a8:	mov	r1, #1
   179ac:	mov	r3, r8
   179b0:	vcvt.f64.u32	d17, s0
   179b4:	vmov	s0, r7
   179b8:	movt	r2, #1
   179bc:	vcvt.f64.u32	d18, s0
   179c0:	vmul.f64	d16, d17, d16
   179c4:	vdiv.f64	d16, d16, d18
   179c8:	vstr	d16, [sp]
   179cc:	bl	11398 <__fprintf_chk@plt>
   179d0:	movw	r2, #40156	; 0x9cdc
   179d4:	mov	r0, r4
   179d8:	mov	r1, #1
   179dc:	mov	r3, r5
   179e0:	movt	r2, #1
   179e4:	sub	sp, fp, #24
   179e8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   179ec:	b	11398 <__fprintf_chk@plt>
   179f0:	andeq	r0, r0, r0
   179f4:	subsmi	r0, r9, r0
   179f8:	push	{r4, r5, r6, r7, fp, lr}
   179fc:	add	fp, sp, #16
   17a00:	mov	r4, r1
   17a04:	ldr	r1, [r0, #8]
   17a08:	ldr	r2, [r0, #24]
   17a0c:	mov	r5, r0
   17a10:	mov	r0, r4
   17a14:	blx	r2
   17a18:	ldr	r1, [r5, #8]
   17a1c:	cmp	r0, r1
   17a20:	bcs	17a8c <ftello64@plt+0x6628>
   17a24:	ldr	r7, [r5]
   17a28:	mov	r6, #0
   17a2c:	ldr	r1, [r7, r0, lsl #3]!
   17a30:	cmp	r1, #0
   17a34:	cmpne	r7, #0
   17a38:	bne	17a48 <ftello64@plt+0x65e4>
   17a3c:	mov	r0, r6
   17a40:	pop	{r4, r5, r6, r7, fp, pc}
   17a44:	ldr	r1, [r7]
   17a48:	cmp	r1, r4
   17a4c:	beq	17a74 <ftello64@plt+0x6610>
   17a50:	ldr	r2, [r5, #28]
   17a54:	mov	r0, r4
   17a58:	blx	r2
   17a5c:	cmp	r0, #0
   17a60:	bne	17a80 <ftello64@plt+0x661c>
   17a64:	ldr	r7, [r7, #4]
   17a68:	cmp	r7, #0
   17a6c:	bne	17a44 <ftello64@plt+0x65e0>
   17a70:	b	17a3c <ftello64@plt+0x65d8>
   17a74:	mov	r6, r4
   17a78:	mov	r0, r6
   17a7c:	pop	{r4, r5, r6, r7, fp, pc}
   17a80:	ldr	r6, [r7]
   17a84:	mov	r0, r6
   17a88:	pop	{r4, r5, r6, r7, fp, pc}
   17a8c:	bl	11440 <abort@plt>
   17a90:	ldr	r1, [r0, #16]
   17a94:	cmp	r1, #0
   17a98:	moveq	r0, #0
   17a9c:	bxeq	lr
   17aa0:	ldm	r0, {r1, r2}
   17aa4:	cmp	r1, r2
   17aa8:	bcs	17ac0 <ftello64@plt+0x665c>
   17aac:	ldr	r0, [r1], #8
   17ab0:	cmp	r0, #0
   17ab4:	bxne	lr
   17ab8:	cmp	r1, r2
   17abc:	bcc	17aac <ftello64@plt+0x6648>
   17ac0:	push	{fp, lr}
   17ac4:	mov	fp, sp
   17ac8:	bl	11440 <abort@plt>
   17acc:	push	{r4, r5, fp, lr}
   17ad0:	add	fp, sp, #8
   17ad4:	mov	r5, r1
   17ad8:	ldr	r1, [r0, #8]
   17adc:	ldr	r2, [r0, #24]
   17ae0:	mov	r4, r0
   17ae4:	mov	r0, r5
   17ae8:	blx	r2
   17aec:	ldr	r1, [r4, #8]
   17af0:	cmp	r0, r1
   17af4:	bcs	17b50 <ftello64@plt+0x66ec>
   17af8:	ldr	r1, [r4]
   17afc:	add	r2, r1, r0, lsl #3
   17b00:	ldr	r3, [r2]
   17b04:	ldr	r2, [r2, #4]
   17b08:	cmp	r3, r5
   17b0c:	beq	17b1c <ftello64@plt+0x66b8>
   17b10:	cmp	r2, #0
   17b14:	bne	17b00 <ftello64@plt+0x669c>
   17b18:	b	17b28 <ftello64@plt+0x66c4>
   17b1c:	cmp	r2, #0
   17b20:	ldrne	r0, [r2]
   17b24:	popne	{r4, r5, fp, pc}
   17b28:	ldr	r2, [r4, #4]
   17b2c:	add	r0, r1, r0, lsl #3
   17b30:	add	r1, r0, #8
   17b34:	cmp	r1, r2
   17b38:	movcs	r0, #0
   17b3c:	popcs	{r4, r5, fp, pc}
   17b40:	ldr	r0, [r1], #8
   17b44:	cmp	r0, #0
   17b48:	popne	{r4, r5, fp, pc}
   17b4c:	b	17b34 <ftello64@plt+0x66d0>
   17b50:	bl	11440 <abort@plt>
   17b54:	push	{r4, r5, fp, lr}
   17b58:	add	fp, sp, #8
   17b5c:	ldm	r0, {r5, lr}
   17b60:	mov	ip, r0
   17b64:	mov	r0, #0
   17b68:	cmp	r5, lr
   17b6c:	bcs	17bb8 <ftello64@plt+0x6754>
   17b70:	mov	r0, #0
   17b74:	ldr	r3, [r5]
   17b78:	cmp	r3, #0
   17b7c:	cmpne	r5, #0
   17b80:	beq	17bac <ftello64@plt+0x6748>
   17b84:	mov	r3, r5
   17b88:	cmp	r0, r2
   17b8c:	popcs	{r4, r5, fp, pc}
   17b90:	ldr	r4, [r3]
   17b94:	str	r4, [r1, r0, lsl #2]
   17b98:	add	r0, r0, #1
   17b9c:	ldr	r3, [r3, #4]
   17ba0:	cmp	r3, #0
   17ba4:	bne	17b88 <ftello64@plt+0x6724>
   17ba8:	ldr	lr, [ip, #4]
   17bac:	add	r5, r5, #8
   17bb0:	cmp	r5, lr
   17bb4:	bcc	17b74 <ftello64@plt+0x6710>
   17bb8:	pop	{r4, r5, fp, pc}
   17bbc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17bc0:	add	fp, sp, #24
   17bc4:	mov	r5, r1
   17bc8:	ldr	r4, [r0]
   17bcc:	ldr	r1, [r0, #4]
   17bd0:	mov	r6, #0
   17bd4:	cmp	r4, r1
   17bd8:	bcs	17c4c <ftello64@plt+0x67e8>
   17bdc:	mov	r9, r2
   17be0:	mov	r8, r0
   17be4:	mov	r6, #0
   17be8:	b	17c30 <ftello64@plt+0x67cc>
   17bec:	mov	r1, r9
   17bf0:	blx	r5
   17bf4:	cmp	r0, #0
   17bf8:	beq	17c4c <ftello64@plt+0x67e8>
   17bfc:	mov	r7, r4
   17c00:	ldr	r7, [r7, #4]
   17c04:	add	r6, r6, #1
   17c08:	cmp	r7, #0
   17c0c:	beq	17c28 <ftello64@plt+0x67c4>
   17c10:	ldr	r0, [r7]
   17c14:	mov	r1, r9
   17c18:	blx	r5
   17c1c:	cmp	r0, #0
   17c20:	bne	17c00 <ftello64@plt+0x679c>
   17c24:	b	17c4c <ftello64@plt+0x67e8>
   17c28:	ldr	r1, [r8, #4]
   17c2c:	b	17c40 <ftello64@plt+0x67dc>
   17c30:	ldr	r0, [r4]
   17c34:	cmp	r0, #0
   17c38:	cmpne	r4, #0
   17c3c:	bne	17bec <ftello64@plt+0x6788>
   17c40:	add	r4, r4, #8
   17c44:	cmp	r4, r1
   17c48:	bcc	17c30 <ftello64@plt+0x67cc>
   17c4c:	mov	r0, r6
   17c50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17c54:	ldrb	r2, [r0]
   17c58:	cmp	r2, #0
   17c5c:	moveq	r0, #0
   17c60:	bxeq	lr
   17c64:	add	r3, r0, #1
   17c68:	mov	r0, #0
   17c6c:	rsb	r0, r0, r0, lsl #5
   17c70:	uxtab	r0, r0, r2
   17c74:	udiv	r2, r0, r1
   17c78:	mls	r0, r2, r1, r0
   17c7c:	ldrb	r2, [r3], #1
   17c80:	cmp	r2, #0
   17c84:	bne	17c6c <ftello64@plt+0x6808>
   17c88:	bx	lr
   17c8c:	movw	r1, #40184	; 0x9cf8
   17c90:	movt	r1, #1
   17c94:	vld1.32	{d16-d17}, [r1]!
   17c98:	ldr	r1, [r1]
   17c9c:	vst1.32	{d16-d17}, [r0]!
   17ca0:	str	r1, [r0]
   17ca4:	bx	lr
   17ca8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17cac:	add	fp, sp, #24
   17cb0:	movw	r9, #32464	; 0x7ed0
   17cb4:	movw	r5, #32444	; 0x7ebc
   17cb8:	cmp	r3, #0
   17cbc:	mov	r6, r0
   17cc0:	mov	r0, #40	; 0x28
   17cc4:	mov	r7, r1
   17cc8:	movt	r9, #1
   17ccc:	movt	r5, #1
   17cd0:	movne	r9, r3
   17cd4:	cmp	r2, #0
   17cd8:	movne	r5, r2
   17cdc:	bl	17638 <ftello64@plt+0x61d4>
   17ce0:	mov	r8, #0
   17ce4:	cmp	r0, #0
   17ce8:	beq	17ea4 <ftello64@plt+0x6a40>
   17cec:	mov	r4, r0
   17cf0:	movw	r0, #40184	; 0x9cf8
   17cf4:	cmp	r7, #0
   17cf8:	movt	r0, #1
   17cfc:	moveq	r7, r0
   17d00:	cmp	r7, r0
   17d04:	str	r7, [r4, #20]
   17d08:	beq	17d84 <ftello64@plt+0x6920>
   17d0c:	vldr	s2, [pc, #408]	; 17eac <ftello64@plt+0x6a48>
   17d10:	vldr	s0, [r7, #8]
   17d14:	vcmpe.f32	s0, s2
   17d18:	vmrs	APSR_nzcv, fpscr
   17d1c:	ble	17e30 <ftello64@plt+0x69cc>
   17d20:	vldr	s4, [pc, #392]	; 17eb0 <ftello64@plt+0x6a4c>
   17d24:	vcmpe.f32	s0, s4
   17d28:	vmrs	APSR_nzcv, fpscr
   17d2c:	bpl	17e30 <ftello64@plt+0x69cc>
   17d30:	vldr	s4, [pc, #380]	; 17eb4 <ftello64@plt+0x6a50>
   17d34:	vldr	s6, [r7, #12]
   17d38:	vcmpe.f32	s6, s4
   17d3c:	vmrs	APSR_nzcv, fpscr
   17d40:	ble	17e30 <ftello64@plt+0x69cc>
   17d44:	vldr	s4, [r7]
   17d48:	vcmpe.f32	s4, #0.0
   17d4c:	vmrs	APSR_nzcv, fpscr
   17d50:	blt	17e30 <ftello64@plt+0x69cc>
   17d54:	vadd.f32	s2, s4, s2
   17d58:	vcmpe.f32	s2, s0
   17d5c:	vmrs	APSR_nzcv, fpscr
   17d60:	bpl	17e30 <ftello64@plt+0x69cc>
   17d64:	vldr	s0, [r7, #4]
   17d68:	vmov.f32	s4, #112	; 0x3f800000  1.0
   17d6c:	vcmpe.f32	s0, s4
   17d70:	vmrs	APSR_nzcv, fpscr
   17d74:	bhi	17e30 <ftello64@plt+0x69cc>
   17d78:	vcmpe.f32	s2, s0
   17d7c:	vmrs	APSR_nzcv, fpscr
   17d80:	bpl	17e30 <ftello64@plt+0x69cc>
   17d84:	ldrb	r0, [r7, #16]
   17d88:	cmp	r0, #0
   17d8c:	bne	17db8 <ftello64@plt+0x6954>
   17d90:	vldr	s0, [r7, #8]
   17d94:	vldr	s4, [pc, #284]	; 17eb8 <ftello64@plt+0x6a54>
   17d98:	vmov	s2, r6
   17d9c:	vcvt.f32.u32	s2, s2
   17da0:	vdiv.f32	s2, s2, s0
   17da4:	vcmpe.f32	s2, s4
   17da8:	vcvt.u32.f32	s0, s2
   17dac:	vmrs	APSR_nzcv, fpscr
   17db0:	bge	17e40 <ftello64@plt+0x69dc>
   17db4:	vmov	r6, s0
   17db8:	cmp	r6, #10
   17dbc:	movls	r6, #10
   17dc0:	orr	r0, r6, #1
   17dc4:	cmn	r0, #1
   17dc8:	beq	17e40 <ftello64@plt+0x69dc>
   17dcc:	ldr	r6, [fp, #8]
   17dd0:	mov	r1, #3
   17dd4:	cmp	r0, #10
   17dd8:	bcc	17e10 <ftello64@plt+0x69ac>
   17ddc:	mov	r1, #3
   17de0:	mov	r3, #9
   17de4:	mov	r2, #12
   17de8:	udiv	r7, r0, r1
   17dec:	mls	r7, r7, r1, r0
   17df0:	cmp	r7, #0
   17df4:	beq	17e10 <ftello64@plt+0x69ac>
   17df8:	add	r3, r3, r2
   17dfc:	add	r2, r2, #8
   17e00:	add	r1, r1, #2
   17e04:	add	r3, r3, #4
   17e08:	cmp	r3, r0
   17e0c:	bcc	17de8 <ftello64@plt+0x6984>
   17e10:	udiv	r2, r0, r1
   17e14:	mls	r1, r2, r1, r0
   17e18:	cmp	r1, #0
   17e1c:	bne	17e38 <ftello64@plt+0x69d4>
   17e20:	add	r0, r0, #2
   17e24:	cmn	r0, #1
   17e28:	bne	17dd0 <ftello64@plt+0x696c>
   17e2c:	b	17e40 <ftello64@plt+0x69dc>
   17e30:	str	r0, [r4, #20]
   17e34:	b	17e48 <ftello64@plt+0x69e4>
   17e38:	cmp	r0, #536870912	; 0x20000000
   17e3c:	bcc	17e58 <ftello64@plt+0x69f4>
   17e40:	mov	r0, #0
   17e44:	str	r0, [r4, #8]
   17e48:	mov	r0, r4
   17e4c:	bl	177f4 <ftello64@plt+0x6390>
   17e50:	mov	r0, r8
   17e54:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17e58:	cmp	r0, #0
   17e5c:	str	r0, [r4, #8]
   17e60:	beq	17e48 <ftello64@plt+0x69e4>
   17e64:	mov	r1, #8
   17e68:	bl	175e4 <ftello64@plt+0x6180>
   17e6c:	cmp	r0, #0
   17e70:	str	r0, [r4]
   17e74:	beq	17e48 <ftello64@plt+0x69e4>
   17e78:	mov	r1, #0
   17e7c:	mov	r8, r4
   17e80:	str	r1, [r4, #12]
   17e84:	str	r1, [r4, #16]
   17e88:	str	r5, [r4, #24]
   17e8c:	str	r9, [r4, #28]
   17e90:	str	r6, [r4, #32]
   17e94:	str	r1, [r4, #36]	; 0x24
   17e98:	ldr	r1, [r4, #8]
   17e9c:	add	r0, r0, r1, lsl #3
   17ea0:	str	r0, [r4, #4]
   17ea4:	mov	r0, r8
   17ea8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17eac:	stclcc	12, cr12, [ip, #820]	; 0x334
   17eb0:	svccc	0x00666666
   17eb4:	svccc	0x008ccccd
   17eb8:	svcmi	0x00800000
   17ebc:	ror	r2, r0, #3
   17ec0:	udiv	r2, r2, r1
   17ec4:	mul	r1, r2, r1
   17ec8:	rsb	r0, r1, r0, ror #3
   17ecc:	bx	lr
   17ed0:	sub	r0, r0, r1
   17ed4:	clz	r0, r0
   17ed8:	lsr	r0, r0, #5
   17edc:	bx	lr
   17ee0:	push	{r4, r5, r6, r7, fp, lr}
   17ee4:	add	fp, sp, #16
   17ee8:	mov	r4, r0
   17eec:	ldr	r5, [r0]
   17ef0:	ldr	r0, [r0, #4]
   17ef4:	cmp	r5, r0
   17ef8:	bcs	17f90 <ftello64@plt+0x6b2c>
   17efc:	mov	r6, #0
   17f00:	ldr	r1, [r5]
   17f04:	cmp	r1, #0
   17f08:	beq	17f84 <ftello64@plt+0x6b20>
   17f0c:	ldr	r1, [r4, #32]
   17f10:	ldr	r7, [r5, #4]
   17f14:	cmp	r1, #0
   17f18:	mov	r0, r1
   17f1c:	movwne	r0, #1
   17f20:	cmp	r7, #0
   17f24:	beq	17f68 <ftello64@plt+0x6b04>
   17f28:	tst	r0, #1
   17f2c:	beq	17f3c <ftello64@plt+0x6ad8>
   17f30:	ldr	r0, [r7]
   17f34:	blx	r1
   17f38:	ldr	r1, [r4, #32]
   17f3c:	str	r6, [r7]
   17f40:	cmp	r1, #0
   17f44:	ldr	r0, [r4, #36]	; 0x24
   17f48:	ldr	r2, [r7, #4]
   17f4c:	str	r0, [r7, #4]
   17f50:	mov	r0, r1
   17f54:	str	r7, [r4, #36]	; 0x24
   17f58:	mov	r7, r2
   17f5c:	movwne	r0, #1
   17f60:	cmp	r2, #0
   17f64:	bne	17f28 <ftello64@plt+0x6ac4>
   17f68:	cmp	r0, #0
   17f6c:	beq	17f78 <ftello64@plt+0x6b14>
   17f70:	ldr	r0, [r5]
   17f74:	blx	r1
   17f78:	str	r6, [r5]
   17f7c:	str	r6, [r5, #4]
   17f80:	ldr	r0, [r4, #4]
   17f84:	add	r5, r5, #8
   17f88:	cmp	r5, r0
   17f8c:	bcc	17f00 <ftello64@plt+0x6a9c>
   17f90:	mov	r0, #0
   17f94:	str	r0, [r4, #12]
   17f98:	str	r0, [r4, #16]
   17f9c:	pop	{r4, r5, r6, r7, fp, pc}
   17fa0:	push	{r4, r5, r6, sl, fp, lr}
   17fa4:	add	fp, sp, #16
   17fa8:	mov	r4, r0
   17fac:	ldr	r0, [r0, #32]
   17fb0:	cmp	r0, #0
   17fb4:	ldrne	r0, [r4, #16]
   17fb8:	cmpne	r0, #0
   17fbc:	beq	18024 <ftello64@plt+0x6bc0>
   17fc0:	ldr	r5, [r4]
   17fc4:	ldr	r1, [r4, #4]
   17fc8:	cmp	r5, r1
   17fcc:	bcc	17fe0 <ftello64@plt+0x6b7c>
   17fd0:	b	18024 <ftello64@plt+0x6bc0>
   17fd4:	add	r5, r5, #8
   17fd8:	cmp	r5, r1
   17fdc:	bcs	18024 <ftello64@plt+0x6bc0>
   17fe0:	ldr	r0, [r5]
   17fe4:	cmp	r0, #0
   17fe8:	cmpne	r5, #0
   17fec:	beq	17fd4 <ftello64@plt+0x6b70>
   17ff0:	ldr	r1, [r4, #32]
   17ff4:	blx	r1
   17ff8:	ldr	r6, [r5, #4]
   17ffc:	cmp	r6, #0
   18000:	beq	1801c <ftello64@plt+0x6bb8>
   18004:	ldr	r1, [r4, #32]
   18008:	ldr	r0, [r6]
   1800c:	blx	r1
   18010:	ldr	r6, [r6, #4]
   18014:	cmp	r6, #0
   18018:	bne	18004 <ftello64@plt+0x6ba0>
   1801c:	ldr	r1, [r4, #4]
   18020:	b	17fd4 <ftello64@plt+0x6b70>
   18024:	ldr	r5, [r4]
   18028:	ldr	r1, [r4, #4]
   1802c:	cmp	r5, r1
   18030:	bcc	18044 <ftello64@plt+0x6be0>
   18034:	b	1806c <ftello64@plt+0x6c08>
   18038:	add	r5, r5, #8
   1803c:	cmp	r5, r1
   18040:	bcs	1806c <ftello64@plt+0x6c08>
   18044:	ldr	r0, [r5, #4]
   18048:	cmp	r0, #0
   1804c:	beq	18038 <ftello64@plt+0x6bd4>
   18050:	ldr	r6, [r0, #4]
   18054:	bl	177f4 <ftello64@plt+0x6390>
   18058:	cmp	r6, #0
   1805c:	mov	r0, r6
   18060:	bne	18050 <ftello64@plt+0x6bec>
   18064:	ldr	r1, [r4, #4]
   18068:	b	18038 <ftello64@plt+0x6bd4>
   1806c:	ldr	r0, [r4, #36]	; 0x24
   18070:	cmp	r0, #0
   18074:	beq	1808c <ftello64@plt+0x6c28>
   18078:	ldr	r5, [r0, #4]
   1807c:	bl	177f4 <ftello64@plt+0x6390>
   18080:	cmp	r5, #0
   18084:	mov	r0, r5
   18088:	bne	18078 <ftello64@plt+0x6c14>
   1808c:	ldr	r0, [r4]
   18090:	bl	177f4 <ftello64@plt+0x6390>
   18094:	mov	r0, r4
   18098:	pop	{r4, r5, r6, sl, fp, lr}
   1809c:	b	177f4 <ftello64@plt+0x6390>
   180a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   180a4:	add	fp, sp, #28
   180a8:	sub	sp, sp, #44	; 0x2c
   180ac:	mov	r7, r0
   180b0:	mov	r4, r0
   180b4:	ldr	r0, [r7, #20]!
   180b8:	ldrb	r2, [r0, #16]
   180bc:	cmp	r2, #0
   180c0:	bne	180f0 <ftello64@plt+0x6c8c>
   180c4:	vldr	s0, [r0, #8]
   180c8:	vldr	s4, [pc, #560]	; 18300 <ftello64@plt+0x6e9c>
   180cc:	vmov	s2, r1
   180d0:	mov	r5, #0
   180d4:	vcvt.f32.u32	s2, s2
   180d8:	vdiv.f32	s2, s2, s0
   180dc:	vcmpe.f32	s2, s4
   180e0:	vcvt.u32.f32	s0, s2
   180e4:	vmrs	APSR_nzcv, fpscr
   180e8:	bge	182f0 <ftello64@plt+0x6e8c>
   180ec:	vmov	r1, s0
   180f0:	cmp	r1, #10
   180f4:	mov	r5, #0
   180f8:	movls	r1, #10
   180fc:	orr	r6, r1, #1
   18100:	cmn	r6, #1
   18104:	bne	18118 <ftello64@plt+0x6cb4>
   18108:	b	182f0 <ftello64@plt+0x6e8c>
   1810c:	add	r6, r6, #2
   18110:	cmn	r6, #1
   18114:	beq	182f0 <ftello64@plt+0x6e8c>
   18118:	mov	r0, #3
   1811c:	cmp	r6, #10
   18120:	bcc	18158 <ftello64@plt+0x6cf4>
   18124:	mov	r0, #3
   18128:	mov	r2, #9
   1812c:	mov	r1, #12
   18130:	udiv	r3, r6, r0
   18134:	mls	r3, r3, r0, r6
   18138:	cmp	r3, #0
   1813c:	beq	18158 <ftello64@plt+0x6cf4>
   18140:	add	r2, r2, r1
   18144:	add	r1, r1, #8
   18148:	add	r0, r0, #2
   1814c:	add	r2, r2, #4
   18150:	cmp	r2, r6
   18154:	bcc	18130 <ftello64@plt+0x6ccc>
   18158:	udiv	r1, r6, r0
   1815c:	mls	r0, r1, r0, r6
   18160:	cmp	r0, #0
   18164:	beq	1810c <ftello64@plt+0x6ca8>
   18168:	sub	r0, r6, #1
   1816c:	cmn	r0, #-536870910	; 0xe0000002
   18170:	bhi	182f0 <ftello64@plt+0x6e8c>
   18174:	ldr	r0, [r4, #8]
   18178:	cmp	r6, r0
   1817c:	bne	18188 <ftello64@plt+0x6d24>
   18180:	mov	r5, #1
   18184:	b	182f0 <ftello64@plt+0x6e8c>
   18188:	mov	r0, r6
   1818c:	mov	r1, #8
   18190:	bl	175e4 <ftello64@plt+0x6180>
   18194:	cmp	r0, #0
   18198:	str	r0, [sp, #4]
   1819c:	beq	182f0 <ftello64@plt+0x6e8c>
   181a0:	mov	r1, #0
   181a4:	add	r0, r0, r6, lsl #3
   181a8:	str	r6, [sp, #12]
   181ac:	add	r5, sp, #4
   181b0:	mov	sl, r4
   181b4:	mov	r2, #0
   181b8:	str	r1, [sp, #16]
   181bc:	str	r1, [sp, #20]
   181c0:	str	r0, [sp, #8]
   181c4:	add	r0, r5, #20
   181c8:	mov	r1, r4
   181cc:	vld1.32	{d16-d17}, [r7]
   181d0:	vst1.32	{d16-d17}, [r0]
   181d4:	ldr	r0, [sl, #36]!	; 0x24
   181d8:	str	r0, [sp, #40]	; 0x28
   181dc:	mov	r0, r5
   181e0:	bl	18304 <ftello64@plt+0x6ea0>
   181e4:	cmp	r0, #0
   181e8:	beq	18210 <ftello64@plt+0x6dac>
   181ec:	ldr	r0, [r4]
   181f0:	bl	177f4 <ftello64@plt+0x6390>
   181f4:	mov	r0, #36	; 0x24
   181f8:	vld1.32	{d16-d17}, [r5], r0
   181fc:	vst1.32	{d16-d17}, [r4], r0
   18200:	ldr	r0, [r5]
   18204:	mov	r5, #1
   18208:	str	r0, [r4]
   1820c:	b	182f0 <ftello64@plt+0x6e8c>
   18210:	ldr	r0, [sp, #40]	; 0x28
   18214:	str	r0, [sl]
   18218:	ldr	r0, [sp, #8]
   1821c:	ldr	r8, [sp, #4]
   18220:	cmp	r8, r0
   18224:	str	r0, [sp]
   18228:	bcs	182cc <ftello64@plt+0x6e68>
   1822c:	mov	r9, #0
   18230:	ldr	r0, [r8]
   18234:	cmp	r0, #0
   18238:	beq	182bc <ftello64@plt+0x6e58>
   1823c:	ldr	r6, [r8, #4]
   18240:	cmp	r6, #0
   18244:	beq	182b8 <ftello64@plt+0x6e54>
   18248:	ldr	r1, [r4, #8]
   1824c:	ldr	r5, [r6]
   18250:	ldr	r2, [r4, #24]
   18254:	mov	r0, r5
   18258:	blx	r2
   1825c:	ldr	r1, [r4, #8]
   18260:	cmp	r0, r1
   18264:	bcs	182fc <ftello64@plt+0x6e98>
   18268:	ldr	r3, [r4]
   1826c:	ldr	r2, [r6, #4]
   18270:	ldr	r7, [r3, r0, lsl #3]
   18274:	cmp	r7, #0
   18278:	beq	18288 <ftello64@plt+0x6e24>
   1827c:	add	r0, r3, r0, lsl #3
   18280:	add	r0, r0, #4
   18284:	b	182a0 <ftello64@plt+0x6e3c>
   18288:	str	r5, [r3, r0, lsl #3]
   1828c:	ldr	r0, [r4, #12]
   18290:	add	r0, r0, #1
   18294:	str	r0, [r4, #12]
   18298:	mov	r0, sl
   1829c:	str	r9, [r6]
   182a0:	ldr	r3, [r0]
   182a4:	cmp	r2, #0
   182a8:	str	r3, [r6, #4]
   182ac:	str	r6, [r0]
   182b0:	mov	r6, r2
   182b4:	bne	1824c <ftello64@plt+0x6de8>
   182b8:	str	r9, [r8, #4]
   182bc:	ldr	r0, [sp]
   182c0:	add	r8, r8, #8
   182c4:	cmp	r8, r0
   182c8:	bcc	18230 <ftello64@plt+0x6dcc>
   182cc:	add	r1, sp, #4
   182d0:	mov	r0, r4
   182d4:	mov	r2, #0
   182d8:	mov	r5, #0
   182dc:	bl	18304 <ftello64@plt+0x6ea0>
   182e0:	cmp	r0, #0
   182e4:	beq	182fc <ftello64@plt+0x6e98>
   182e8:	ldr	r0, [sp, #4]
   182ec:	bl	177f4 <ftello64@plt+0x6390>
   182f0:	mov	r0, r5
   182f4:	sub	sp, fp, #28
   182f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182fc:	bl	11440 <abort@plt>
   18300:	svcmi	0x00800000
   18304:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18308:	add	fp, sp, #28
   1830c:	sub	sp, sp, #12
   18310:	ldr	sl, [r1]
   18314:	str	r1, [sp, #8]
   18318:	ldr	r1, [r1, #4]
   1831c:	mov	r7, r0
   18320:	mov	r0, #1
   18324:	str	r2, [sp, #4]
   18328:	cmp	sl, r1
   1832c:	bcs	18488 <ftello64@plt+0x7024>
   18330:	add	r8, r7, #36	; 0x24
   18334:	mov	r9, #0
   18338:	ldr	r4, [sl]
   1833c:	cmp	r4, #0
   18340:	beq	18470 <ftello64@plt+0x700c>
   18344:	ldr	r5, [sl, #4]
   18348:	cmp	r5, #0
   1834c:	beq	183c4 <ftello64@plt+0x6f60>
   18350:	ldr	r1, [r7, #8]
   18354:	ldr	r4, [r5]
   18358:	ldr	r2, [r7, #24]
   1835c:	mov	r0, r4
   18360:	blx	r2
   18364:	ldr	r1, [r7, #8]
   18368:	cmp	r0, r1
   1836c:	bcs	1849c <ftello64@plt+0x7038>
   18370:	ldr	r3, [r7]
   18374:	ldr	r2, [r5, #4]
   18378:	ldr	r6, [r3, r0, lsl #3]
   1837c:	cmp	r6, #0
   18380:	beq	18390 <ftello64@plt+0x6f2c>
   18384:	add	r0, r3, r0, lsl #3
   18388:	add	r0, r0, #4
   1838c:	b	183a8 <ftello64@plt+0x6f44>
   18390:	str	r4, [r3, r0, lsl #3]
   18394:	ldr	r0, [r7, #12]
   18398:	add	r0, r0, #1
   1839c:	str	r0, [r7, #12]
   183a0:	mov	r0, r8
   183a4:	str	r9, [r5]
   183a8:	ldr	r3, [r0]
   183ac:	cmp	r2, #0
   183b0:	str	r3, [r5, #4]
   183b4:	str	r5, [r0]
   183b8:	mov	r5, r2
   183bc:	bne	18354 <ftello64@plt+0x6ef0>
   183c0:	ldr	r4, [sl]
   183c4:	ldr	r0, [sp, #4]
   183c8:	str	r9, [sl, #4]
   183cc:	cmp	r0, #0
   183d0:	bne	18470 <ftello64@plt+0x700c>
   183d4:	ldr	r1, [r7, #8]
   183d8:	ldr	r2, [r7, #24]
   183dc:	mov	r0, r4
   183e0:	blx	r2
   183e4:	mov	r5, r0
   183e8:	ldr	r0, [r7, #8]
   183ec:	cmp	r5, r0
   183f0:	bcs	1849c <ftello64@plt+0x7038>
   183f4:	ldr	r6, [r7]
   183f8:	ldr	r0, [r6, r5, lsl #3]
   183fc:	cmp	r0, #0
   18400:	beq	18420 <ftello64@plt+0x6fbc>
   18404:	ldr	r0, [r8]
   18408:	cmp	r0, #0
   1840c:	beq	18434 <ftello64@plt+0x6fd0>
   18410:	mov	r1, r0
   18414:	ldr	r2, [r1, #4]!
   18418:	str	r2, [r8]
   1841c:	b	18448 <ftello64@plt+0x6fe4>
   18420:	str	r4, [r6, r5, lsl #3]
   18424:	ldr	r0, [r7, #12]
   18428:	add	r0, r0, #1
   1842c:	str	r0, [r7, #12]
   18430:	b	1845c <ftello64@plt+0x6ff8>
   18434:	mov	r0, #8
   18438:	bl	17638 <ftello64@plt+0x61d4>
   1843c:	cmp	r0, #0
   18440:	beq	18490 <ftello64@plt+0x702c>
   18444:	add	r1, r0, #4
   18448:	str	r4, [r0]
   1844c:	add	r2, r6, r5, lsl #3
   18450:	ldr	r3, [r2, #4]
   18454:	str	r3, [r1]
   18458:	str	r0, [r2, #4]
   1845c:	ldr	r1, [sp, #8]
   18460:	str	r9, [sl]
   18464:	ldr	r0, [r1, #12]
   18468:	sub	r0, r0, #1
   1846c:	str	r0, [r1, #12]
   18470:	ldr	r0, [sp, #8]
   18474:	add	sl, sl, #8
   18478:	ldr	r0, [r0, #4]
   1847c:	cmp	sl, r0
   18480:	bcc	18338 <ftello64@plt+0x6ed4>
   18484:	mov	r0, #1
   18488:	sub	sp, fp, #28
   1848c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18490:	mov	r0, #0
   18494:	sub	sp, fp, #28
   18498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1849c:	bl	11440 <abort@plt>
   184a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184a4:	add	fp, sp, #28
   184a8:	sub	sp, sp, #4
   184ac:	cmp	r1, #0
   184b0:	beq	187d4 <ftello64@plt+0x7370>
   184b4:	mov	r8, r2
   184b8:	mov	sl, r1
   184bc:	ldr	r1, [r0, #8]
   184c0:	ldr	r2, [r0, #24]
   184c4:	mov	r4, r0
   184c8:	mov	r0, sl
   184cc:	blx	r2
   184d0:	mov	r7, r0
   184d4:	ldr	r0, [r4, #8]
   184d8:	cmp	r7, r0
   184dc:	bcs	187d4 <ftello64@plt+0x7370>
   184e0:	ldr	r5, [r4]
   184e4:	mov	r9, r5
   184e8:	ldr	r1, [r9, r7, lsl #3]!
   184ec:	cmp	r1, #0
   184f0:	beq	1857c <ftello64@plt+0x7118>
   184f4:	cmp	r1, sl
   184f8:	beq	18524 <ftello64@plt+0x70c0>
   184fc:	ldr	r2, [r4, #28]
   18500:	mov	r0, sl
   18504:	blx	r2
   18508:	cmp	r0, #0
   1850c:	mov	r6, r9
   18510:	beq	18538 <ftello64@plt+0x70d4>
   18514:	ldr	r0, [r6]
   18518:	cmp	r0, #0
   1851c:	bne	18528 <ftello64@plt+0x70c4>
   18520:	b	1857c <ftello64@plt+0x7118>
   18524:	mov	r0, sl
   18528:	cmp	r8, #0
   1852c:	mov	r7, #0
   18530:	strne	r0, [r8]
   18534:	b	18770 <ftello64@plt+0x730c>
   18538:	add	r6, r5, r7, lsl #3
   1853c:	ldr	r0, [r6, #4]!
   18540:	cmp	r0, #0
   18544:	beq	1857c <ftello64@plt+0x7118>
   18548:	ldr	r1, [r0]
   1854c:	cmp	r1, sl
   18550:	beq	18570 <ftello64@plt+0x710c>
   18554:	ldr	r2, [r4, #28]
   18558:	mov	r0, sl
   1855c:	blx	r2
   18560:	ldr	r6, [r6]
   18564:	cmp	r0, #0
   18568:	beq	1853c <ftello64@plt+0x70d8>
   1856c:	b	18514 <ftello64@plt+0x70b0>
   18570:	mov	r0, sl
   18574:	cmp	r0, #0
   18578:	bne	18528 <ftello64@plt+0x70c4>
   1857c:	vldr	s0, [r4, #8]
   18580:	vldr	s2, [r4, #12]
   18584:	ldr	r0, [r4, #20]
   18588:	vcvt.f32.u32	s0, s0
   1858c:	vcvt.f32.u32	s4, s2
   18590:	vldr	s2, [r0, #8]
   18594:	vmul.f32	s6, s2, s0
   18598:	vcmpe.f32	s6, s4
   1859c:	vmrs	APSR_nzcv, fpscr
   185a0:	bpl	186f4 <ftello64@plt+0x7290>
   185a4:	movw	r1, #40184	; 0x9cf8
   185a8:	movt	r1, #1
   185ac:	cmp	r0, r1
   185b0:	beq	1863c <ftello64@plt+0x71d8>
   185b4:	vldr	s6, [pc, #540]	; 187d8 <ftello64@plt+0x7374>
   185b8:	vcmpe.f32	s2, s6
   185bc:	vmrs	APSR_nzcv, fpscr
   185c0:	ble	18628 <ftello64@plt+0x71c4>
   185c4:	vldr	s8, [pc, #528]	; 187dc <ftello64@plt+0x7378>
   185c8:	vcmpe.f32	s2, s8
   185cc:	vmrs	APSR_nzcv, fpscr
   185d0:	bpl	18628 <ftello64@plt+0x71c4>
   185d4:	vldr	s8, [pc, #516]	; 187e0 <ftello64@plt+0x737c>
   185d8:	vldr	s10, [r0, #12]
   185dc:	vcmpe.f32	s10, s8
   185e0:	vmrs	APSR_nzcv, fpscr
   185e4:	ble	18628 <ftello64@plt+0x71c4>
   185e8:	vldr	s8, [r0]
   185ec:	vcmpe.f32	s8, #0.0
   185f0:	vmrs	APSR_nzcv, fpscr
   185f4:	blt	18628 <ftello64@plt+0x71c4>
   185f8:	vadd.f32	s6, s8, s6
   185fc:	vcmpe.f32	s6, s2
   18600:	vmrs	APSR_nzcv, fpscr
   18604:	bpl	18628 <ftello64@plt+0x71c4>
   18608:	vldr	s8, [r0, #4]
   1860c:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18610:	vcmpe.f32	s8, s10
   18614:	vmrs	APSR_nzcv, fpscr
   18618:	bhi	18628 <ftello64@plt+0x71c4>
   1861c:	vcmpe.f32	s6, s8
   18620:	vmrs	APSR_nzcv, fpscr
   18624:	bmi	18640 <ftello64@plt+0x71dc>
   18628:	vldr	s2, [pc, #436]	; 187e4 <ftello64@plt+0x7380>
   1862c:	movw	r0, #40184	; 0x9cf8
   18630:	movt	r0, #1
   18634:	str	r0, [r4, #20]
   18638:	b	18640 <ftello64@plt+0x71dc>
   1863c:	mov	r0, r1
   18640:	vmul.f32	s6, s2, s0
   18644:	vcmpe.f32	s6, s4
   18648:	vmrs	APSR_nzcv, fpscr
   1864c:	bpl	186f4 <ftello64@plt+0x7290>
   18650:	vldr	s4, [r0, #12]
   18654:	ldrb	r0, [r0, #16]
   18658:	mvn	r7, #0
   1865c:	vmul.f32	s0, s4, s0
   18660:	vldr	s4, [pc, #384]	; 187e8 <ftello64@plt+0x7384>
   18664:	cmp	r0, #0
   18668:	vmul.f32	s2, s2, s0
   1866c:	vseleq.f32	s0, s2, s0
   18670:	vcmpe.f32	s0, s4
   18674:	vmrs	APSR_nzcv, fpscr
   18678:	bge	18770 <ftello64@plt+0x730c>
   1867c:	vcvt.u32.f32	s0, s0
   18680:	mov	r0, r4
   18684:	vmov	r1, s0
   18688:	bl	180a0 <ftello64@plt+0x6c3c>
   1868c:	cmp	r0, #0
   18690:	beq	18770 <ftello64@plt+0x730c>
   18694:	ldr	r1, [r4, #8]
   18698:	ldr	r2, [r4, #24]
   1869c:	mov	r0, sl
   186a0:	blx	r2
   186a4:	mov	r7, r0
   186a8:	ldr	r0, [r4, #8]
   186ac:	cmp	r7, r0
   186b0:	bcs	187d4 <ftello64@plt+0x7370>
   186b4:	ldr	r5, [r4]
   186b8:	mov	r9, r5
   186bc:	ldr	r1, [r9, r7, lsl #3]!
   186c0:	cmp	r1, #0
   186c4:	beq	1871c <ftello64@plt+0x72b8>
   186c8:	cmp	r1, sl
   186cc:	mov	r0, sl
   186d0:	beq	186ec <ftello64@plt+0x7288>
   186d4:	ldr	r2, [r4, #28]
   186d8:	mov	r0, sl
   186dc:	blx	r2
   186e0:	cmp	r0, #0
   186e4:	beq	18784 <ftello64@plt+0x7320>
   186e8:	ldr	r0, [r9]
   186ec:	cmp	r0, #0
   186f0:	bne	187d4 <ftello64@plt+0x7370>
   186f4:	ldr	r0, [r9]
   186f8:	cmp	r0, #0
   186fc:	beq	1871c <ftello64@plt+0x72b8>
   18700:	ldr	r0, [r4, #36]	; 0x24
   18704:	cmp	r0, #0
   18708:	beq	1873c <ftello64@plt+0x72d8>
   1870c:	mov	r1, r0
   18710:	ldr	r2, [r1, #4]!
   18714:	str	r2, [r4, #36]	; 0x24
   18718:	b	18750 <ftello64@plt+0x72ec>
   1871c:	str	sl, [r9]
   18720:	ldr	r0, [r4, #12]
   18724:	ldr	r1, [r4, #16]
   18728:	add	r0, r0, #1
   1872c:	add	r1, r1, #1
   18730:	str	r0, [r4, #12]
   18734:	str	r1, [r4, #16]
   18738:	b	1876c <ftello64@plt+0x7308>
   1873c:	mov	r0, #8
   18740:	bl	17638 <ftello64@plt+0x61d4>
   18744:	cmp	r0, #0
   18748:	beq	1877c <ftello64@plt+0x7318>
   1874c:	add	r1, r0, #4
   18750:	str	sl, [r0]
   18754:	ldr	r2, [r9, #4]
   18758:	str	r2, [r1]
   1875c:	str	r0, [r9, #4]
   18760:	ldr	r0, [r4, #16]
   18764:	add	r0, r0, #1
   18768:	str	r0, [r4, #16]
   1876c:	mov	r7, #1
   18770:	mov	r0, r7
   18774:	sub	sp, fp, #28
   18778:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1877c:	mvn	r7, #0
   18780:	b	18770 <ftello64@plt+0x730c>
   18784:	add	r6, r5, r7, lsl #3
   18788:	ldr	r0, [r6, #4]!
   1878c:	cmp	r0, #0
   18790:	beq	186f4 <ftello64@plt+0x7290>
   18794:	ldr	r1, [r0]
   18798:	cmp	r1, sl
   1879c:	beq	187c8 <ftello64@plt+0x7364>
   187a0:	ldr	r2, [r4, #28]
   187a4:	mov	r0, sl
   187a8:	blx	r2
   187ac:	ldr	r6, [r6]
   187b0:	cmp	r0, #0
   187b4:	beq	18788 <ftello64@plt+0x7324>
   187b8:	ldr	r0, [r6]
   187bc:	cmp	r0, #0
   187c0:	beq	186f4 <ftello64@plt+0x7290>
   187c4:	b	187d4 <ftello64@plt+0x7370>
   187c8:	mov	r0, sl
   187cc:	cmp	r0, #0
   187d0:	beq	186f4 <ftello64@plt+0x7290>
   187d4:	bl	11440 <abort@plt>
   187d8:	stclcc	12, cr12, [ip, #820]	; 0x334
   187dc:	svccc	0x00666666
   187e0:	svccc	0x008ccccd
   187e4:	svccc	0x004ccccd
   187e8:	svcmi	0x00800000
   187ec:	push	{r4, sl, fp, lr}
   187f0:	add	fp, sp, #8
   187f4:	sub	sp, sp, #8
   187f8:	add	r2, sp, #4
   187fc:	mov	r4, r1
   18800:	bl	184a0 <ftello64@plt+0x703c>
   18804:	cmn	r0, #1
   18808:	beq	1881c <ftello64@plt+0x73b8>
   1880c:	ldr	r1, [sp, #4]
   18810:	cmp	r0, #0
   18814:	moveq	r4, r1
   18818:	b	18820 <ftello64@plt+0x73bc>
   1881c:	mov	r4, #0
   18820:	mov	r0, r4
   18824:	sub	sp, fp, #8
   18828:	pop	{r4, sl, fp, pc}
   1882c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   18830:	add	fp, sp, #24
   18834:	mov	r9, r1
   18838:	ldr	r1, [r0, #8]
   1883c:	ldr	r2, [r0, #24]
   18840:	mov	r5, r0
   18844:	mov	r0, r9
   18848:	blx	r2
   1884c:	mov	r7, r0
   18850:	ldr	r0, [r5, #8]
   18854:	cmp	r7, r0
   18858:	bcs	18ab8 <ftello64@plt+0x7654>
   1885c:	ldr	r6, [r5]
   18860:	mov	r8, #0
   18864:	mov	r4, r6
   18868:	ldr	r1, [r4, r7, lsl #3]!
   1886c:	cmp	r1, #0
   18870:	beq	18924 <ftello64@plt+0x74c0>
   18874:	cmp	r1, r9
   18878:	beq	18894 <ftello64@plt+0x7430>
   1887c:	ldr	r2, [r5, #28]
   18880:	mov	r0, r9
   18884:	blx	r2
   18888:	cmp	r0, #0
   1888c:	beq	188cc <ftello64@plt+0x7468>
   18890:	ldr	r9, [r4]
   18894:	add	r0, r6, r7, lsl #3
   18898:	ldr	r0, [r0, #4]
   1889c:	cmp	r0, #0
   188a0:	beq	18914 <ftello64@plt+0x74b0>
   188a4:	ldm	r0, {r1, r2}
   188a8:	stm	r4, {r1, r2}
   188ac:	mov	r1, #0
   188b0:	str	r1, [r0]
   188b4:	ldr	r1, [r5, #36]	; 0x24
   188b8:	str	r1, [r0, #4]
   188bc:	str	r0, [r5, #36]	; 0x24
   188c0:	cmp	r9, #0
   188c4:	bne	1895c <ftello64@plt+0x74f8>
   188c8:	b	18924 <ftello64@plt+0x74c0>
   188cc:	add	r7, r6, r7, lsl #3
   188d0:	ldr	r0, [r7, #4]!
   188d4:	cmp	r0, #0
   188d8:	beq	18924 <ftello64@plt+0x74c0>
   188dc:	ldr	r1, [r0]
   188e0:	cmp	r1, r9
   188e4:	beq	1892c <ftello64@plt+0x74c8>
   188e8:	ldr	r2, [r5, #28]
   188ec:	mov	r0, r9
   188f0:	blx	r2
   188f4:	ldr	r1, [r7]
   188f8:	cmp	r0, #0
   188fc:	bne	18934 <ftello64@plt+0x74d0>
   18900:	ldr	r0, [r1, #4]!
   18904:	cmp	r0, #0
   18908:	mov	r7, r1
   1890c:	bne	188dc <ftello64@plt+0x7478>
   18910:	b	18924 <ftello64@plt+0x74c0>
   18914:	mov	r0, #0
   18918:	str	r0, [r4]
   1891c:	cmp	r9, #0
   18920:	bne	1895c <ftello64@plt+0x74f8>
   18924:	mov	r0, r8
   18928:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1892c:	mov	r1, r0
   18930:	b	18938 <ftello64@plt+0x74d4>
   18934:	ldr	r9, [r1]
   18938:	ldr	r0, [r1, #4]
   1893c:	str	r0, [r7]
   18940:	mov	r0, #0
   18944:	str	r0, [r1]
   18948:	ldr	r0, [r5, #36]	; 0x24
   1894c:	str	r0, [r1, #4]
   18950:	str	r1, [r5, #36]	; 0x24
   18954:	cmp	r9, #0
   18958:	beq	18924 <ftello64@plt+0x74c0>
   1895c:	ldr	r0, [r5, #16]
   18960:	sub	r0, r0, #1
   18964:	str	r0, [r5, #16]
   18968:	ldr	r0, [r4]
   1896c:	cmp	r0, #0
   18970:	bne	18a78 <ftello64@plt+0x7614>
   18974:	ldr	r0, [r5, #12]
   18978:	vldr	s0, [r5, #8]
   1897c:	sub	r1, r0, #1
   18980:	str	r1, [r5, #12]
   18984:	vmov	s2, r1
   18988:	ldr	r0, [r5, #20]
   1898c:	vcvt.f32.u32	s0, s0
   18990:	vcvt.f32.u32	s2, s2
   18994:	vldr	s4, [r0]
   18998:	vmul.f32	s6, s4, s0
   1899c:	vcmpe.f32	s6, s2
   189a0:	vmrs	APSR_nzcv, fpscr
   189a4:	ble	18a78 <ftello64@plt+0x7614>
   189a8:	movw	r1, #40184	; 0x9cf8
   189ac:	movt	r1, #1
   189b0:	cmp	r0, r1
   189b4:	beq	18a0c <ftello64@plt+0x75a8>
   189b8:	vldr	s8, [pc, #252]	; 18abc <ftello64@plt+0x7658>
   189bc:	vldr	s6, [r0, #8]
   189c0:	vcmpe.f32	s6, s8
   189c4:	vmrs	APSR_nzcv, fpscr
   189c8:	ble	189f8 <ftello64@plt+0x7594>
   189cc:	vldr	s10, [pc, #236]	; 18ac0 <ftello64@plt+0x765c>
   189d0:	vcmpe.f32	s6, s10
   189d4:	vmrs	APSR_nzcv, fpscr
   189d8:	bpl	189f8 <ftello64@plt+0x7594>
   189dc:	vcmpe.f32	s4, #0.0
   189e0:	vmrs	APSR_nzcv, fpscr
   189e4:	vldrge	s10, [r0, #12]
   189e8:	vldrge	s12, [pc, #212]	; 18ac4 <ftello64@plt+0x7660>
   189ec:	vcmpege.f32	s10, s12
   189f0:	vmrsge	APSR_nzcv, fpscr
   189f4:	bgt	18a84 <ftello64@plt+0x7620>
   189f8:	vldr	s4, [pc, #200]	; 18ac8 <ftello64@plt+0x7664>
   189fc:	movw	r0, #40184	; 0x9cf8
   18a00:	movt	r0, #1
   18a04:	str	r0, [r5, #20]
   18a08:	b	18a10 <ftello64@plt+0x75ac>
   18a0c:	mov	r0, r1
   18a10:	vmul.f32	s4, s4, s0
   18a14:	vcmpe.f32	s4, s2
   18a18:	vmrs	APSR_nzcv, fpscr
   18a1c:	ble	18a78 <ftello64@plt+0x7614>
   18a20:	ldrb	r1, [r0, #16]
   18a24:	vldr	s2, [r0, #4]
   18a28:	cmp	r1, #0
   18a2c:	vmul.f32	s0, s2, s0
   18a30:	vldreq	s2, [r0, #8]
   18a34:	mov	r0, r5
   18a38:	vmuleq.f32	s0, s0, s2
   18a3c:	vcvt.u32.f32	s0, s0
   18a40:	vmov	r1, s0
   18a44:	bl	180a0 <ftello64@plt+0x6c3c>
   18a48:	cmp	r0, #0
   18a4c:	bne	18a78 <ftello64@plt+0x7614>
   18a50:	ldr	r0, [r5, #36]	; 0x24
   18a54:	cmp	r0, #0
   18a58:	beq	18a70 <ftello64@plt+0x760c>
   18a5c:	ldr	r4, [r0, #4]
   18a60:	bl	177f4 <ftello64@plt+0x6390>
   18a64:	cmp	r4, #0
   18a68:	mov	r0, r4
   18a6c:	bne	18a5c <ftello64@plt+0x75f8>
   18a70:	mov	r0, #0
   18a74:	str	r0, [r5, #36]	; 0x24
   18a78:	mov	r8, r9
   18a7c:	mov	r0, r8
   18a80:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18a84:	vadd.f32	s8, s4, s8
   18a88:	vcmpe.f32	s8, s6
   18a8c:	vmrs	APSR_nzcv, fpscr
   18a90:	bpl	189f8 <ftello64@plt+0x7594>
   18a94:	vldr	s6, [r0, #4]
   18a98:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18a9c:	vcmpe.f32	s6, s10
   18aa0:	vmrs	APSR_nzcv, fpscr
   18aa4:	bhi	189f8 <ftello64@plt+0x7594>
   18aa8:	vcmpe.f32	s8, s6
   18aac:	vmrs	APSR_nzcv, fpscr
   18ab0:	bmi	18a10 <ftello64@plt+0x75ac>
   18ab4:	b	189f8 <ftello64@plt+0x7594>
   18ab8:	bl	11440 <abort@plt>
   18abc:	stclcc	12, cr12, [ip, #820]	; 0x334
   18ac0:	svccc	0x00666666
   18ac4:	svccc	0x008ccccd
   18ac8:	andeq	r0, r0, r0
   18acc:	b	1882c <ftello64@plt+0x73c8>
   18ad0:	push	{fp, lr}
   18ad4:	mov	fp, sp
   18ad8:	mov	r0, #14
   18adc:	bl	113f8 <nl_langinfo@plt>
   18ae0:	movw	r1, #38502	; 0x9666
   18ae4:	cmp	r0, #0
   18ae8:	movt	r1, #1
   18aec:	movne	r1, r0
   18af0:	movw	r0, #40204	; 0x9d0c
   18af4:	ldrb	r2, [r1]
   18af8:	movt	r0, #1
   18afc:	cmp	r2, #0
   18b00:	movne	r0, r1
   18b04:	pop	{fp, pc}
   18b08:	push	{r4, r5, r6, r7, fp, lr}
   18b0c:	add	fp, sp, #16
   18b10:	sub	sp, sp, #8
   18b14:	add	r5, sp, #4
   18b18:	cmp	r0, #0
   18b1c:	mov	r7, r2
   18b20:	mov	r4, r1
   18b24:	movne	r5, r0
   18b28:	mov	r0, r5
   18b2c:	bl	112b4 <mbrtowc@plt>
   18b30:	mov	r6, r0
   18b34:	cmp	r7, #0
   18b38:	beq	18b5c <ftello64@plt+0x76f8>
   18b3c:	cmn	r6, #2
   18b40:	bcc	18b5c <ftello64@plt+0x76f8>
   18b44:	mov	r0, #0
   18b48:	bl	18d90 <ftello64@plt+0x792c>
   18b4c:	cmp	r0, #0
   18b50:	ldrbeq	r0, [r4]
   18b54:	moveq	r6, #1
   18b58:	streq	r0, [r5]
   18b5c:	mov	r0, r6
   18b60:	sub	sp, fp, #16
   18b64:	pop	{r4, r5, r6, r7, fp, pc}
   18b68:	cmp	r2, #0
   18b6c:	beq	18b9c <ftello64@plt+0x7738>
   18b70:	mvn	r3, #0
   18b74:	udiv	r3, r3, r2
   18b78:	cmp	r3, r1
   18b7c:	bcs	18b9c <ftello64@plt+0x7738>
   18b80:	push	{fp, lr}
   18b84:	mov	fp, sp
   18b88:	bl	11350 <__errno_location@plt>
   18b8c:	mov	r1, #12
   18b90:	str	r1, [r0]
   18b94:	mov	r0, #0
   18b98:	pop	{fp, pc}
   18b9c:	mul	r1, r2, r1
   18ba0:	b	17668 <ftello64@plt+0x6204>
   18ba4:	mov	r1, #0
   18ba8:	mov	r2, #3
   18bac:	b	18bb0 <ftello64@plt+0x774c>
   18bb0:	sub	sp, sp, #8
   18bb4:	push	{r4, r5, r6, r7, fp, lr}
   18bb8:	add	fp, sp, #16
   18bbc:	sub	sp, sp, #8
   18bc0:	mov	r5, r0
   18bc4:	add	r0, fp, #8
   18bc8:	cmp	r1, #11
   18bcc:	str	r3, [fp, #12]
   18bd0:	str	r2, [fp, #8]
   18bd4:	str	r0, [sp, #4]
   18bd8:	bhi	18c14 <ftello64@plt+0x77b0>
   18bdc:	mov	r0, #1
   18be0:	movw	r2, #1300	; 0x514
   18be4:	tst	r2, r0, lsl r1
   18be8:	bne	18cd4 <ftello64@plt+0x7870>
   18bec:	movw	r2, #2570	; 0xa0a
   18bf0:	tst	r2, r0, lsl r1
   18bf4:	bne	18c3c <ftello64@plt+0x77d8>
   18bf8:	cmp	r1, #0
   18bfc:	bne	18c14 <ftello64@plt+0x77b0>
   18c00:	ldr	r0, [sp, #4]
   18c04:	add	r1, r0, #4
   18c08:	str	r1, [sp, #4]
   18c0c:	mov	r1, #0
   18c10:	b	18ce0 <ftello64@plt+0x787c>
   18c14:	sub	r0, r1, #1024	; 0x400
   18c18:	cmp	r0, #10
   18c1c:	bhi	18cd4 <ftello64@plt+0x7870>
   18c20:	mov	r2, #1
   18c24:	movw	r3, #645	; 0x285
   18c28:	tst	r3, r2, lsl r0
   18c2c:	bne	18cd4 <ftello64@plt+0x7870>
   18c30:	movw	r3, #1282	; 0x502
   18c34:	tst	r3, r2, lsl r0
   18c38:	beq	18c48 <ftello64@plt+0x77e4>
   18c3c:	mov	r0, r5
   18c40:	bl	113bc <fcntl64@plt>
   18c44:	b	18cec <ftello64@plt+0x7888>
   18c48:	cmp	r0, #6
   18c4c:	bne	18cd4 <ftello64@plt+0x7870>
   18c50:	ldr	r0, [sp, #4]
   18c54:	movw	r7, #41680	; 0xa2d0
   18c58:	movt	r7, #2
   18c5c:	add	r1, r0, #4
   18c60:	str	r1, [sp, #4]
   18c64:	ldr	r6, [r0]
   18c68:	ldr	r0, [r7]
   18c6c:	cmp	r0, #0
   18c70:	blt	18d10 <ftello64@plt+0x78ac>
   18c74:	mov	r0, r5
   18c78:	movw	r1, #1030	; 0x406
   18c7c:	mov	r2, r6
   18c80:	bl	113bc <fcntl64@plt>
   18c84:	mov	r4, r0
   18c88:	cmn	r0, #1
   18c8c:	bgt	18d04 <ftello64@plt+0x78a0>
   18c90:	bl	11350 <__errno_location@plt>
   18c94:	ldr	r0, [r0]
   18c98:	cmp	r0, #22
   18c9c:	bne	18d04 <ftello64@plt+0x78a0>
   18ca0:	mov	r0, r5
   18ca4:	mov	r1, #0
   18ca8:	mov	r2, r6
   18cac:	bl	113bc <fcntl64@plt>
   18cb0:	mov	r4, r0
   18cb4:	cmp	r0, #0
   18cb8:	blt	18cf0 <ftello64@plt+0x788c>
   18cbc:	mvn	r0, #0
   18cc0:	str	r0, [r7]
   18cc4:	mov	r0, #1
   18cc8:	cmp	r0, #0
   18ccc:	bne	18d3c <ftello64@plt+0x78d8>
   18cd0:	b	18cf0 <ftello64@plt+0x788c>
   18cd4:	ldr	r0, [sp, #4]
   18cd8:	add	r2, r0, #4
   18cdc:	str	r2, [sp, #4]
   18ce0:	ldr	r2, [r0]
   18ce4:	mov	r0, r5
   18ce8:	bl	113bc <fcntl64@plt>
   18cec:	mov	r4, r0
   18cf0:	mov	r0, r4
   18cf4:	sub	sp, fp, #16
   18cf8:	pop	{r4, r5, r6, r7, fp, lr}
   18cfc:	add	sp, sp, #8
   18d00:	bx	lr
   18d04:	mov	r0, #1
   18d08:	str	r0, [r7]
   18d0c:	b	18cf0 <ftello64@plt+0x788c>
   18d10:	mov	r0, r5
   18d14:	mov	r1, #0
   18d18:	mov	r2, r6
   18d1c:	bl	113bc <fcntl64@plt>
   18d20:	mov	r4, r0
   18d24:	ldr	r0, [r7]
   18d28:	add	r0, r0, #1
   18d2c:	clz	r0, r0
   18d30:	lsr	r0, r0, #5
   18d34:	cmp	r0, #0
   18d38:	beq	18cf0 <ftello64@plt+0x788c>
   18d3c:	cmp	r4, #0
   18d40:	blt	18cf0 <ftello64@plt+0x788c>
   18d44:	mov	r0, r4
   18d48:	mov	r1, #1
   18d4c:	bl	113bc <fcntl64@plt>
   18d50:	cmp	r0, #0
   18d54:	blt	18d70 <ftello64@plt+0x790c>
   18d58:	orr	r2, r0, #1
   18d5c:	mov	r0, r4
   18d60:	mov	r1, #2
   18d64:	bl	113bc <fcntl64@plt>
   18d68:	cmn	r0, #1
   18d6c:	bne	18cf0 <ftello64@plt+0x788c>
   18d70:	bl	11350 <__errno_location@plt>
   18d74:	ldr	r6, [r0]
   18d78:	mov	r5, r0
   18d7c:	mov	r0, r4
   18d80:	bl	1144c <close@plt>
   18d84:	str	r6, [r5]
   18d88:	mvn	r4, #0
   18d8c:	b	18cf0 <ftello64@plt+0x788c>
   18d90:	push	{r4, sl, fp, lr}
   18d94:	add	fp, sp, #8
   18d98:	sub	sp, sp, #264	; 0x108
   18d9c:	add	r1, sp, #7
   18da0:	movw	r2, #257	; 0x101
   18da4:	bl	18df4 <ftello64@plt+0x7990>
   18da8:	mov	r4, #0
   18dac:	cmp	r0, #0
   18db0:	bne	18de8 <ftello64@plt+0x7984>
   18db4:	movw	r1, #40210	; 0x9d12
   18db8:	add	r0, sp, #7
   18dbc:	movt	r1, #1
   18dc0:	bl	11194 <strcmp@plt>
   18dc4:	cmp	r0, #0
   18dc8:	beq	18de8 <ftello64@plt+0x7984>
   18dcc:	movw	r1, #40212	; 0x9d14
   18dd0:	add	r0, sp, #7
   18dd4:	movt	r1, #1
   18dd8:	bl	11194 <strcmp@plt>
   18ddc:	mov	r4, r0
   18de0:	cmp	r0, #0
   18de4:	movwne	r4, #1
   18de8:	mov	r0, r4
   18dec:	sub	sp, fp, #8
   18df0:	pop	{r4, sl, fp, pc}
   18df4:	push	{r4, r5, r6, r7, fp, lr}
   18df8:	add	fp, sp, #16
   18dfc:	mov	r4, r1
   18e00:	mov	r1, #0
   18e04:	mov	r6, r2
   18e08:	bl	113d4 <setlocale@plt>
   18e0c:	cmp	r0, #0
   18e10:	beq	18e40 <ftello64@plt+0x79dc>
   18e14:	mov	r7, r0
   18e18:	bl	11338 <strlen@plt>
   18e1c:	cmp	r0, r6
   18e20:	bcs	18e60 <ftello64@plt+0x79fc>
   18e24:	add	r2, r0, #1
   18e28:	mov	r0, r4
   18e2c:	mov	r1, r7
   18e30:	bl	111dc <memcpy@plt>
   18e34:	mov	r5, #0
   18e38:	mov	r0, r5
   18e3c:	pop	{r4, r5, r6, r7, fp, pc}
   18e40:	cmp	r6, #0
   18e44:	mov	r5, #22
   18e48:	movne	r0, #0
   18e4c:	strbne	r0, [r4]
   18e50:	movne	r0, r5
   18e54:	popne	{r4, r5, r6, r7, fp, pc}
   18e58:	mov	r0, r5
   18e5c:	pop	{r4, r5, r6, r7, fp, pc}
   18e60:	mov	r5, #34	; 0x22
   18e64:	cmp	r6, #0
   18e68:	beq	18e88 <ftello64@plt+0x7a24>
   18e6c:	sub	r6, r6, #1
   18e70:	mov	r0, r4
   18e74:	mov	r1, r7
   18e78:	mov	r2, r6
   18e7c:	bl	111dc <memcpy@plt>
   18e80:	mov	r0, #0
   18e84:	strb	r0, [r4, r6]
   18e88:	mov	r0, r5
   18e8c:	pop	{r4, r5, r6, r7, fp, pc}
   18e90:	mov	r1, #0
   18e94:	b	113d4 <setlocale@plt>
   18e98:	cmp	r3, #0
   18e9c:	cmpeq	r2, #0
   18ea0:	bne	18eb8 <ftello64@plt+0x7a54>
   18ea4:	cmp	r1, #0
   18ea8:	cmpeq	r0, #0
   18eac:	mvnne	r1, #0
   18eb0:	mvnne	r0, #0
   18eb4:	b	18ed4 <ftello64@plt+0x7a70>
   18eb8:	sub	sp, sp, #8
   18ebc:	push	{sp, lr}
   18ec0:	bl	18ee4 <ftello64@plt+0x7a80>
   18ec4:	ldr	lr, [sp, #4]
   18ec8:	add	sp, sp, #8
   18ecc:	pop	{r2, r3}
   18ed0:	bx	lr
   18ed4:	push	{r1, lr}
   18ed8:	mov	r0, #8
   18edc:	bl	11188 <raise@plt>
   18ee0:	pop	{r1, pc}
   18ee4:	cmp	r1, r3
   18ee8:	cmpeq	r0, r2
   18eec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ef0:	mov	r4, r0
   18ef4:	movcc	r0, #0
   18ef8:	mov	r5, r1
   18efc:	ldr	lr, [sp, #36]	; 0x24
   18f00:	movcc	r1, r0
   18f04:	bcc	19000 <ftello64@plt+0x7b9c>
   18f08:	cmp	r3, #0
   18f0c:	clzeq	ip, r2
   18f10:	clzne	ip, r3
   18f14:	addeq	ip, ip, #32
   18f18:	cmp	r5, #0
   18f1c:	clzeq	r1, r4
   18f20:	addeq	r1, r1, #32
   18f24:	clzne	r1, r5
   18f28:	sub	ip, ip, r1
   18f2c:	sub	sl, ip, #32
   18f30:	lsl	r9, r3, ip
   18f34:	rsb	fp, ip, #32
   18f38:	orr	r9, r9, r2, lsl sl
   18f3c:	orr	r9, r9, r2, lsr fp
   18f40:	lsl	r8, r2, ip
   18f44:	cmp	r5, r9
   18f48:	cmpeq	r4, r8
   18f4c:	movcc	r0, #0
   18f50:	movcc	r1, r0
   18f54:	bcc	18f70 <ftello64@plt+0x7b0c>
   18f58:	mov	r0, #1
   18f5c:	subs	r4, r4, r8
   18f60:	lsl	r1, r0, sl
   18f64:	orr	r1, r1, r0, lsr fp
   18f68:	lsl	r0, r0, ip
   18f6c:	sbc	r5, r5, r9
   18f70:	cmp	ip, #0
   18f74:	beq	19000 <ftello64@plt+0x7b9c>
   18f78:	lsr	r6, r8, #1
   18f7c:	orr	r6, r6, r9, lsl #31
   18f80:	lsr	r7, r9, #1
   18f84:	mov	r2, ip
   18f88:	b	18fac <ftello64@plt+0x7b48>
   18f8c:	subs	r3, r4, r6
   18f90:	sbc	r8, r5, r7
   18f94:	adds	r3, r3, r3
   18f98:	adc	r8, r8, r8
   18f9c:	adds	r4, r3, #1
   18fa0:	adc	r5, r8, #0
   18fa4:	subs	r2, r2, #1
   18fa8:	beq	18fc8 <ftello64@plt+0x7b64>
   18fac:	cmp	r5, r7
   18fb0:	cmpeq	r4, r6
   18fb4:	bcs	18f8c <ftello64@plt+0x7b28>
   18fb8:	adds	r4, r4, r4
   18fbc:	adc	r5, r5, r5
   18fc0:	subs	r2, r2, #1
   18fc4:	bne	18fac <ftello64@plt+0x7b48>
   18fc8:	lsr	r3, r4, ip
   18fcc:	orr	r3, r3, r5, lsl fp
   18fd0:	lsr	r2, r5, ip
   18fd4:	orr	r3, r3, r5, lsr sl
   18fd8:	adds	r0, r0, r4
   18fdc:	mov	r4, r3
   18fe0:	lsl	r3, r2, ip
   18fe4:	orr	r3, r3, r4, lsl sl
   18fe8:	lsl	ip, r4, ip
   18fec:	orr	r3, r3, r4, lsr fp
   18ff0:	adc	r1, r1, r5
   18ff4:	subs	r0, r0, ip
   18ff8:	mov	r5, r2
   18ffc:	sbc	r1, r1, r3
   19000:	cmp	lr, #0
   19004:	strdne	r4, [lr]
   19008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1900c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19010:	mov	r7, r0
   19014:	ldr	r6, [pc, #72]	; 19064 <ftello64@plt+0x7c00>
   19018:	ldr	r5, [pc, #72]	; 19068 <ftello64@plt+0x7c04>
   1901c:	add	r6, pc, r6
   19020:	add	r5, pc, r5
   19024:	sub	r6, r6, r5
   19028:	mov	r8, r1
   1902c:	mov	r9, r2
   19030:	bl	11144 <fdopen@plt-0x20>
   19034:	asrs	r6, r6, #2
   19038:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1903c:	mov	r4, #0
   19040:	add	r4, r4, #1
   19044:	ldr	r3, [r5], #4
   19048:	mov	r2, r9
   1904c:	mov	r1, r8
   19050:	mov	r0, r7
   19054:	blx	r3
   19058:	cmp	r6, r4
   1905c:	bne	19040 <ftello64@plt+0x7bdc>
   19060:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19064:	andeq	r0, r1, r8, ror #29
   19068:	andeq	r0, r1, r0, ror #29
   1906c:	bx	lr
   19070:	ldr	r3, [pc, #12]	; 19084 <ftello64@plt+0x7c20>
   19074:	mov	r1, #0
   19078:	add	r3, pc, r3
   1907c:	ldr	r2, [r3]
   19080:	b	1135c <__cxa_atexit@plt>
   19084:	muleq	r1, ip, r0

Disassembly of section .fini:

00019088 <.fini>:
   19088:	push	{r3, lr}
   1908c:	pop	{r3, pc}
