#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Apr 29 13:52:33 2017
# Process ID: 11868
# Current directory: C:/Users/ianma/Documents/Simula/Full_Adder_4bits
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8352 C:\Users\ianma\Documents\Simula\Full_Adder_4bits\Full_Adder_4bits.xpr
# Log file: C:/Users/ianma/Documents/Simula/Full_Adder_4bits/vivado.log
# Journal file: C:/Users/ianma/Documents/Simula/Full_Adder_4bits\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ianma/Documents/Simula/Full_Adder_4bits/Full_Adder_4bits.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 763.523 ; gain = 97.668
update_compile_order -fileset sources_1
close_project
open_project C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 776.844 ; gain = 2.438
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_Subtractor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.srcs/sources_1/new/Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.srcs/sim_1/new/tb_Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Subtractor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 794.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 92a2ee977a5e437197612b88f105ba03 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Subtractor_behav xil_defaultlib.tb_Subtractor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <s> does not exist in entity <Subtractor>.  Please compare the definition of block <Subtractor> to its component declaration and its instantion to detect the mismatch. [C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.srcs/sim_1/new/tb_Subtractor.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_subtractor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 794.117 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_Subtractor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.srcs/sources_1/new/Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.srcs/sim_1/new/tb_Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Subtractor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 92a2ee977a5e437197612b88f105ba03 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Subtractor_behav xil_defaultlib.tb_Subtractor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Subtractor [subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_subtractor
Built simulation snapshot tb_Subtractor_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav/xsim.dir/tb_Subtractor_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 60.988 ; gain = 0.125
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 30 12:22:22 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 794.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Subtractor_behav -key {Behavioral:sim_1:Functional:tb_Subtractor} -tclbatch {tb_Subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source tb_Subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 834.270 ; gain = 26.004
# run 2560ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 834.270 ; gain = 40.152
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2560ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 834.270 ; gain = 40.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 834.270 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 30 13:23:21 2017...
