// Seed: 2490108306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  assign module_1.id_9 = 0;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 'b0 : -1 'b0] id_7;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd20,
    parameter id_13 = 32'd14,
    parameter id_14 = 32'd71,
    parameter id_3  = 32'd71,
    parameter id_4  = 32'd18,
    parameter id_7  = 32'd96
) (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    input wand _id_3,
    input wire _id_4,
    output uwire id_5,
    input wand id_6,
    input wand _id_7,
    input tri1 id_8,
    input supply1 id_9,
    input uwire id_10
);
  logic _id_12;
  wire  _id_13;
  wire [{  id_13  .  id_12  ,  id_3  ,  -1  ,  id_7  &&  -1 'b0 ,  id_7  } : 1] _id_14, id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  logic [(  id_14  ) : id_4] id_16;
  wire [-1 : 1] id_17;
endmodule
