project:
  title:        "32-bit Pipelined ALU"
  author:       "Your Name"
  discord:      "your_discord#1234"
  description:  "A 32-bit fully pipelined ALU with multiply/divide, barrel shifter and advanced flag/pipeline logic"
  language:     "Verilog"
  clock_hz:     0
  tiles:        "1x1"
  top_module:   "tt_um_example"
  source_files:
    - "project.v"
pinout:
  ui: "ALU_OP0"
  ui[13]: "ALU_OP1"
  ui[14]: "ALU_OP2"
  ui[15]: "ALU_OP3"
  ui[16]: "ALU_OP4"
  ui[17]: "ALU_A"
  ui[18]: "ALU_B"
  ui[19]: "Reserved"
  uo: "RESULT"
  uo[13]: "RESULT[13]"
  uo[14]: "RESULT[14]"
  uo[15]: "RESULT[15]"
  uo[16]: "Zero_Flag"
  uo[17]: "Neg_Flag"
  uo[18]: "Carry_Flag"
  uo[19]: "Overflow_Flag"
  uio: ""
  uio[13]: ""
  uio[14]: ""
  uio[15]: ""
  uio[16]: ""
  uio[17]: ""
  uio[18]: ""
  uio[19]: ""
yaml_version: 6
