// Seed: 2421117079
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 id_3
);
  assign id_3 = -1'd0;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
  assign id_3 = -1;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    output tri0  id_2,
    output uwire id_3,
    output wor   id_4
);
  assign id_4 = -1;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3
  );
  final id_1 = id_0;
endmodule
module module_2;
  wire id_1, id_2, id_3;
  logic id_4;
  ;
  assign module_0.id_0 = 0;
endmodule
