<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1191" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1191{left:69px;top:1124px;letter-spacing:0.1px;word-spacing:-0.2px;}
#t2_1191{left:647px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_1191{left:777px;top:1124px;letter-spacing:0.1px;}
#t4_1191{left:823px;top:1124px;letter-spacing:0.1px;}
#t5_1191{left:70px;top:102px;word-spacing:-1.9px;}
#t6_1191{left:70px;top:119px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t7_1191{left:70px;top:144px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t8_1191{left:70px;top:160px;word-spacing:-2px;}
#t9_1191{left:70px;top:185px;letter-spacing:-0.1px;word-spacing:-3.1px;}
#ta_1191{left:70px;top:202px;letter-spacing:-0.1px;word-spacing:-4.2px;}
#tb_1191{left:70px;top:218px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tc_1191{left:70px;top:235px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#td_1191{left:70px;top:252px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#te_1191{left:70px;top:290px;}
#tf_1191{left:70px;top:316px;}
#tg_1191{left:70px;top:347px;}
#th_1191{left:70px;top:377px;word-spacing:0.1px;}
#ti_1191{left:144px;top:377px;letter-spacing:0.2px;}
#tj_1191{left:155px;top:377px;}
#tk_1191{left:215px;top:376px;}
#tl_1191{left:227px;top:377px;letter-spacing:-0.1px;}
#tm_1191{left:307px;top:376px;}
#tn_1191{left:318px;top:377px;}
#to_1191{left:91px;top:396px;}
#tp_1191{left:196px;top:394px;}
#tq_1191{left:208px;top:396px;}
#tr_1191{left:118px;top:414px;letter-spacing:0.1px;}
#ts_1191{left:146px;top:414px;}
#tt_1191{left:163px;top:414px;}
#tu_1191{left:118px;top:432px;letter-spacing:-0.1px;}
#tv_1191{left:146px;top:432px;}
#tw_1191{left:163px;top:432px;}
#tx_1191{left:91px;top:451px;}
#ty_1191{left:192px;top:449px;}
#tz_1191{left:203px;top:451px;}
#t10_1191{left:118px;top:469px;letter-spacing:0.1px;}
#t11_1191{left:146px;top:469px;}
#t12_1191{left:163px;top:469px;}
#t13_1191{left:118px;top:487px;letter-spacing:-0.1px;}
#t14_1191{left:146px;top:487px;}
#t15_1191{left:163px;top:487px;}
#t16_1191{left:91px;top:506px;}
#t17_1191{left:118px;top:524px;}
#t18_1191{left:70px;top:542px;letter-spacing:-0.1px;}
#t19_1191{left:70px;top:573px;}
#t1a_1191{left:70px;top:604px;}
#t1b_1191{left:70px;top:634px;}
#t1c_1191{left:144px;top:634px;letter-spacing:0.2px;}
#t1d_1191{left:155px;top:634px;}
#t1e_1191{left:215px;top:633px;}
#t1f_1191{left:227px;top:634px;letter-spacing:-0.1px;}
#t1g_1191{left:307px;top:633px;}
#t1h_1191{left:318px;top:634px;}
#t1i_1191{left:91px;top:652px;}
#t1j_1191{left:196px;top:651px;}
#t1k_1191{left:208px;top:652px;}
#t1l_1191{left:118px;top:671px;letter-spacing:0.1px;}
#t1m_1191{left:146px;top:671px;}
#t1n_1191{left:163px;top:671px;}
#t1o_1191{left:118px;top:689px;letter-spacing:-0.1px;}
#t1p_1191{left:146px;top:689px;}
#t1q_1191{left:163px;top:689px;}
#t1r_1191{left:91px;top:707px;}
#t1s_1191{left:192px;top:706px;}
#t1t_1191{left:203px;top:707px;}
#t1u_1191{left:118px;top:726px;letter-spacing:0.1px;}
#t1v_1191{left:146px;top:726px;}
#t1w_1191{left:163px;top:726px;}
#t1x_1191{left:118px;top:744px;letter-spacing:-0.1px;}
#t1y_1191{left:146px;top:744px;}
#t1z_1191{left:163px;top:744px;}
#t20_1191{left:91px;top:762px;}
#t21_1191{left:192px;top:761px;}
#t22_1191{left:203px;top:762px;}
#t23_1191{left:118px;top:781px;letter-spacing:0.1px;}
#t24_1191{left:146px;top:781px;}
#t25_1191{left:163px;top:781px;}
#t26_1191{left:91px;top:799px;}
#t27_1191{left:118px;top:817px;}
#t28_1191{left:70px;top:836px;letter-spacing:-0.1px;}
#t29_1191{left:70px;top:866px;}
#t2a_1191{left:70px;top:897px;word-spacing:0.1px;}
#t2b_1191{left:114px;top:895px;}
#t2c_1191{left:127px;top:897px;word-spacing:-0.1px;}
#t2d_1191{left:254px;top:897px;letter-spacing:-0.1px;}
#t2e_1191{left:265px;top:897px;word-spacing:-0.1px;}
#t2f_1191{left:325px;top:895px;}
#t2g_1191{left:337px;top:897px;}
#t2h_1191{left:416px;top:895px;}
#t2i_1191{left:428px;top:897px;letter-spacing:-0.1px;}
#t2j_1191{left:91px;top:915px;}
#t2k_1191{left:118px;top:934px;letter-spacing:0.1px;}
#t2l_1191{left:146px;top:934px;}
#t2m_1191{left:163px;top:934px;}
#t2n_1191{left:118px;top:952px;letter-spacing:-0.1px;}
#t2o_1191{left:146px;top:952px;}
#t2p_1191{left:163px;top:952px;}
#t2q_1191{left:91px;top:970px;}
#t2r_1191{left:118px;top:989px;}
#t2s_1191{left:70px;top:1007px;letter-spacing:-0.1px;}
#t2t_1191{left:70px;top:1025px;}
#t2u_1191{left:70px;top:1044px;word-spacing:0.1px;}
#t2v_1191{left:144px;top:1042px;letter-spacing:0.3px;}
#t2w_1191{left:156px;top:1044px;}
#t2x_1191{left:216px;top:1042px;}
#t2y_1191{left:228px;top:1044px;word-spacing:-0.1px;}
#t2z_1191{left:308px;top:1044px;}
#t30_1191{left:319px;top:1044px;}
#t31_1191{left:91px;top:1062px;}
#t32_1191{left:207px;top:1060px;}
#t33_1191{left:219px;top:1062px;}
#t34_1191{left:118px;top:1080px;}
#t35_1191{left:220px;top:1079px;}
#t36_1191{left:231px;top:1080px;}

.s1_1191{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1191{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1191{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s4_1191{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1191{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s6_1191{
	FONT-SIZE: 55px;
	FONT-FAMILY: Symbol_9-0;
	color: rgb(0,0,0);
}

.s7_1191{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: Symbol_9-0;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1191" type="text/css" >

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: Symbol_9-0;
	src: url("fonts/Symbol_9-0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1191Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1191" style="-webkit-user-select: none;"><object width="935" height="1210" data="1191/1191.svg" type="image/svg+xml" id="pdf1191" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1191" class="t s1_1191">RDPMC—Read Performance-Monitoring Counters</div>
<div id="t2_1191" class="t s2_1191">INSTRUCTION SET REFERENCE, M-U</div>
<div id="t3_1191" class="t s1_1191">Vol. 2B</div>
<div id="t4_1191" class="t s1_1191">4-539</div>
<div id="t5_1191" class="t s3_1191">an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) </div>
<div id="t6_1191" class="t s3_1191">before and/or after the RDPMC instruction.</div>
<div id="t7_1191" class="t s3_1191">Performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to-</div>
<div id="t8_1191" class="t s3_1191">back reads, a serializing instruction must be placed between the two RDPMC instructions.</div>
<div id="t9_1191" class="t s3_1191">The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of </div>
<div id="ta_1191" class="t s3_1191">the ECX register are used to select the counter, and the event count is stored in the full EAX and EDX registers. The </div>
<div id="tb_1191" class="t s3_1191">RDPMC instruction was introduced into the IA-32 Architecture in the Pentium Pro processor and the Pentium </div>
<div id="tc_1191" class="t s3_1191">processor with MMX technology. The earlier Pentium processors have performance-monitoring counters, but they </div>
<div id="td_1191" class="t s3_1191">must be read with the RDMSR instruction.</div>
<div id="te_1191" class="t s4_1191">Operation</div>
<div id="tf_1191" class="t s5_1191">(* Intel processors that support architectural performance monitoring *)</div>
<div id="tg_1191" class="t s5_1191">Most significant counter bit (MSCB) = 47</div>
<div id="th_1191" class="t s5_1191">IF ((CR4.PCE</div>
<div id="ti_1191" class="t s6_1191">= </div>
<div id="tj_1191" class="t s5_1191">1) or (CPL </div>
<div id="tk_1191" class="t s7_1191">=</div>
<div id="tl_1191" class="t s5_1191">0) or (CR0.PE </div>
<div id="tm_1191" class="t s7_1191">=</div>
<div id="tn_1191" class="t s5_1191">0))</div>
<div id="to_1191" class="t s5_1191">THEN IF (ECX[30] </div>
<div id="tp_1191" class="t s7_1191">=</div>
<div id="tq_1191" class="t s5_1191">1 and ECX[29:0] in valid fixed-counter range)</div>
<div id="tr_1191" class="t s5_1191">EAX </div>
<div id="ts_1191" class="t s6_1191">←</div>
<div id="tt_1191" class="t s5_1191">IA32_FIXED_CTR(ECX)[30:0];</div>
<div id="tu_1191" class="t s5_1191">EDX </div>
<div id="tv_1191" class="t s6_1191">←</div>
<div id="tw_1191" class="t s5_1191">IA32_FIXED_CTR(ECX)[MSCB:32];</div>
<div id="tx_1191" class="t s5_1191">ELSE IF (ECX[30] </div>
<div id="ty_1191" class="t s7_1191">=</div>
<div id="tz_1191" class="t s5_1191">0 and ECX[29:0] in valid general-purpose counter range)</div>
<div id="t10_1191" class="t s5_1191">EAX </div>
<div id="t11_1191" class="t s6_1191">←</div>
<div id="t12_1191" class="t s5_1191">PMC(ECX[30:0])[31:0];</div>
<div id="t13_1191" class="t s5_1191">EDX </div>
<div id="t14_1191" class="t s6_1191">←</div>
<div id="t15_1191" class="t s5_1191">PMC(ECX[30:0])[MSCB:32];</div>
<div id="t16_1191" class="t s5_1191">ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)</div>
<div id="t17_1191" class="t s5_1191">#GP(0); </div>
<div id="t18_1191" class="t s5_1191">FI;</div>
<div id="t19_1191" class="t s5_1191">(* Intel Core 2 Duo processor family and Intel Xeon processor 3000, 5100, 5300, 7400 series*)</div>
<div id="t1a_1191" class="t s5_1191">Most significant counter bit (MSCB) = 39</div>
<div id="t1b_1191" class="t s5_1191">IF ((CR4.PCE</div>
<div id="t1c_1191" class="t s6_1191">= </div>
<div id="t1d_1191" class="t s5_1191">1) or (CPL </div>
<div id="t1e_1191" class="t s7_1191">=</div>
<div id="t1f_1191" class="t s5_1191">0) or (CR0.PE </div>
<div id="t1g_1191" class="t s7_1191">=</div>
<div id="t1h_1191" class="t s5_1191">0))</div>
<div id="t1i_1191" class="t s5_1191">THEN IF (ECX[30] </div>
<div id="t1j_1191" class="t s7_1191">=</div>
<div id="t1k_1191" class="t s5_1191">1 and ECX[29:0] in valid fixed-counter range)</div>
<div id="t1l_1191" class="t s5_1191">EAX </div>
<div id="t1m_1191" class="t s6_1191">←</div>
<div id="t1n_1191" class="t s5_1191">IA32_FIXED_CTR(ECX)[30:0];</div>
<div id="t1o_1191" class="t s5_1191">EDX </div>
<div id="t1p_1191" class="t s6_1191">←</div>
<div id="t1q_1191" class="t s5_1191">IA32_FIXED_CTR(ECX)[MSCB:32];</div>
<div id="t1r_1191" class="t s5_1191">ELSE IF (ECX[30] </div>
<div id="t1s_1191" class="t s7_1191">=</div>
<div id="t1t_1191" class="t s5_1191">0 and ECX[29:0] in valid general-purpose counter range)</div>
<div id="t1u_1191" class="t s5_1191">EAX </div>
<div id="t1v_1191" class="t s6_1191">←</div>
<div id="t1w_1191" class="t s5_1191">PMC(ECX[30:0])[31:0];</div>
<div id="t1x_1191" class="t s5_1191">EDX </div>
<div id="t1y_1191" class="t s6_1191">←</div>
<div id="t1z_1191" class="t s5_1191">PMC(ECX[30:0])[MSCB:32];</div>
<div id="t20_1191" class="t s5_1191">ELSE IF (ECX[30] </div>
<div id="t21_1191" class="t s7_1191">=</div>
<div id="t22_1191" class="t s5_1191">0 and ECX[29:0] in valid special-purpose counter range)</div>
<div id="t23_1191" class="t s5_1191">EAX </div>
<div id="t24_1191" class="t s6_1191">←</div>
<div id="t25_1191" class="t s5_1191">PMC(ECX[30:0])[31:0]; (* 32-bit read *)</div>
<div id="t26_1191" class="t s5_1191">ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)</div>
<div id="t27_1191" class="t s5_1191">#GP(0); </div>
<div id="t28_1191" class="t s5_1191">FI;</div>
<div id="t29_1191" class="t s5_1191">(* P6 family processors and Pentium processor with MMX technology *)</div>
<div id="t2a_1191" class="t s5_1191">IF (ECX </div>
<div id="t2b_1191" class="t s7_1191">= </div>
<div id="t2c_1191" class="t s5_1191">0 or 1) and ((CR4.PCE</div>
<div id="t2d_1191" class="t s6_1191">= </div>
<div id="t2e_1191" class="t s5_1191">1) or (CPL </div>
<div id="t2f_1191" class="t s7_1191">=</div>
<div id="t2g_1191" class="t s5_1191">0) or (CR0.PE </div>
<div id="t2h_1191" class="t s7_1191">=</div>
<div id="t2i_1191" class="t s5_1191">0))</div>
<div id="t2j_1191" class="t s5_1191">THEN </div>
<div id="t2k_1191" class="t s5_1191">EAX </div>
<div id="t2l_1191" class="t s6_1191">←</div>
<div id="t2m_1191" class="t s5_1191">PMC(ECX)[31:0];</div>
<div id="t2n_1191" class="t s5_1191">EDX </div>
<div id="t2o_1191" class="t s6_1191">←</div>
<div id="t2p_1191" class="t s5_1191">PMC(ECX)[39:32];</div>
<div id="t2q_1191" class="t s5_1191">ELSE (* ECX is not 0 or 1 or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)</div>
<div id="t2r_1191" class="t s5_1191">#GP(0); </div>
<div id="t2s_1191" class="t s5_1191">FI;</div>
<div id="t2t_1191" class="t s5_1191">(* Processors based on Intel NetBurst microarchitecture *)</div>
<div id="t2u_1191" class="t s5_1191">IF ((CR4.PCE </div>
<div id="t2v_1191" class="t s7_1191">= </div>
<div id="t2w_1191" class="t s5_1191">1) or (CPL </div>
<div id="t2x_1191" class="t s7_1191">=</div>
<div id="t2y_1191" class="t s5_1191">0) or (CR0.PE</div>
<div id="t2z_1191" class="t s6_1191">=</div>
<div id="t30_1191" class="t s5_1191">0))</div>
<div id="t31_1191" class="t s5_1191">THEN IF (ECX[30:0] </div>
<div id="t32_1191" class="t s7_1191">=</div>
<div id="t33_1191" class="t s5_1191">0:17)</div>
<div id="t34_1191" class="t s5_1191">THEN IF ECX[31] </div>
<div id="t35_1191" class="t s7_1191">=</div>
<div id="t36_1191" class="t s5_1191">0</div>

<!-- End text definitions -->


</div>
</body>
</html>
