###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       107730   # Number of WRITE/WRITEP commands
num_reads_done                 =       928568   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       702024   # Number of read row buffer hits
num_read_cmds                  =       928564   # Number of READ/READP commands
num_writes_done                =       107737   # Number of read requests issued
num_write_row_hits             =        57818   # Number of write row buffer hits
num_act_cmds                   =       277680   # Number of ACT commands
num_pre_cmds                   =       277649   # Number of PRE commands
num_ondemand_pres              =       252530   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502626   # Cyles of rank active rank.0
rank_active_cycles.1           =      9184526   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497374   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       815474   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       977957   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13876   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6233   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2830   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2398   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3600   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2980   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1322   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1710   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2854   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20545   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           48   # Write cmd latency (cycles)
write_latency[40-59]           =           40   # Write cmd latency (cycles)
write_latency[60-79]           =          142   # Write cmd latency (cycles)
write_latency[80-99]           =          292   # Write cmd latency (cycles)
write_latency[100-119]         =          422   # Write cmd latency (cycles)
write_latency[120-139]         =          743   # Write cmd latency (cycles)
write_latency[140-159]         =         1089   # Write cmd latency (cycles)
write_latency[160-179]         =         1733   # Write cmd latency (cycles)
write_latency[180-199]         =         2438   # Write cmd latency (cycles)
write_latency[200-]            =       100774   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       308116   # Read request latency (cycles)
read_latency[40-59]            =       106661   # Read request latency (cycles)
read_latency[60-79]            =       130417   # Read request latency (cycles)
read_latency[80-99]            =        64479   # Read request latency (cycles)
read_latency[100-119]          =        49918   # Read request latency (cycles)
read_latency[120-139]          =        42737   # Read request latency (cycles)
read_latency[140-159]          =        30362   # Read request latency (cycles)
read_latency[160-179]          =        24357   # Read request latency (cycles)
read_latency[180-199]          =        19579   # Read request latency (cycles)
read_latency[200-]             =       151938   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.37788e+08   # Write energy
read_energy                    =  3.74397e+09   # Read energy
act_energy                     =  7.59732e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.3874e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.91428e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92964e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73114e+09   # Active standby energy rank.1
average_read_latency           =      128.041   # Average read request latency (cycles)
average_interarrival           =      9.64944   # Average request interarrival latency (cycles)
total_energy                   =  1.80371e+10   # Total energy (pJ)
average_power                  =      1803.71   # Average power (mW)
average_bandwidth              =      8.84314   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       108370   # Number of WRITE/WRITEP commands
num_reads_done                 =       972282   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       731855   # Number of read row buffer hits
num_read_cmds                  =       972276   # Number of READ/READP commands
num_writes_done                =       108370   # Number of read requests issued
num_write_row_hits             =        60005   # Number of write row buffer hits
num_act_cmds                   =       290280   # Number of ACT commands
num_pre_cmds                   =       290249   # Number of PRE commands
num_ondemand_pres              =       265225   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9360180   # Cyles of rank active rank.0
rank_active_cycles.1           =      9284145   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       639820   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       715855   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1023610   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13068   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6129   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2724   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2330   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3600   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2916   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1347   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2802   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20458   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           40   # Write cmd latency (cycles)
write_latency[40-59]           =           33   # Write cmd latency (cycles)
write_latency[60-79]           =          113   # Write cmd latency (cycles)
write_latency[80-99]           =          226   # Write cmd latency (cycles)
write_latency[100-119]         =          361   # Write cmd latency (cycles)
write_latency[120-139]         =          692   # Write cmd latency (cycles)
write_latency[140-159]         =          946   # Write cmd latency (cycles)
write_latency[160-179]         =         1513   # Write cmd latency (cycles)
write_latency[180-199]         =         2231   # Write cmd latency (cycles)
write_latency[200-]            =       102213   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       301618   # Read request latency (cycles)
read_latency[40-59]            =       107642   # Read request latency (cycles)
read_latency[60-79]            =       132466   # Read request latency (cycles)
read_latency[80-99]            =        66002   # Read request latency (cycles)
read_latency[100-119]          =        51577   # Read request latency (cycles)
read_latency[120-139]          =        45062   # Read request latency (cycles)
read_latency[140-159]          =        32775   # Read request latency (cycles)
read_latency[160-179]          =        26115   # Read request latency (cycles)
read_latency[180-199]          =        21380   # Read request latency (cycles)
read_latency[200-]             =       187639   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.40983e+08   # Write energy
read_energy                    =  3.92022e+09   # Read energy
act_energy                     =  7.94206e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.07114e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4361e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84075e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79331e+09   # Active standby energy rank.1
average_read_latency           =      149.687   # Average read request latency (cycles)
average_interarrival           =      9.25346   # Average request interarrival latency (cycles)
total_energy                   =  1.82448e+10   # Total energy (pJ)
average_power                  =      1824.48   # Average power (mW)
average_bandwidth              =      9.22156   # Average bandwidth
