(pcb "C:\msys64\home\meeso.kim\msx-cartridge\rpmpv1\rpmpv1.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  112636 -92900.5  101143 -92900.5  101143 -49695.1  203835 -49695.1
            203835 -103886  190081 -103886  190081 -114084  189128 -115037
            126035 -115037  124943 -113944  124943 -103886  112636 -103886
            112636 -92900.5  112636 -92900.5)
    )
    (plane GND (polygon F.Cu 0  204061 -51674.9  203987 -114859  101321 -115049  101536 -92925.9
            101181 -90589.1  101295 -49542.7  203835 -49911))
    (plane GND (polygon B.Cu 0  204229 -115062  101638 -115176  101371 -91389.2  101130 -91389.2
            101486 -49441.1  198895 -49441.1  204102 -49491.9))
    (plane GND (polygon F.Cu 0  204127 -51676.3  204061 -51674.9  204062 -50529.1))
    (plane GND (polygon F.Cu 0  204013 -49657  204064 -49301.4  204062 -50529.1))
    (keepout "" (polygon signal 0  187552 -98894.9  187544 -98700.2  187518 -98507  187476 -98316.7
            187418 -98130.8  187343 -97950.8  187253 -97777.9  187148 -97613.6
            187030 -97459  186898 -97315.3  186754 -97183.6  186600 -97065
            186435 -96960.3  186263 -96870.3  186082 -96795.7  185897 -96737.1
            185706 -96694.9  185513 -96669.5  185318 -96661  185124 -96669.5
            184930 -96694.9  184740 -96737.1  184554 -96795.7  184374 -96870.3
            184201 -96960.3  184037 -97065  183882 -97183.6  183739 -97315.3
            183607 -97459  183488 -97613.6  183384 -97777.9  183294 -97950.8
            183219 -98130.8  183161 -98316.7  183118 -98507  183093 -98700.2
            183084 -98894.9  183093 -99089.6  183118 -99282.8  183161 -99473.1
            183219 -99659  183294 -99839  183384 -100012  183488 -100176
            183607 -100331  183739 -100475  183882 -100606  184037 -100725
            184201 -100830  184374 -100920  184554 -100994  184740 -101053
            184930 -101095  185124 -101120  185318 -101129  185513 -101120
            185706 -101095  185897 -101053  186082 -100994  186263 -100920
            186435 -100830  186600 -100725  186754 -100606  186898 -100475
            187030 -100331  187148 -100176  187253 -100012  187343 -99839
            187418 -99659  187476 -99473.1  187518 -99282.8  187544 -99089.6))
    (keepout "" (polygon signal 0  131586 -93675.2  131578 -93478  131552 -93282.3  131509 -93089.7
            131450 -92901.4  131374 -92719.1  131283 -92544  131177 -92377.6
            131057 -92221  130924 -92075.5  130778 -91942.1  130622 -91822
            130455 -91715.9  130280 -91624.8  130098 -91549.3  129910 -91489.9
            129717 -91447.2  129521 -91421.5  129324 -91412.9  129127 -91421.5
            128931 -91447.2  128739 -91489.9  128550 -91549.3  128368 -91624.8
            128193 -91715.9  128026 -91822  127870 -91942.1  127724 -92075.5
            127591 -92221  127471 -92377.6  127365 -92544  127274 -92719.1
            127198 -92901.4  127139 -93089.7  127096 -93282.3  127070 -93478
            127062 -93675.2  127070 -93872.4  127096 -94068.1  127139 -94260.7
            127198 -94449  127274 -94631.3  127365 -94806.4  127471 -94972.8
            127591 -95129.4  127724 -95274.9  127870 -95408.3  128026 -95528.4
            128193 -95634.4  128368 -95725.6  128550 -95801.1  128739 -95860.5
            128931 -95903.2  129127 -95928.9  129324 -95937.5  129521 -95928.9
            129717 -95903.2  129910 -95860.5  130098 -95801.1  130280 -95725.6
            130455 -95634.4  130622 -95528.4  130778 -95408.3  130924 -95274.9
            131057 -95129.4  131177 -94972.8  131283 -94806.4  131374 -94631.3
            131450 -94449  131509 -94260.7  131552 -94068.1  131578 -93872.4))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (place J1 132080 -53340 back 90 (PN RPi_GPIO))
    )
    (component MSX:card_edge_connector
      (place P1 156210 -106680 front 0 (PN CONN_02X25))
    )
    (component "Housings_SOIC:SOIC-20W_7.5x12.8mm_Pitch1.27mm"
      (place U1 195580 -76200 front 0 (PN 74LS245))
      (place U2 157860 -75565 front 180 (PN 74LS245))
      (place U3 119380 -83440 back 90 (PN 74LS245))
      (place U4 177800 -76200 back 180 (PN 74LS245))
      (place U5 139700 -71120 back 90 (PN 74LS245))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image MSX:card_edge_connector
      (outline (path signal 100  -25523.5 12985.4  -25589.5 12568.2  -25781.3 12191.9  -26079.9 11893.2
            -26456.3 11701.5  -26873.5 11635.4  -27290.6 11701.5  -27667 11893.2
            -27965.6 12191.9  -28157.4 12568.2  -28223.5 12985.4  -28157.4 13402.6
            -27965.6 13778.9  -27667 14077.6  -27290.6 14269.3  -26873.5 14335.4
            -26456.3 14269.3  -26079.9 14077.6  -25781.3 13778.9  -25589.5 13402.6))
      (outline (path signal 100  30476.5 7785.39  30410.5 7368.22  30218.7 6991.88  29920.1 6693.22
            29543.7 6501.46  29126.5 6435.39  28709.4 6501.46  28333 6693.22
            28034.4 6991.88  27842.6 7368.22  27776.5 7785.39  27842.6 8202.56
            28034.4 8578.9  28333 8877.56  28709.4 9069.31  29126.5 9135.39
            29543.7 9069.31  29920.1 8877.56  30218.7 8578.9  30410.5 8202.56))
      (outline (path signal 100  -24623.5 12985.4  -24733.6 12290.1  -25053.2 11662.9  -25550.9 11165.1
            -26178.2 10845.5  -26873.5 10735.4  -27568.7 10845.5  -28196 11165.1
            -28693.7 11662.9  -29013.3 12290.1  -29123.5 12985.4  -29013.3 13680.7
            -28693.7 14307.9  -28196 14805.7  -27568.7 15125.3  -26873.5 15235.4
            -26178.2 15125.3  -25550.9 14805.7  -25053.2 14307.9  -24733.6 13680.7))
      (outline (path signal 100  31376.5 7785.39  31266.4 7090.1  30946.8 6462.87  30449.1 5965.1
            29821.8 5645.51  29126.5 5535.39  28431.3 5645.51  27804 5965.1
            27306.3 6462.87  26986.7 7090.1  26876.5 7785.39  26986.7 8480.68
            27306.3 9107.91  27804 9605.68  28431.3 9925.26  29126.5 10035.4
            29821.8 9925.26  30449.1 9605.68  30946.8 9107.91  31266.4 8480.68))
      (outline (path signal 100  47626.5 2785.39  47626.5 56985.4))
      (outline (path signal 100  33836.7 -7262.87  33836.7 2737.13))
      (outline (path signal 100  47626.5 56985.4  -55073.5 56985.4))
      (outline (path signal 100  -55073.5 13785.4  -43573.5 13785.4))
      (outline (path signal 100  33826.5 2785.39  47626.5 2785.39))
      (outline (path signal 100  -43573.5 2785.39  -31273.5 2785.39))
      (outline (path signal 100  -31268.4 2724.43  -31268.4 -7275.57))
      (outline (path signal 100  -30253.1 -8356.85  32846.9 -8356.85))
      (outline (path signal 100  -43573.5 13785.4  -43573.5 2785.39))
      (outline (path signal 100  -55073.5 56985.4  -55073.5 13785.4))
      (outline (path signal 100  -55073.5 56985.4  -55073.5 13785.4))
      (outline (path signal 100  -43573.5 13785.4  -43573.5 2785.39))
      (outline (path signal 100  -30253.1 -8356.85  32846.9 -8356.85))
      (outline (path signal 100  -31273.5 2785.39  -31273.5 -7214.61))
      (outline (path signal 100  -43573.5 2785.39  -31273.5 2785.39))
      (outline (path signal 100  33826.5 2785.39  47626.5 2785.39))
      (outline (path signal 100  -55073.5 13785.4  -43573.5 13785.4))
      (outline (path signal 100  47626.5 56985.4  -55073.5 56985.4))
      (outline (path signal 100  47626.5 2785.39  47626.5 56985.4))
      (outline (path signal 100  31376.5 7785.39  31266.4 7090.1  30946.8 6462.87  30449.1 5965.1
            29821.8 5645.51  29126.5 5535.39  28431.3 5645.51  27804 5965.1
            27306.3 6462.87  26986.7 7090.1  26876.5 7785.39  26986.7 8480.68
            27306.3 9107.91  27804 9605.68  28431.3 9925.26  29126.5 10035.4
            29821.8 9925.26  30449.1 9605.68  30946.8 9107.91  31266.4 8480.68))
      (outline (path signal 100  -24623.5 12985.4  -24733.6 12290.1  -25053.2 11662.9  -25550.9 11165.1
            -26178.2 10845.5  -26873.5 10735.4  -27568.7 10845.5  -28196 11165.1
            -28693.7 11662.9  -29013.3 12290.1  -29123.5 12985.4  -29013.3 13680.7
            -28693.7 14307.9  -28196 14805.7  -27568.7 15125.3  -26873.5 15235.4
            -26178.2 15125.3  -25550.9 14805.7  -25053.2 14307.9  -24733.6 13680.7))
      (outline (path signal 100  30476.5 7785.39  30410.5 7368.22  30218.7 6991.88  29920.1 6693.22
            29543.7 6501.46  29126.5 6435.39  28709.4 6501.46  28333 6693.22
            28034.4 6991.88  27842.6 7368.22  27776.5 7785.39  27842.6 8202.56
            28034.4 8578.9  28333 8877.56  28709.4 9069.31  29126.5 9135.39
            29543.7 9069.31  29920.1 8877.56  30218.7 8578.9  30410.5 8202.56))
      (outline (path signal 100  -25523.5 12985.4  -25589.5 12568.2  -25781.3 12191.9  -26079.9 11893.2
            -26456.3 11701.5  -26873.5 11635.4  -27290.6 11701.5  -27667 11893.2
            -27965.6 12191.9  -28157.4 12568.2  -28223.5 12985.4  -28157.4 13402.6
            -27965.6 13778.9  -27667 14077.6  -27290.6 14269.3  -26873.5 14335.4
            -26456.3 14269.3  -26079.9 14077.6  -25781.3 13778.9  -25589.5 13402.6))
      (pin Rect[B]Pad_1800x8000_um 1 31739.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 2 31739.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 3 29199.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 4 29199.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 5 26659.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 6 26659.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 7 24119.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 8 24119.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 9 21579.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 10 21579.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 11 19039.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 12 19039.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 13 16499.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 14 16499.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 15 13959.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 16 13959.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 17 11419.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 18 11419.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 19 8879.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 20 8879.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 21 6339.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 22 6339.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 23 3799.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 24 3799.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 25 1259.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 26 1259.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 27 -1280.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 28 -1280.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 29 -3820.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 30 -3820.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 31 -6360.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 32 -6360.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 33 -8900.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 34 -8900.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 35 -11440.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 36 -11440.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 37 -13980.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 38 -13980.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 39 -16520.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 40 -16520.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 41 -19060.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 42 -19060.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 43 -21600.2 -3147.44)
      (pin Rect[T]Pad_1800x7000_um 44 -21605.2 -2654.68)
      (pin Rect[B]Pad_1800x8000_um 45 -24140.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 46 -24140.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 47 -26680.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 48 -26680.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 49 -29220.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 50 -29220.2 -3147.44)
      (keepout "" (circle F.Cu 2540 29123.6 7782.56))
      (keepout "" (circle B.Cu 2540 29123.6 7782.56))
      (keepout "" (circle F.Cu 2540 -26875.7 12984.5))
      (keepout "" (circle B.Cu 2540 -26875.7 12984.5))
    )
    (image "Housings_SOIC:SOIC-20W_7.5x12.8mm_Pitch1.27mm"
      (outline (path signal 150  -2750 6400  3750 6400))
      (outline (path signal 150  3750 6400  3750 -6400))
      (outline (path signal 150  3750 -6400  -3750 -6400))
      (outline (path signal 150  -3750 -6400  -3750 5400))
      (outline (path signal 150  -3750 5400  -2750 6400))
      (outline (path signal 50  -5950 6750  -5950 -6750))
      (outline (path signal 50  5950 6750  5950 -6750))
      (outline (path signal 50  -5950 6750  5950 6750))
      (outline (path signal 50  -5950 -6750  5950 -6750))
      (outline (path signal 150  -3875 6575  -3875 6325))
      (outline (path signal 150  3875 6575  3875 6240))
      (outline (path signal 150  3875 -6575  3875 -6240))
      (outline (path signal 150  -3875 -6575  -3875 -6240))
      (outline (path signal 150  -3875 6575  3875 6575))
      (outline (path signal 150  -3875 -6575  3875 -6575))
      (outline (path signal 150  -3875 6325  -5675 6325))
      (pin Rect[T]Pad_1950x600_um 1 -4700 5715)
      (pin Rect[T]Pad_1950x600_um 2 -4700 4445)
      (pin Rect[T]Pad_1950x600_um 3 -4700 3175)
      (pin Rect[T]Pad_1950x600_um 4 -4700 1905)
      (pin Rect[T]Pad_1950x600_um 5 -4700 635)
      (pin Rect[T]Pad_1950x600_um 6 -4700 -635)
      (pin Rect[T]Pad_1950x600_um 7 -4700 -1905)
      (pin Rect[T]Pad_1950x600_um 8 -4700 -3175)
      (pin Rect[T]Pad_1950x600_um 9 -4700 -4445)
      (pin Rect[T]Pad_1950x600_um 10 -4700 -5715)
      (pin Rect[T]Pad_1950x600_um 11 4700 -5715)
      (pin Rect[T]Pad_1950x600_um 12 4700 -4445)
      (pin Rect[T]Pad_1950x600_um 13 4700 -3175)
      (pin Rect[T]Pad_1950x600_um 14 4700 -1905)
      (pin Rect[T]Pad_1950x600_um 15 4700 -635)
      (pin Rect[T]Pad_1950x600_um 16 4700 635)
      (pin Rect[T]Pad_1950x600_um 17 4700 1905)
      (pin Rect[T]Pad_1950x600_um 18 4700 3175)
      (pin Rect[T]Pad_1950x600_um 19 4700 4445)
      (pin Rect[T]Pad_1950x600_um 20 4700 5715)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1800x8000_um
      (shape (rect B.Cu -900 -4000 900 4000))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1800x7000_um
      (shape (rect F.Cu -900 -3500 900 3500))
      (attach off)
    )
    (padstack Rect[T]Pad_1800x8000_um
      (shape (rect F.Cu -900 -4000 900 4000))
      (attach off)
    )
    (padstack Rect[T]Pad_1950x600_um
      (shape (rect F.Cu -975 -300 975 300))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J1-6 J1-9 J1-14 J1-20 J1-25 J1-30 J1-34 J1-39 P1-41 P1-43 U1-1 U1-10 U1-19
        U2-10 U3-10 U4-10 U5-10)
    )
    (net +5V
      (pins J1-2 J1-4 P1-45 P1-47 U1-20 U2-1 U2-20 U3-20 U4-1 U4-20 U5-1 U5-20)
    )
    (net /RD3
      (pins J1-5 U3-7 U5-7)
    )
    (net /RD4
      (pins J1-7 U3-4 U5-4)
    )
    (net /RD6
      (pins J1-31 U3-2 U5-2)
    )
    (net /RD7
      (pins J1-26 U3-3 U5-3)
    )
    (net /RD0
      (pins J1-27 U3-8 U5-8)
    )
    (net /RCLK
      (pins J1-40 U1-15)
    )
    (net /RD1
      (pins J1-28 U3-9 U5-9)
    )
    (net /RD2
      (pins J1-3 U3-6 U5-6)
    )
    (net /RD5
      (pins J1-29 U3-5 U5-5)
    )
    (net /WAIT
      (pins P1-7 U1-17)
    )
    (net /INT
      (pins P1-8 U1-16)
    )
    (net /BUSDIR
      (pins P1-10 U1-18)
    )
    (net /IORQ
      (pins P1-11 U4-15)
    )
    (net /MREQ
      (pins P1-12 U4-14)
    )
    (net /WR
      (pins P1-13 U4-17)
    )
    (net /RD
      (pins P1-14 U3-1 U4-16)
    )
    (net /RESET
      (pins P1-15 U4-18)
    )
    (net /A9
      (pins P1-17 U2-12)
    )
    (net /A15
      (pins P1-18 U2-11)
    )
    (net /A11
      (pins P1-19 U2-13)
    )
    (net /A10
      (pins P1-20 U2-14)
    )
    (net /A7
      (pins P1-21 U5-17)
    )
    (net /A6
      (pins P1-22 U5-18)
    )
    (net /A12
      (pins P1-23 U2-15)
    )
    (net /A8
      (pins P1-24 U2-16)
    )
    (net /A14
      (pins P1-25 U2-17)
    )
    (net /A13
      (pins P1-26 U2-18)
    )
    (net /A1
      (pins P1-27 U5-11)
    )
    (net /A0
      (pins P1-28 U5-12)
    )
    (net /A3
      (pins P1-29 U5-13)
    )
    (net /A2
      (pins P1-30 U5-14)
    )
    (net /A5
      (pins P1-31 U5-15)
    )
    (net /A4
      (pins P1-32 U5-16)
    )
    (net /D1
      (pins P1-33 U3-11)
    )
    (net /D0
      (pins P1-34 U3-12)
    )
    (net /D3
      (pins P1-35 U3-13)
    )
    (net /D2
      (pins P1-36 U3-14)
    )
    (net /D5
      (pins P1-37 U3-15)
    )
    (net /D4
      (pins P1-38 U3-16)
    )
    (net /D7
      (pins P1-39 U3-17)
    )
    (net /D6
      (pins P1-40 U3-18)
    )
    (net /CLK
      (pins P1-42 U1-5)
    )
    (net +3V3
      (pins J1-1 J1-17)
    )
    (net /RINT
      (pins J1-38 U1-4)
    )
    (net /RWAIT
      (pins J1-35 U1-3)
    )
    (net "Net-(P1-Pad5)"
      (pins P1-5)
    )
    (net "Net-(P1-Pad16)"
      (pins P1-16)
    )
    (net /RA8
      (pins J1-24 U2-4 U4-4)
    )
    (net /RA10
      (pins J1-19 U2-6 U4-6)
    )
    (net /RA11
      (pins J1-23 U2-7 U4-7)
    )
    (net /RA15
      (pins J1-10 U2-9)
    )
    (net /LE_A
      (pins J1-36 U4-19 U5-19)
    )
    (net /LE_B
      (pins J1-11 U2-19 U3-19)
    )
    (net /RA12
      (pins J1-32 U2-5 U4-5)
    )
    (net /RA9
      (pins J1-21 U2-8)
    )
    (net /RA13
      (pins J1-33 U2-2 U4-2)
    )
    (net /RA14
      (pins J1-8 U2-3 U4-3)
    )
    (net /RBUSDIR
      (pins J1-12 U1-2)
    )
    (net "Net-(J1-Pad13)"
      (pins J1-13)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22)
    )
    (net "Net-(J1-Pad37)"
      (pins J1-37)
    )
    (net "Net-(P1-Pad1)"
      (pins P1-1)
    )
    (net "Net-(P1-Pad2)"
      (pins P1-2)
    )
    (net "Net-(P1-Pad3)"
      (pins P1-3)
    )
    (net /SLTSL
      (pins P1-4 U4-13)
    )
    (net "Net-(P1-Pad6)"
      (pins P1-6)
    )
    (net "Net-(P1-Pad9)"
      (pins P1-9)
    )
    (net "Net-(P1-Pad44)"
      (pins P1-44 P1-46)
    )
    (net "Net-(P1-Pad48)"
      (pins P1-48)
    )
    (net "Net-(P1-Pad49)"
      (pins P1-49)
    )
    (net "Net-(P1-Pad50)"
      (pins P1-50)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(U4-Pad9)"
      (pins U4-9)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-12)
    )
    (class kicad_default "" +3V3 /+12V /+V12 /A0 /A1 /A10 /A11 /A12 /A13 /A14
      /A15 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /BUSDIR /CAPS /CLK /CS1 /CS12 /CS2
      /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /HAN /INT /IORQ /LE_A /LE_B /M1 /MREQ
      /PWR /RA10 /RA11 /RA12 /RA13 /RA14 /RA15 /RA8 /RA9 /RBUSDIR /RCLK /RCS12
      /RD /RD0 /RD1 /RD2 /RD3 /RD4 /RD5 /RD6 /RD7 /RESET /RFSH /RINT /RRESET
      /RWAIT /SLTSL /SLTSL1 /SLTSL3 /SNDIN /SW1 /SW3 /WAIT /WR GND "Net-(D1-Pad1)"
      "Net-(D2-Pad1)" "Net-(D3-Pad1)" "Net-(D4-Pad1)" "Net-(D5-Pad1)" "Net-(D6-Pad1)"
      "Net-(D7-Pad1)" "Net-(D8-Pad1)" "Net-(D9-Pad1)" "Net-(J1-Pad13)" "Net-(J1-Pad15)"
      "Net-(J1-Pad16)" "Net-(J1-Pad18)" "Net-(J1-Pad22)" "Net-(J1-Pad37)"
      "Net-(P1-Pad1)" "Net-(P1-Pad16)" "Net-(P1-Pad2)" "Net-(P1-Pad3)" "Net-(P1-Pad44)"
      "Net-(P1-Pad48)" "Net-(P1-Pad49)" "Net-(P1-Pad5)" "Net-(P1-Pad50)" "Net-(P1-Pad6)"
      "Net-(P1-Pad9)" "Net-(P2-Pad16)" "Net-(P2-Pad5)" "Net-(U1-Pad11)" "Net-(U1-Pad12)"
      "Net-(U1-Pad13)" "Net-(U1-Pad14)" "Net-(U1-Pad6)" "Net-(U1-Pad7)" "Net-(U1-Pad8)"
      "Net-(U1-Pad9)" "Net-(U3-Pad11)" "Net-(U3-Pad12)" "Net-(U3-Pad13)" "Net-(U3-Pad7)"
      "Net-(U3-Pad8)" "Net-(U3-Pad9)" "Net-(U4-Pad11)" "Net-(U4-Pad12)" "Net-(U4-Pad8)"
      "Net-(U4-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class 5V +5V
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
