{"Source Block": ["hdl/library/axi_dmac/axi_dmac_transfer.v@170:180@HdlIdDef", "wire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@327:337", "wire up_req_eot;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@171:181", "wire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@169:179", "\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@168:178", ");\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@166:176", "  // Diagnostics interface\n  output [7:0] dest_diag_level_bursts\n);\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@172:182", "wire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n\nwire req_enable;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@167:177", "  output [7:0] dest_diag_level_bursts\n);\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n"]], "Diff Content": {"Delete": [], "Add": [[175, "wire dma_response_valid;\n"], [175, "wire dma_response_ready;\n"], [175, "wire dma_response_partial;\n"]]}}