Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 25 21:03:20 2024
| Host         : DESKTOP-1Z07TFJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file summer_design_wrapper_utilization_placed.rpt -pb summer_design_wrapper_utilization_placed.pb
| Design       : summer_design_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13597 |     0 |          0 |    425280 |  3.20 |
|   LUT as Logic             | 11910 |     0 |          0 |    425280 |  2.80 |
|   LUT as Memory            |  1687 |     0 |          0 |    213600 |  0.79 |
|     LUT as Distributed RAM |    72 |     0 |            |           |       |
|     LUT as Shift Register  |  1615 |     0 |            |           |       |
| CLB Registers              | 19248 |     0 |          0 |    850560 |  2.26 |
|   Register as Flip Flop    | 19248 |     0 |          0 |    850560 |  2.26 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   212 |     0 |          0 |     53160 |  0.40 |
| F7 Muxes                   |   198 |     0 |          0 |    212640 |  0.09 |
| F8 Muxes                   |    15 |     0 |          0 |    106320 |  0.01 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 241   |          Yes |           - |        Reset |
| 445   |          Yes |         Set |            - |
| 18521 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3468 |     0 |          0 |     53160 |  6.52 |
|   CLBL                                     |  1804 |     0 |            |           |       |
|   CLBM                                     |  1664 |     0 |            |           |       |
| LUT as Logic                               | 11910 |     0 |          0 |    425280 |  2.80 |
|   using O5 output only                     |   343 |       |            |           |       |
|   using O6 output only                     |  8833 |       |            |           |       |
|   using O5 and O6                          |  2734 |       |            |           |       |
| LUT as Memory                              |  1687 |     0 |          0 |    213600 |  0.79 |
|   LUT as Distributed RAM                   |    72 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |    68 |       |            |           |       |
|   LUT as Shift Register                    |  1615 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   276 |       |            |           |       |
|     using O5 and O6                        |  1339 |       |            |           |       |
| CLB Registers                              | 19248 |     0 |          0 |    850560 |  2.26 |
|   Register driven from within the CLB      |  9934 |       |            |           |       |
|   Register driven from outside the CLB     |  9314 |       |            |           |       |
|     LUT in front of the register is unused |  6341 |       |            |           |       |
|     LUT in front of the register is used   |  2973 |       |            |           |       |
| Unique Control Sets                        |   768 |       |          0 |    106320 |  0.72 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 403.5 |     0 |          0 |      1080 | 37.36 |
|   RAMB36/FIFO*    |   401 |     0 |          0 |      1080 | 37.13 |
|     RAMB36E2 only |   401 |       |            |           |       |
|   RAMB18          |     5 |     0 |          0 |      2160 |  0.23 |
|     RAMB18E2 only |     5 |       |            |           |       |
| URAM              |     0 |     0 |          0 |        80 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+--------+
|     Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+------------------+------+-------+------------+-----------+--------+
| Bonded IOB       |    0 |     0 |          0 |       347 |   0.00 |
| HPIOB_M          |    0 |     0 |          0 |       138 |   0.00 |
| HPIOB_S          |    0 |     0 |          0 |       138 |   0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |   0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |   0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |   0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |   0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |   0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |   0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |   0.00 |
| HSADC            |    4 |     4 |          0 |         4 | 100.00 |
| HSDAC            |    2 |     2 |          0 |         4 |  50.00 |
+------------------+------+-------+------------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       696 |  0.57 |
|   BUFGCE             |    1 |     0 |          0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       312 |  0.64 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| HSADC           |    4 |     4 |          0 |         4 | 100.00 |
| HSDAC           |    2 |     2 |          0 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 18521 |            Register |
| LUT6         |  5413 |                 CLB |
| LUT3         |  2847 |                 CLB |
| LUT2         |  2422 |                 CLB |
| SRL16E       |  2075 |                 CLB |
| LUT4         |  1893 |                 CLB |
| LUT5         |  1842 |                 CLB |
| SRLC32E      |   871 |                 CLB |
| FDSE         |   445 |            Register |
| RAMB36E2     |   401 |            BLOCKRAM |
| FDCE         |   241 |            Register |
| LUT1         |   227 |                 CLB |
| CARRY8       |   212 |                 CLB |
| MUXF7        |   198 |                 CLB |
| RAMD32       |   124 |                 CLB |
| FDPE         |    41 |            Register |
| RAMS32       |    16 |                 CLB |
| MUXF8        |    15 |                 CLB |
| SRLC16E      |     8 |                 CLB |
| RAMB18E2     |     5 |            BLOCKRAM |
| HSADC        |     4 |            Advanced |
| HSDAC        |     2 |            Advanced |
| BUFG_GT_SYNC |     2 |               Clock |
| BUFG_GT      |     2 |               Clock |
| PS8          |     1 |            Advanced |
| BUFG_PS      |     1 |               Clock |
| BUFGCE       |     1 |               Clock |
| BSCANE2      |     1 |       Configuration |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| dbg_hub  |    1 |
+----------+------+


