** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=34e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=36e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=32e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=32e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=27e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=4e-6 W=119e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=207e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=4e-6 W=118e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=207e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=88e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=4e-6 W=80e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=62e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=62e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=319e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=62e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=62e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 51 dB
** Power consumption: 4.29001 mW
** Area: 12568 (mu_m)^2
** Transit frequency: 27.0241 MHz
** Transit frequency with error factor: 27.0245 MHz
** Slew rate: 34.7851 V/mu_s
** Phase margin: 71.6198Â°
** CMRR: 97 dB
** negPSRR: 92 dB
** posPSRR: 51 dB
** VoutMax: 4.61001 V
** VoutMin: 0.630001 V
** VcmMax: 4.45001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 25.5561 muA
** NormalTransistorPmos: -296.54 muA
** DiodeTransistorPmos: -88.3579 muA
** DiodeTransistorPmos: -88.3579 muA
** NormalTransistorNmos: 176.714 muA
** NormalTransistorNmos: 176.713 muA
** NormalTransistorNmos: 88.3571 muA
** NormalTransistorNmos: 88.3571 muA
** NormalTransistorNmos: 174.612 muA
** NormalTransistorNmos: 174.611 muA
** NormalTransistorPmos: -174.611 muA
** NormalTransistorNmos: 174.612 muA
** NormalTransistorNmos: 174.611 muA
** NormalTransistorPmos: -174.611 muA
** DiodeTransistorNmos: 296.541 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -25.5569 muA


** Expected Voltages: 
** ibias: 0.571001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 1.03201  V
** inSourceStageBiasComplementarySecondStage: 0.768001  V
** inTransconductanceComplementarySecondStage: 4.04101  V
** out: 2.5  V
** outFirstStage: 4.04101  V
** outVoltageBiasXXpXX0: 3.97801  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.304001  V
** sourceTransconductance: 1.89401  V
** innerStageBias: 0.363001  V
** inner: 0.363001  V


.END