Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:39:27 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_8_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 ModCount131_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No7_instance/Y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.403ns (13.110%)  route 2.671ns (86.890%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 6.055 - 4.000 ) 
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.573ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.522ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=7321, routed)        1.586     2.537    ModCount131_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X120Y530       FDCE                                         r  ModCount131_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y530       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.618 r  ModCount131_instance/count_reg[1]/Q
                         net (fo=104, routed)         1.156     3.774    ModCount131_instance/Q[1]
    SLICE_X125Y515       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.873 r  ModCount131_instance/Y[33]_i_3__3/O
                         net (fo=34, routed)          1.107     4.980    MUX_Product4_2_impl_1_instance/MUX_Product4_2_impl_0_LUT_out[0]
    SLICE_X119Y498       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.104 r  MUX_Product4_2_impl_1_instance/Y[12]_i_2/O
                         net (fo=1, routed)           0.357     5.461    MUX_Product4_2_impl_1_instance/Y[12]_i_2_n_0
    SLICE_X120Y500       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.560 r  MUX_Product4_2_impl_1_instance/Y[12]_i_1/O
                         net (fo=1, routed)           0.051     5.611    Delay1No7_instance/Y_reg[33]_0[12]
    SLICE_X120Y500       FDCE                                         r  Delay1No7_instance/Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=7321, routed)        1.395     6.055    Delay1No7_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X120Y500       FDCE                                         r  Delay1No7_instance/Y_reg[12]/C
                         clock pessimism              0.392     6.448    
                         clock uncertainty           -0.035     6.412    
    SLICE_X120Y500       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.437    Delay1No7_instance/Y_reg[12]
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  0.826    




