\hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}{}\doxysection{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1\+\_\+arch Architecture Reference}
\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}\index{design\_with\_logic\_probe\_WD6502\_Interface\_0\_1\_arch@{design\_with\_logic\_probe\_WD6502\_Interface\_0\_1\_arch}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1\+\_\+arch}}\newline
\doxysubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a44796b843de9a2c9c3844e343617ab3a}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a44796b843de9a2c9c3844e343617ab3a}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a44796b843de9a2c9c3844e343617ab3a}{WD6502\+\_\+\+Interface}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afba5f02f70520b6b166e1f673c3123f1}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afba5f02f70520b6b166e1f673c3123f1}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afba5f02f70520b6b166e1f673c3123f1}{Downgrade\+IPIdentified\+Warnings}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afa1c200c6dca16e6bad8427cf90cab30}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afa1c200c6dca16e6bad8427cf90cab30}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_afa1c200c6dca16e6bad8427cf90cab30}{Downgrade\+IPIdentified\+Warnings}} {\bfseries \textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} yes "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_aaa77d4275bfbc3dfab2169b71085475c}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_aaa77d4275bfbc3dfab2169b71085475c}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_aaa77d4275bfbc3dfab2169b71085475c}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a6018dd938037a99cdf7cda0db1a51dde}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a6018dd938037a99cdf7cda0db1a51dde}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a6018dd938037a99cdf7cda0db1a51dde}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordtype}{STRING}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a274fa7158fd67e9bb49b758c92d92c60}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a274fa7158fd67e9bb49b758c92d92c60}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a274fa7158fd67e9bb49b758c92d92c60}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME CLOCK ,  ASSOCIATED\_RESET RESET ,  FREQ\_HZ 100000000 ,  FREQ\_TOLERANCE\_HZ 0 ,  PHASE 0.0 ,  CLK\_DOMAIN design\_with\_logic\_probe\_CLOCK ,  INSERT\_VIP 0 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_adae4053f430457558a4de412004a3f84}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_adae4053f430457558a4de412004a3f84}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_adae4053f430457558a4de412004a3f84}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : clock : 1.0 CLOCK CLK "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7b56adf2f0385e19b4ccc9cadecf34ed}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7b56adf2f0385e19b4ccc9cadecf34ed}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_a7b56adf2f0385e19b4ccc9cadecf34ed}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME RESET ,  POLARITY ACTIVE\_LOW ,  INSERT\_VIP 0 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_af35c1dc741ed1fb38bf2c01b67fd1d53}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_af35c1dc741ed1fb38bf2c01b67fd1d53}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_af35c1dc741ed1fb38bf2c01b67fd1d53}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : reset : 1.0 RESET RST "{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}\label{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}} 
\mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch_ae060ce5868d35ef17bcb6e832da03be9}{u0}}  {\bfseries wd6502\+\_\+interface}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+ip\+\_\+user\+\_\+files/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1/sim/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1.\+vhd\end{DoxyCompactItemize}
