# TCL File Generated by Component Editor 18.1
# Wed Aug 28 16:44:28 BRT 2019
# DO NOT MODIFY


# 
# Sync "Sync" v1.8
# Franca/Cassio 2019.08.28.16:44:28
# Synchronism module - Plato Simucam - R0
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Sync
# 
set_module_property DESCRIPTION "Synchronism module - Plato Simucam - R0"
set_module_property NAME Sync
set_module_property VERSION 1.8
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR Franca/Cassio
set_module_property DISPLAY_NAME Sync
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sync_ent
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file sync_topfile.vhd VHDL PATH sync/sync_topfile.vhd TOP_LEVEL_FILE
add_fileset_file sync_mm_registers_pkg.vhd VHDL PATH sync/registers/sync_mm_registers_pkg.vhd
add_fileset_file sync_outen.vhd VHDL PATH sync/outen/sync_outen.vhd
add_fileset_file sync_outen_pkg.vhd VHDL PATH sync/outen/sync_outen_pkg.vhd
add_fileset_file sync_irq.vhd VHDL PATH sync/irq/sync_irq.vhd
add_fileset_file pre_sync_irq.vhd VHDL PATH sync/irq/pre_sync_irq.vhd
add_fileset_file sync_irq_pkg.vhd VHDL PATH sync/irq/sync_irq_pkg.vhd
add_fileset_file sync_gen.vhd VHDL PATH sync/gen/sync_gen.vhd
add_fileset_file sync_gen_pkg.vhd VHDL PATH sync/gen/sync_gen_pkg.vhd
add_fileset_file sync_common_pkg.vhd VHDL PATH sync/common/sync_common_pkg.vhd
add_fileset_file sync_avalon_mm_pkg.vhd VHDL PATH sync/avalon/sync_avalon_mm_pkg.vhd
add_fileset_file sync_avalon_mm_read.vhd VHDL PATH sync/avalon/sync_avalon_mm_read.vhd
add_fileset_file sync_avalon_mm_write.vhd VHDL PATH sync/avalon/sync_avalon_mm_write.vhd
add_fileset_file sync_sync_in_altiobuf.bsf OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.bsf
add_fileset_file sync_sync_in_altiobuf.cmp OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.cmp
add_fileset_file sync_sync_in_altiobuf.inc OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.inc
add_fileset_file sync_sync_in_altiobuf.qip OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.qip
add_fileset_file sync_sync_in_altiobuf.vhd VHDL PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd
add_fileset_file sync_sync_out_altiobuf.bsf OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.bsf
add_fileset_file sync_sync_out_altiobuf.cmp OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.cmp
add_fileset_file sync_sync_out_altiobuf.inc OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.inc
add_fileset_file sync_sync_out_altiobuf.qip OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.qip
add_fileset_file sync_sync_out_altiobuf.vhd VHDL  PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL sync_ent
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file sync_topfile.vhd VHDL PATH sync/sync_topfile.vhd TOP_LEVEL_FILE
add_fileset_file sync_mm_registers_pkg.vhd VHDL PATH sync/registers/sync_mm_registers_pkg.vhd
add_fileset_file sync_outen.vhd VHDL PATH sync/outen/sync_outen.vhd
add_fileset_file sync_outen_pkg.vhd VHDL PATH sync/outen/sync_outen_pkg.vhd
add_fileset_file sync_irq.vhd VHDL PATH sync/irq/sync_irq.vhd
add_fileset_file pre_sync_irq.vhd VHDL PATH sync/irq/pre_sync_irq.vhd
add_fileset_file sync_irq_pkg.vhd VHDL PATH sync/irq/sync_irq_pkg.vhd
add_fileset_file sync_gen.vhd VHDL PATH sync/gen/sync_gen.vhd
add_fileset_file sync_gen_pkg.vhd VHDL PATH sync/gen/sync_gen_pkg.vhd
add_fileset_file sync_common_pkg.vhd VHDL PATH sync/common/sync_common_pkg.vhd
add_fileset_file sync_avalon_mm_pkg.vhd VHDL PATH sync/avalon/sync_avalon_mm_pkg.vhd
add_fileset_file sync_avalon_mm_read.vhd VHDL PATH sync/avalon/sync_avalon_mm_read.vhd
add_fileset_file sync_avalon_mm_write.vhd VHDL PATH sync/avalon/sync_avalon_mm_write.vhd
add_fileset_file sync_sync_in_altiobuf.bsf OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.bsf
add_fileset_file sync_sync_in_altiobuf.cmp OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.cmp
add_fileset_file sync_sync_in_altiobuf.inc OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.inc
add_fileset_file sync_sync_in_altiobuf.qip OTHER PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.qip
add_fileset_file sync_sync_in_altiobuf.vhd VHDL PATH sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd
add_fileset_file sync_sync_out_altiobuf.bsf OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.bsf
add_fileset_file sync_sync_out_altiobuf.cmp OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.cmp
add_fileset_file sync_sync_out_altiobuf.inc OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.inc
add_fileset_file sync_sync_out_altiobuf.qip OTHER PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.qip
add_fileset_file sync_sync_out_altiobuf.vhd VHDL  PATH sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd


# 
# parameters
# 
add_parameter g_SYNC_IRQ_NUMBER NATURAL 0 "Sync IRQ Number associated with NIOS II"
set_parameter_property g_SYNC_IRQ_NUMBER DEFAULT_VALUE 0
set_parameter_property g_SYNC_IRQ_NUMBER DISPLAY_NAME g_SYNC_IRQ_NUMBER
set_parameter_property g_SYNC_IRQ_NUMBER WIDTH ""
set_parameter_property g_SYNC_IRQ_NUMBER TYPE NATURAL
set_parameter_property g_SYNC_IRQ_NUMBER UNITS None
set_parameter_property g_SYNC_IRQ_NUMBER ALLOWED_RANGES 0:2147483647
set_parameter_property g_SYNC_IRQ_NUMBER HDL_PARAMETER true
set_parameter_property g_SYNC_IRQ_NUMBER DESCRIPTION "Sync IRQ Number associated with NIOS II"
set_parameter_property g_SYNC_IRQ_NUMBER AFFECTS_GENERATION true
add_parameter g_PRE_SYNC_IRQ_NUMBER NATURAL 0 "Pre-Sync IRQ Number associated with NIOS II"
set_parameter_property g_PRE_SYNC_IRQ_NUMBER DEFAULT_VALUE 0
set_parameter_property g_PRE_SYNC_IRQ_NUMBER DISPLAY_NAME g_PRE_SYNC_IRQ_NUMBER
set_parameter_property g_PRE_SYNC_IRQ_NUMBER WIDTH ""
set_parameter_property g_PRE_SYNC_IRQ_NUMBER TYPE NATURAL
set_parameter_property g_PRE_SYNC_IRQ_NUMBER UNITS None
set_parameter_property g_PRE_SYNC_IRQ_NUMBER ALLOWED_RANGES 0:2147483647
set_parameter_property g_PRE_SYNC_IRQ_NUMBER HDL_PARAMETER true
set_parameter_property g_PRE_SYNC_IRQ_NUMBER DESCRIPTION "Pre-Sync IRQ Number associated with NIOS II"
set_parameter_property g_PRE_SYNC_IRQ_NUMBER AFFECTS_GENERATION true


# 
# display items
# 
add_display_item "" "IRQ Configuration" GROUP ""
add_display_item "IRQ Configuration" g_SYNC_IRQ_NUMBER PARAMETER ""
add_display_item "IRQ Configuration" g_PRE_SYNC_IRQ_NUMBER PARAMETER ""


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 50000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock_sink_clk_i clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_sink_reset_i reset Input 1


# 
# connection point avalon_mm_slave
# 
add_interface avalon_mm_slave avalon end
set_interface_property avalon_mm_slave addressUnits WORDS
set_interface_property avalon_mm_slave associatedClock clock
set_interface_property avalon_mm_slave associatedReset reset
set_interface_property avalon_mm_slave bitsPerSymbol 8
set_interface_property avalon_mm_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_slave burstcountUnits WORDS
set_interface_property avalon_mm_slave explicitAddressSpan 0
set_interface_property avalon_mm_slave holdTime 0
set_interface_property avalon_mm_slave linewrapBursts false
set_interface_property avalon_mm_slave maximumPendingReadTransactions 0
set_interface_property avalon_mm_slave maximumPendingWriteTransactions 0
set_interface_property avalon_mm_slave readLatency 0
set_interface_property avalon_mm_slave readWaitTime 1
set_interface_property avalon_mm_slave setupTime 0
set_interface_property avalon_mm_slave timingUnits Cycles
set_interface_property avalon_mm_slave writeWaitTime 0
set_interface_property avalon_mm_slave ENABLED true
set_interface_property avalon_mm_slave EXPORT_OF ""
set_interface_property avalon_mm_slave PORT_NAME_MAP ""
set_interface_property avalon_mm_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_slave avalon_slave_address_i address Input 8
add_interface_port avalon_mm_slave avalon_slave_read_i read Input 1
add_interface_port avalon_mm_slave avalon_slave_write_i write Input 1
add_interface_port avalon_mm_slave avalon_slave_writedata_i writedata Input 32
#add_interface_port avalon_mm_slave avalon_slave_byteenable_i byteenable Input 4
add_interface_port avalon_mm_slave avalon_slave_readdata_o readdata Output 32
add_interface_port avalon_mm_slave avalon_slave_waitrequest_o waitrequest Output 1
set_interface_assignment avalon_mm_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_mm_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_mm_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_mm_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point sync_in_en
# 
add_interface sync_in_en conduit end
set_interface_property sync_in_en associatedClock clock
set_interface_property sync_in_en associatedReset ""
set_interface_property sync_in_en ENABLED true
set_interface_property sync_in_en EXPORT_OF ""
set_interface_property sync_in_en PORT_NAME_MAP ""
set_interface_property sync_in_en CMSIS_SVD_VARIABLES ""
set_interface_property sync_in_en SVD_ADDRESS_GROUP ""

add_interface_port sync_in_en conduit_sync_signal_syncin_en_i conduit Input 1


# 
# connection point sync_out_en
# 
add_interface sync_out_en conduit end
set_interface_property sync_out_en associatedClock clock
set_interface_property sync_out_en associatedReset ""
set_interface_property sync_out_en ENABLED true
set_interface_property sync_out_en EXPORT_OF ""
set_interface_property sync_out_en PORT_NAME_MAP ""
set_interface_property sync_out_en CMSIS_SVD_VARIABLES ""
set_interface_property sync_out_en SVD_ADDRESS_GROUP ""

add_interface_port sync_out_en conduit_sync_signal_syncout_en_i conduit Input 1


# 
# connection point sync_in
# 
add_interface sync_in conduit end
set_interface_property sync_in associatedClock clock
set_interface_property sync_in associatedReset ""
set_interface_property sync_in ENABLED true
set_interface_property sync_in EXPORT_OF ""
set_interface_property sync_in PORT_NAME_MAP ""
set_interface_property sync_in CMSIS_SVD_VARIABLES ""
set_interface_property sync_in SVD_ADDRESS_GROUP ""

add_interface_port sync_in conduit_sync_signal_syncin_i conduit Input 1


# 
# connection point sync_spw1
# 
add_interface sync_spw1 conduit end
set_interface_property sync_spw1 associatedClock clock
set_interface_property sync_spw1 associatedReset ""
set_interface_property sync_spw1 ENABLED true
set_interface_property sync_spw1 EXPORT_OF ""
set_interface_property sync_spw1 PORT_NAME_MAP ""
set_interface_property sync_spw1 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw1 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw1 conduit_sync_signal_spw1_o conduit Output 1


# 
# connection point sync_spw2
# 
add_interface sync_spw2 conduit end
set_interface_property sync_spw2 associatedClock clock
set_interface_property sync_spw2 associatedReset ""
set_interface_property sync_spw2 ENABLED true
set_interface_property sync_spw2 EXPORT_OF ""
set_interface_property sync_spw2 PORT_NAME_MAP ""
set_interface_property sync_spw2 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw2 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw2 conduit_sync_signal_spw2_o conduit Output 1


# 
# connection point sync_spw3
# 
add_interface sync_spw3 conduit end
set_interface_property sync_spw3 associatedClock clock
set_interface_property sync_spw3 associatedReset ""
set_interface_property sync_spw3 ENABLED true
set_interface_property sync_spw3 EXPORT_OF ""
set_interface_property sync_spw3 PORT_NAME_MAP ""
set_interface_property sync_spw3 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw3 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw3 conduit_sync_signal_spw3_o conduit Output 1


# 
# connection point sync_spw4
# 
add_interface sync_spw4 conduit end
set_interface_property sync_spw4 associatedClock clock
set_interface_property sync_spw4 associatedReset ""
set_interface_property sync_spw4 ENABLED true
set_interface_property sync_spw4 EXPORT_OF ""
set_interface_property sync_spw4 PORT_NAME_MAP ""
set_interface_property sync_spw4 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw4 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw4 conduit_sync_signal_spw4_o conduit Output 1


# 
# connection point sync_spw5
# 
add_interface sync_spw5 conduit end
set_interface_property sync_spw5 associatedClock clock
set_interface_property sync_spw5 associatedReset ""
set_interface_property sync_spw5 ENABLED true
set_interface_property sync_spw5 EXPORT_OF ""
set_interface_property sync_spw5 PORT_NAME_MAP ""
set_interface_property sync_spw5 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw5 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw5 conduit_sync_signal_spw5_o conduit Output 1


# 
# connection point sync_spw6
# 
add_interface sync_spw6 conduit end
set_interface_property sync_spw6 associatedClock clock
set_interface_property sync_spw6 associatedReset ""
set_interface_property sync_spw6 ENABLED true
set_interface_property sync_spw6 EXPORT_OF ""
set_interface_property sync_spw6 PORT_NAME_MAP ""
set_interface_property sync_spw6 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw6 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw6 conduit_sync_signal_spw6_o conduit Output 1


# 
# connection point sync_spw7
# 
add_interface sync_spw7 conduit end
set_interface_property sync_spw7 associatedClock clock
set_interface_property sync_spw7 associatedReset ""
set_interface_property sync_spw7 ENABLED true
set_interface_property sync_spw7 EXPORT_OF ""
set_interface_property sync_spw7 PORT_NAME_MAP ""
set_interface_property sync_spw7 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw7 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw7 conduit_sync_signal_spw7_o conduit Output 1


# 
# connection point sync_spw8
# 
add_interface sync_spw8 conduit end
set_interface_property sync_spw8 associatedClock clock
set_interface_property sync_spw8 associatedReset ""
set_interface_property sync_spw8 ENABLED true
set_interface_property sync_spw8 EXPORT_OF ""
set_interface_property sync_spw8 PORT_NAME_MAP ""
set_interface_property sync_spw8 CMSIS_SVD_VARIABLES ""
set_interface_property sync_spw8 SVD_ADDRESS_GROUP ""

add_interface_port sync_spw8 conduit_sync_signal_spw8_o conduit Output 1


# 
# connection point sync_out
# 
add_interface sync_out conduit end
set_interface_property sync_out associatedClock clock
set_interface_property sync_out associatedReset ""
set_interface_property sync_out ENABLED true
set_interface_property sync_out EXPORT_OF ""
set_interface_property sync_out PORT_NAME_MAP ""
set_interface_property sync_out CMSIS_SVD_VARIABLES ""
set_interface_property sync_out SVD_ADDRESS_GROUP ""

add_interface_port sync_out conduit_sync_signal_syncout_o conduit Output 1


# 
# connection point sync_interrupt_sender
# 
add_interface sync_interrupt_sender interrupt end
set_interface_property sync_interrupt_sender associatedAddressablePoint ""
set_interface_property sync_interrupt_sender associatedClock clock
set_interface_property sync_interrupt_sender associatedReset reset
set_interface_property sync_interrupt_sender bridgedReceiverOffset ""
set_interface_property sync_interrupt_sender bridgesToReceiver ""
set_interface_property sync_interrupt_sender ENABLED true
set_interface_property sync_interrupt_sender EXPORT_OF ""
set_interface_property sync_interrupt_sender PORT_NAME_MAP ""
set_interface_property sync_interrupt_sender CMSIS_SVD_VARIABLES ""
set_interface_property sync_interrupt_sender SVD_ADDRESS_GROUP ""

add_interface_port sync_interrupt_sender sync_interrupt_sender_irq_o irq Output 1


# 
# connection point pre_sync_interrupt_sender
# 
add_interface pre_sync_interrupt_sender interrupt end
set_interface_property pre_sync_interrupt_sender associatedAddressablePoint ""
set_interface_property pre_sync_interrupt_sender associatedClock clock
set_interface_property pre_sync_interrupt_sender associatedReset reset
set_interface_property pre_sync_interrupt_sender bridgedReceiverOffset ""
set_interface_property pre_sync_interrupt_sender bridgesToReceiver ""
set_interface_property pre_sync_interrupt_sender ENABLED true
set_interface_property pre_sync_interrupt_sender EXPORT_OF ""
set_interface_property pre_sync_interrupt_sender PORT_NAME_MAP ""
set_interface_property pre_sync_interrupt_sender CMSIS_SVD_VARIABLES ""
set_interface_property pre_sync_interrupt_sender SVD_ADDRESS_GROUP ""

add_interface_port pre_sync_interrupt_sender pre_sync_interrupt_sender_irq_o irq Output 1

