
           Lattice Mapping Report File for Design Module 'ADC_top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t CSBGA132 -s 6 -oc Commercial
     xo2_vhdl_xo2_vhdl.ngd -o xo2_vhdl_xo2_vhdl_map.ncd -pr
     xo2_vhdl_xo2_vhdl.prf -mp xo2_vhdl_xo2_vhdl.mrp -lpf Z:/FPGA_Flow_Detector/
     Documents/SimpleSigmaDeltaADCSourceCode/project/xo2/vhdl/xo2_vhdl/xo2_vhdl_
     xo2_vhdl.lpf -lpf Z:/FPGA_Flow_Detector/Documents/SimpleSigmaDeltaADCSource
     Code/project/xo2/vhdl/xo2_vhdl.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCCSBGA132
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.2.446
Mapped on:  08/22/20  19:02:14

Design Summary
--------------

   Number of registers:     86 out of  1595 (5%)
      PFU registers:           86 out of  1280 (7%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        46 out of   640 (7%)
      SLICEs as Logic/ROM:     46 out of   640 (7%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         22 out of   640 (3%)
   Number of LUT4s:         63 out of  1280 (5%)
      Number used as logic LUTs:         19
      Number used as distributed RAM:     0
      Number used as ripple logic:       44
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 105 (20%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_in_c: 46 loads, 46 rising, 0 falling (Driver: PIO clk_in )
   Number of Clock Enables:  5

                                    Page 1




Design:  ADC_top                                       Date:  08/22/20  19:02:14

Design Summary (cont)
---------------------
     Net SSD_ADC/rollover: 6 loads, 6 LSLICEs
     Net SSD_ADC/clk_in_c_enable_13: 7 loads, 7 LSLICEs
     Net SSD_ADC/clk_in_c_enable_12: 1 loads, 1 LSLICEs
     Net SSD_ADC/BA_INST/accumulate: 10 loads, 10 LSLICEs
     Net SSD_ADC/BA_INST/latch_result: 6 loads, 6 LSLICEs
   Number of LSRs:  1
     Net SSD_ADC/rollover: 7 loads, 7 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SSD_ADC/BA_INST/count_2: 17 loads
     Net SSD_ADC/rollover: 16 loads
     Net SSD_ADC/BA_INST/n4: 12 loads
     Net SSD_ADC/BA_INST/accumulate: 10 loads
     Net SSD_ADC/BA_INST/count_0: 8 loads
     Net SSD_ADC/clk_in_c_enable_13: 8 loads
     Net SSD_ADC/BA_INST/count_1: 7 loads
     Net SSD_ADC/BA_INST/latch_result: 7 loads
     Net analog_out_c: 3 loads
     Net SSD_ADC/sigma_1: 3 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| digital_out[11]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sample_rdy          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| analog_out          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[10]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[9]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[8]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[5]      | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  ADC_top                                       Date:  08/22/20  19:02:14

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| digital_out[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| digital_out[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rstn                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| analog_cmp          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i227 undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal SSD_ADC/BA_INST/accum_35_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal SSD_ADC/BA_INST/accum_35_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal SSD_ADC/BA_INST/accum_35_add_4_15/CO undriven or does not drive anything
     - clipped.
Signal SSD_ADC/add_6_2/S0 undriven or does not drive anything - clipped.
Signal SSD_ADC/add_6_2/CI undriven or does not drive anything - clipped.
Signal SSD_ADC/add_6_14/S1 undriven or does not drive anything - clipped.
Signal SSD_ADC/add_6_14/CO undriven or does not drive anything - clipped.
Signal SSD_ADC/counter_34_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal SSD_ADC/counter_34_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal SSD_ADC/counter_34_add_4_13/CO undriven or does not drive anything -
     clipped.
Block i1 was optimized away.

     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rstn_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

                                    Page 3




Design:  ADC_top                                       Date:  08/22/20  19:02:14

GSR Usage (cont)
----------------
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rstn_c' via the GSR component.

     Type and number of components of the type: 
   Register = 1 

     Type and instance name of component: 
   Register : SSD_ADC/delta_19

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rstn_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 12 

     Type and instance name of component: 
   Register : SSD_ADC/sigma_i11
   Register : SSD_ADC/sigma_i10
   Register : SSD_ADC/sigma_i9
   Register : SSD_ADC/sigma_i8
   Register : SSD_ADC/sigma_i7
   Register : SSD_ADC/sigma_i6
   Register : SSD_ADC/sigma_i5
   Register : SSD_ADC/sigma_i4
   Register : SSD_ADC/sigma_i3
   Register : SSD_ADC/sigma_i2
   Register : SSD_ADC/sigma_i1
   Register : SSD_ADC/sigma_i12

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 28 MB
        











                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
