# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:24 on Oct 13,2023
# vlog -reportprogress 300 ./mux2_1.sv 
# ** Error: (vlog-7) Failed to open design unit file "./mux2_1.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:48:24 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux2_1.sv""
