<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C5 (0x020B10DD)" sof_file="SCPU.sof">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="auto_signaltap_0" log="log: 2020/05/16 22:08:12  #0" signal_set="signal_set: 2020/05/16 21:42:39  #0" trigger="trigger: 2020/05/16 21:42:39  #1"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set is_expanded="true" name="signal_set: 2020/05/16 21:42:39  #0">
      <clock name="freq:inst11|OCLK~reg0" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="ALUOut[0]" tap_mode="probeonly"/>
          <wire name="ALUOut[10]" tap_mode="probeonly"/>
          <wire name="ALUOut[11]" tap_mode="probeonly"/>
          <wire name="ALUOut[12]" tap_mode="probeonly"/>
          <wire name="ALUOut[13]" tap_mode="probeonly"/>
          <wire name="ALUOut[14]" tap_mode="probeonly"/>
          <wire name="ALUOut[15]" tap_mode="probeonly"/>
          <wire name="ALUOut[16]" tap_mode="probeonly"/>
          <wire name="ALUOut[17]" tap_mode="probeonly"/>
          <wire name="ALUOut[18]" tap_mode="probeonly"/>
          <wire name="ALUOut[19]" tap_mode="probeonly"/>
          <wire name="ALUOut[1]" tap_mode="probeonly"/>
          <wire name="ALUOut[20]" tap_mode="probeonly"/>
          <wire name="ALUOut[21]" tap_mode="probeonly"/>
          <wire name="ALUOut[22]" tap_mode="probeonly"/>
          <wire name="ALUOut[23]" tap_mode="probeonly"/>
          <wire name="ALUOut[24]" tap_mode="probeonly"/>
          <wire name="ALUOut[25]" tap_mode="probeonly"/>
          <wire name="ALUOut[26]" tap_mode="probeonly"/>
          <wire name="ALUOut[27]" tap_mode="probeonly"/>
          <wire name="ALUOut[28]" tap_mode="probeonly"/>
          <wire name="ALUOut[29]" tap_mode="probeonly"/>
          <wire name="ALUOut[2]" tap_mode="probeonly"/>
          <wire name="ALUOut[30]" tap_mode="probeonly"/>
          <wire name="ALUOut[31]" tap_mode="probeonly"/>
          <wire name="ALUOut[3]" tap_mode="probeonly"/>
          <wire name="ALUOut[4]" tap_mode="probeonly"/>
          <wire name="ALUOut[5]" tap_mode="probeonly"/>
          <wire name="ALUOut[6]" tap_mode="probeonly"/>
          <wire name="ALUOut[7]" tap_mode="probeonly"/>
          <wire name="ALUOut[8]" tap_mode="probeonly"/>
          <wire name="ALUOut[9]" tap_mode="probeonly"/>
          <wire name="ALUop[0]" tap_mode="probeonly"/>
          <wire name="ALUop[1]" tap_mode="probeonly"/>
          <wire name="Bzero" tap_mode="probeonly"/>
          <wire name="M2R" tap_mode="probeonly"/>
          <wire name="MemRead" tap_mode="probeonly"/>
          <wire name="MemWr" tap_mode="probeonly"/>
          <wire name="PC[0]" tap_mode="probeonly"/>
          <wire name="PC[10]" tap_mode="probeonly"/>
          <wire name="PC[11]" tap_mode="probeonly"/>
          <wire name="PC[12]" tap_mode="probeonly"/>
          <wire name="PC[13]" tap_mode="probeonly"/>
          <wire name="PC[14]" tap_mode="probeonly"/>
          <wire name="PC[15]" tap_mode="probeonly"/>
          <wire name="PC[16]" tap_mode="probeonly"/>
          <wire name="PC[17]" tap_mode="probeonly"/>
          <wire name="PC[18]" tap_mode="probeonly"/>
          <wire name="PC[19]" tap_mode="probeonly"/>
          <wire name="PC[1]" tap_mode="probeonly"/>
          <wire name="PC[20]" tap_mode="probeonly"/>
          <wire name="PC[21]" tap_mode="probeonly"/>
          <wire name="PC[22]" tap_mode="probeonly"/>
          <wire name="PC[23]" tap_mode="probeonly"/>
          <wire name="PC[24]" tap_mode="probeonly"/>
          <wire name="PC[25]" tap_mode="probeonly"/>
          <wire name="PC[26]" tap_mode="probeonly"/>
          <wire name="PC[27]" tap_mode="probeonly"/>
          <wire name="PC[28]" tap_mode="probeonly"/>
          <wire name="PC[29]" tap_mode="probeonly"/>
          <wire name="PC[2]" tap_mode="probeonly"/>
          <wire name="PC[30]" tap_mode="probeonly"/>
          <wire name="PC[31]" tap_mode="probeonly"/>
          <wire name="PC[3]" tap_mode="probeonly"/>
          <wire name="PC[4]" tap_mode="probeonly"/>
          <wire name="PC[5]" tap_mode="probeonly"/>
          <wire name="PC[6]" tap_mode="probeonly"/>
          <wire name="PC[7]" tap_mode="probeonly"/>
          <wire name="PC[8]" tap_mode="probeonly"/>
          <wire name="PC[9]" tap_mode="probeonly"/>
          <wire name="RegDst" tap_mode="probeonly"/>
          <wire name="WriteData[0]" tap_mode="probeonly"/>
          <wire name="WriteData[10]" tap_mode="probeonly"/>
          <wire name="WriteData[11]" tap_mode="probeonly"/>
          <wire name="WriteData[12]" tap_mode="probeonly"/>
          <wire name="WriteData[13]" tap_mode="probeonly"/>
          <wire name="WriteData[14]" tap_mode="probeonly"/>
          <wire name="WriteData[15]" tap_mode="probeonly"/>
          <wire name="WriteData[16]" tap_mode="probeonly"/>
          <wire name="WriteData[17]" tap_mode="probeonly"/>
          <wire name="WriteData[18]" tap_mode="probeonly"/>
          <wire name="WriteData[19]" tap_mode="probeonly"/>
          <wire name="WriteData[1]" tap_mode="probeonly"/>
          <wire name="WriteData[20]" tap_mode="probeonly"/>
          <wire name="WriteData[21]" tap_mode="probeonly"/>
          <wire name="WriteData[22]" tap_mode="probeonly"/>
          <wire name="WriteData[23]" tap_mode="probeonly"/>
          <wire name="WriteData[24]" tap_mode="probeonly"/>
          <wire name="WriteData[25]" tap_mode="probeonly"/>
          <wire name="WriteData[26]" tap_mode="probeonly"/>
          <wire name="WriteData[27]" tap_mode="probeonly"/>
          <wire name="WriteData[28]" tap_mode="probeonly"/>
          <wire name="WriteData[29]" tap_mode="probeonly"/>
          <wire name="WriteData[2]" tap_mode="probeonly"/>
          <wire name="WriteData[30]" tap_mode="probeonly"/>
          <wire name="WriteData[31]" tap_mode="probeonly"/>
          <wire name="WriteData[3]" tap_mode="probeonly"/>
          <wire name="WriteData[4]" tap_mode="probeonly"/>
          <wire name="WriteData[5]" tap_mode="probeonly"/>
          <wire name="WriteData[6]" tap_mode="probeonly"/>
          <wire name="WriteData[7]" tap_mode="probeonly"/>
          <wire name="WriteData[8]" tap_mode="probeonly"/>
          <wire name="WriteData[9]" tap_mode="probeonly"/>
          <wire name="jump" tap_mode="probeonly"/>
          <wire name="regWr" tap_mode="probeonly"/>
          <wire name="reset" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="ALUOut[0]" tap_mode="probeonly"/>
          <wire name="ALUOut[10]" tap_mode="probeonly"/>
          <wire name="ALUOut[11]" tap_mode="probeonly"/>
          <wire name="ALUOut[12]" tap_mode="probeonly"/>
          <wire name="ALUOut[13]" tap_mode="probeonly"/>
          <wire name="ALUOut[14]" tap_mode="probeonly"/>
          <wire name="ALUOut[15]" tap_mode="probeonly"/>
          <wire name="ALUOut[16]" tap_mode="probeonly"/>
          <wire name="ALUOut[17]" tap_mode="probeonly"/>
          <wire name="ALUOut[18]" tap_mode="probeonly"/>
          <wire name="ALUOut[19]" tap_mode="probeonly"/>
          <wire name="ALUOut[1]" tap_mode="probeonly"/>
          <wire name="ALUOut[20]" tap_mode="probeonly"/>
          <wire name="ALUOut[21]" tap_mode="probeonly"/>
          <wire name="ALUOut[22]" tap_mode="probeonly"/>
          <wire name="ALUOut[23]" tap_mode="probeonly"/>
          <wire name="ALUOut[24]" tap_mode="probeonly"/>
          <wire name="ALUOut[25]" tap_mode="probeonly"/>
          <wire name="ALUOut[26]" tap_mode="probeonly"/>
          <wire name="ALUOut[27]" tap_mode="probeonly"/>
          <wire name="ALUOut[28]" tap_mode="probeonly"/>
          <wire name="ALUOut[29]" tap_mode="probeonly"/>
          <wire name="ALUOut[2]" tap_mode="probeonly"/>
          <wire name="ALUOut[30]" tap_mode="probeonly"/>
          <wire name="ALUOut[31]" tap_mode="probeonly"/>
          <wire name="ALUOut[3]" tap_mode="probeonly"/>
          <wire name="ALUOut[4]" tap_mode="probeonly"/>
          <wire name="ALUOut[5]" tap_mode="probeonly"/>
          <wire name="ALUOut[6]" tap_mode="probeonly"/>
          <wire name="ALUOut[7]" tap_mode="probeonly"/>
          <wire name="ALUOut[8]" tap_mode="probeonly"/>
          <wire name="ALUOut[9]" tap_mode="probeonly"/>
          <wire name="ALUop[0]" tap_mode="probeonly"/>
          <wire name="ALUop[1]" tap_mode="probeonly"/>
          <wire name="Bzero" tap_mode="probeonly"/>
          <wire name="M2R" tap_mode="probeonly"/>
          <wire name="MemRead" tap_mode="probeonly"/>
          <wire name="MemWr" tap_mode="probeonly"/>
          <wire name="PC[0]" tap_mode="probeonly"/>
          <wire name="PC[10]" tap_mode="probeonly"/>
          <wire name="PC[11]" tap_mode="probeonly"/>
          <wire name="PC[12]" tap_mode="probeonly"/>
          <wire name="PC[13]" tap_mode="probeonly"/>
          <wire name="PC[14]" tap_mode="probeonly"/>
          <wire name="PC[15]" tap_mode="probeonly"/>
          <wire name="PC[16]" tap_mode="probeonly"/>
          <wire name="PC[17]" tap_mode="probeonly"/>
          <wire name="PC[18]" tap_mode="probeonly"/>
          <wire name="PC[19]" tap_mode="probeonly"/>
          <wire name="PC[1]" tap_mode="probeonly"/>
          <wire name="PC[20]" tap_mode="probeonly"/>
          <wire name="PC[21]" tap_mode="probeonly"/>
          <wire name="PC[22]" tap_mode="probeonly"/>
          <wire name="PC[23]" tap_mode="probeonly"/>
          <wire name="PC[24]" tap_mode="probeonly"/>
          <wire name="PC[25]" tap_mode="probeonly"/>
          <wire name="PC[26]" tap_mode="probeonly"/>
          <wire name="PC[27]" tap_mode="probeonly"/>
          <wire name="PC[28]" tap_mode="probeonly"/>
          <wire name="PC[29]" tap_mode="probeonly"/>
          <wire name="PC[2]" tap_mode="probeonly"/>
          <wire name="PC[30]" tap_mode="probeonly"/>
          <wire name="PC[31]" tap_mode="probeonly"/>
          <wire name="PC[3]" tap_mode="probeonly"/>
          <wire name="PC[4]" tap_mode="probeonly"/>
          <wire name="PC[5]" tap_mode="probeonly"/>
          <wire name="PC[6]" tap_mode="probeonly"/>
          <wire name="PC[7]" tap_mode="probeonly"/>
          <wire name="PC[8]" tap_mode="probeonly"/>
          <wire name="PC[9]" tap_mode="probeonly"/>
          <wire name="RegDst" tap_mode="probeonly"/>
          <wire name="WriteData[0]" tap_mode="probeonly"/>
          <wire name="WriteData[10]" tap_mode="probeonly"/>
          <wire name="WriteData[11]" tap_mode="probeonly"/>
          <wire name="WriteData[12]" tap_mode="probeonly"/>
          <wire name="WriteData[13]" tap_mode="probeonly"/>
          <wire name="WriteData[14]" tap_mode="probeonly"/>
          <wire name="WriteData[15]" tap_mode="probeonly"/>
          <wire name="WriteData[16]" tap_mode="probeonly"/>
          <wire name="WriteData[17]" tap_mode="probeonly"/>
          <wire name="WriteData[18]" tap_mode="probeonly"/>
          <wire name="WriteData[19]" tap_mode="probeonly"/>
          <wire name="WriteData[1]" tap_mode="probeonly"/>
          <wire name="WriteData[20]" tap_mode="probeonly"/>
          <wire name="WriteData[21]" tap_mode="probeonly"/>
          <wire name="WriteData[22]" tap_mode="probeonly"/>
          <wire name="WriteData[23]" tap_mode="probeonly"/>
          <wire name="WriteData[24]" tap_mode="probeonly"/>
          <wire name="WriteData[25]" tap_mode="probeonly"/>
          <wire name="WriteData[26]" tap_mode="probeonly"/>
          <wire name="WriteData[27]" tap_mode="probeonly"/>
          <wire name="WriteData[28]" tap_mode="probeonly"/>
          <wire name="WriteData[29]" tap_mode="probeonly"/>
          <wire name="WriteData[2]" tap_mode="probeonly"/>
          <wire name="WriteData[30]" tap_mode="probeonly"/>
          <wire name="WriteData[31]" tap_mode="probeonly"/>
          <wire name="WriteData[3]" tap_mode="probeonly"/>
          <wire name="WriteData[4]" tap_mode="probeonly"/>
          <wire name="WriteData[5]" tap_mode="probeonly"/>
          <wire name="WriteData[6]" tap_mode="probeonly"/>
          <wire name="WriteData[7]" tap_mode="probeonly"/>
          <wire name="WriteData[8]" tap_mode="probeonly"/>
          <wire name="WriteData[9]" tap_mode="probeonly"/>
          <wire name="jump" tap_mode="probeonly"/>
          <wire name="regWr" tap_mode="probeonly"/>
          <wire name="reset" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="ALUOut[0]" tap_mode="probeonly"/>
          <wire name="ALUOut[10]" tap_mode="probeonly"/>
          <wire name="ALUOut[11]" tap_mode="probeonly"/>
          <wire name="ALUOut[12]" tap_mode="probeonly"/>
          <wire name="ALUOut[13]" tap_mode="probeonly"/>
          <wire name="ALUOut[14]" tap_mode="probeonly"/>
          <wire name="ALUOut[15]" tap_mode="probeonly"/>
          <wire name="ALUOut[16]" tap_mode="probeonly"/>
          <wire name="ALUOut[17]" tap_mode="probeonly"/>
          <wire name="ALUOut[18]" tap_mode="probeonly"/>
          <wire name="ALUOut[19]" tap_mode="probeonly"/>
          <wire name="ALUOut[1]" tap_mode="probeonly"/>
          <wire name="ALUOut[20]" tap_mode="probeonly"/>
          <wire name="ALUOut[21]" tap_mode="probeonly"/>
          <wire name="ALUOut[22]" tap_mode="probeonly"/>
          <wire name="ALUOut[23]" tap_mode="probeonly"/>
          <wire name="ALUOut[24]" tap_mode="probeonly"/>
          <wire name="ALUOut[25]" tap_mode="probeonly"/>
          <wire name="ALUOut[26]" tap_mode="probeonly"/>
          <wire name="ALUOut[27]" tap_mode="probeonly"/>
          <wire name="ALUOut[28]" tap_mode="probeonly"/>
          <wire name="ALUOut[29]" tap_mode="probeonly"/>
          <wire name="ALUOut[2]" tap_mode="probeonly"/>
          <wire name="ALUOut[30]" tap_mode="probeonly"/>
          <wire name="ALUOut[31]" tap_mode="probeonly"/>
          <wire name="ALUOut[3]" tap_mode="probeonly"/>
          <wire name="ALUOut[4]" tap_mode="probeonly"/>
          <wire name="ALUOut[5]" tap_mode="probeonly"/>
          <wire name="ALUOut[6]" tap_mode="probeonly"/>
          <wire name="ALUOut[7]" tap_mode="probeonly"/>
          <wire name="ALUOut[8]" tap_mode="probeonly"/>
          <wire name="ALUOut[9]" tap_mode="probeonly"/>
          <wire name="ALUop[0]" tap_mode="probeonly"/>
          <wire name="ALUop[1]" tap_mode="probeonly"/>
          <wire name="Bzero" tap_mode="probeonly"/>
          <wire name="M2R" tap_mode="probeonly"/>
          <wire name="MemRead" tap_mode="probeonly"/>
          <wire name="MemWr" tap_mode="probeonly"/>
          <wire name="PC[0]" tap_mode="probeonly"/>
          <wire name="PC[10]" tap_mode="probeonly"/>
          <wire name="PC[11]" tap_mode="probeonly"/>
          <wire name="PC[12]" tap_mode="probeonly"/>
          <wire name="PC[13]" tap_mode="probeonly"/>
          <wire name="PC[14]" tap_mode="probeonly"/>
          <wire name="PC[15]" tap_mode="probeonly"/>
          <wire name="PC[16]" tap_mode="probeonly"/>
          <wire name="PC[17]" tap_mode="probeonly"/>
          <wire name="PC[18]" tap_mode="probeonly"/>
          <wire name="PC[19]" tap_mode="probeonly"/>
          <wire name="PC[1]" tap_mode="probeonly"/>
          <wire name="PC[20]" tap_mode="probeonly"/>
          <wire name="PC[21]" tap_mode="probeonly"/>
          <wire name="PC[22]" tap_mode="probeonly"/>
          <wire name="PC[23]" tap_mode="probeonly"/>
          <wire name="PC[24]" tap_mode="probeonly"/>
          <wire name="PC[25]" tap_mode="probeonly"/>
          <wire name="PC[26]" tap_mode="probeonly"/>
          <wire name="PC[27]" tap_mode="probeonly"/>
          <wire name="PC[28]" tap_mode="probeonly"/>
          <wire name="PC[29]" tap_mode="probeonly"/>
          <wire name="PC[2]" tap_mode="probeonly"/>
          <wire name="PC[30]" tap_mode="probeonly"/>
          <wire name="PC[31]" tap_mode="probeonly"/>
          <wire name="PC[3]" tap_mode="probeonly"/>
          <wire name="PC[4]" tap_mode="probeonly"/>
          <wire name="PC[5]" tap_mode="probeonly"/>
          <wire name="PC[6]" tap_mode="probeonly"/>
          <wire name="PC[7]" tap_mode="probeonly"/>
          <wire name="PC[8]" tap_mode="probeonly"/>
          <wire name="PC[9]" tap_mode="probeonly"/>
          <wire name="RegDst" tap_mode="probeonly"/>
          <wire name="WriteData[0]" tap_mode="probeonly"/>
          <wire name="WriteData[10]" tap_mode="probeonly"/>
          <wire name="WriteData[11]" tap_mode="probeonly"/>
          <wire name="WriteData[12]" tap_mode="probeonly"/>
          <wire name="WriteData[13]" tap_mode="probeonly"/>
          <wire name="WriteData[14]" tap_mode="probeonly"/>
          <wire name="WriteData[15]" tap_mode="probeonly"/>
          <wire name="WriteData[16]" tap_mode="probeonly"/>
          <wire name="WriteData[17]" tap_mode="probeonly"/>
          <wire name="WriteData[18]" tap_mode="probeonly"/>
          <wire name="WriteData[19]" tap_mode="probeonly"/>
          <wire name="WriteData[1]" tap_mode="probeonly"/>
          <wire name="WriteData[20]" tap_mode="probeonly"/>
          <wire name="WriteData[21]" tap_mode="probeonly"/>
          <wire name="WriteData[22]" tap_mode="probeonly"/>
          <wire name="WriteData[23]" tap_mode="probeonly"/>
          <wire name="WriteData[24]" tap_mode="probeonly"/>
          <wire name="WriteData[25]" tap_mode="probeonly"/>
          <wire name="WriteData[26]" tap_mode="probeonly"/>
          <wire name="WriteData[27]" tap_mode="probeonly"/>
          <wire name="WriteData[28]" tap_mode="probeonly"/>
          <wire name="WriteData[29]" tap_mode="probeonly"/>
          <wire name="WriteData[2]" tap_mode="probeonly"/>
          <wire name="WriteData[30]" tap_mode="probeonly"/>
          <wire name="WriteData[31]" tap_mode="probeonly"/>
          <wire name="WriteData[3]" tap_mode="probeonly"/>
          <wire name="WriteData[4]" tap_mode="probeonly"/>
          <wire name="WriteData[5]" tap_mode="probeonly"/>
          <wire name="WriteData[6]" tap_mode="probeonly"/>
          <wire name="WriteData[7]" tap_mode="probeonly"/>
          <wire name="WriteData[8]" tap_mode="probeonly"/>
          <wire name="WriteData[9]" tap_mode="probeonly"/>
          <wire name="jump" tap_mode="probeonly"/>
          <wire name="regWr" tap_mode="probeonly"/>
          <wire name="reset" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node name="PC" order="msb_to_lsb" type="output pin">
            <node data_index="62" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="output pin"/>
            <node data_index="61" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="output pin"/>
            <node data_index="59" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="output pin"/>
            <node data_index="58" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="output pin"/>
            <node data_index="57" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="output pin"/>
            <node data_index="56" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="output pin"/>
            <node data_index="55" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="output pin"/>
            <node data_index="54" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="output pin"/>
            <node data_index="53" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" trigger_index="53" type="output pin"/>
            <node data_index="52" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="output pin"/>
            <node data_index="51" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="output pin"/>
            <node data_index="50" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="output pin"/>
            <node data_index="48" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="output pin"/>
            <node data_index="47" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="output pin"/>
            <node data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="output pin"/>
            <node data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="output pin"/>
            <node data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="output pin"/>
            <node data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="output pin"/>
            <node data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="output pin"/>
            <node data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="output pin"/>
            <node data_index="40" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="output pin"/>
            <node data_index="39" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="output pin"/>
            <node data_index="69" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="output pin"/>
            <node data_index="68" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="output pin"/>
            <node data_index="67" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="output pin"/>
            <node data_index="66" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="output pin"/>
            <node data_index="65" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="output pin"/>
            <node data_index="64" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="output pin"/>
            <node data_index="63" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="output pin"/>
            <node data_index="60" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="output pin"/>
            <node data_index="49" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="output pin"/>
            <node data_index="38" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="output pin"/>
          </node>
          <node data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="probeonly" trigger_index="105" type="input pin"/>
          <node data_index="34" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Bzero" storage_index="34" tap_mode="probeonly" trigger_index="34" type="output pin"/>
          <node data_index="103" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="jump" storage_index="103" tap_mode="probeonly" trigger_index="103" type="output pin"/>
          <node data_index="35" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="M2R" storage_index="35" tap_mode="probeonly" trigger_index="35" type="output pin"/>
          <node data_index="36" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="MemRead" storage_index="36" tap_mode="probeonly" trigger_index="36" type="output pin"/>
          <node data_index="37" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="MemWr" storage_index="37" tap_mode="probeonly" trigger_index="37" type="output pin"/>
          <node data_index="70" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="RegDst" storage_index="70" tap_mode="probeonly" trigger_index="70" type="output pin"/>
          <node data_index="104" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="regWr" storage_index="104" tap_mode="probeonly" trigger_index="104" type="output pin"/>
          <node name="ALUop" order="msb_to_lsb" state="collapse" type="output pin">
            <node data_index="33" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUop[1]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="output pin"/>
            <node data_index="32" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUop[0]" storage_index="32" tap_mode="probeonly" trigger_index="32" type="output pin"/>
          </node>
          <node name="WriteData" order="msb_to_lsb" type="output pin">
            <node data_index="95" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="probeonly" trigger_index="95" type="output pin"/>
            <node data_index="94" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="probeonly" trigger_index="94" type="output pin"/>
            <node data_index="92" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="probeonly" trigger_index="92" type="output pin"/>
            <node data_index="91" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="probeonly" trigger_index="91" type="output pin"/>
            <node data_index="90" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="probeonly" trigger_index="90" type="output pin"/>
            <node data_index="89" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="probeonly" trigger_index="89" type="output pin"/>
            <node data_index="88" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="probeonly" trigger_index="88" type="output pin"/>
            <node data_index="87" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="probeonly" trigger_index="87" type="output pin"/>
            <node data_index="86" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="probeonly" trigger_index="86" type="output pin"/>
            <node data_index="85" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="probeonly" trigger_index="85" type="output pin"/>
            <node data_index="84" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="probeonly" trigger_index="84" type="output pin"/>
            <node data_index="83" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="probeonly" trigger_index="83" type="output pin"/>
            <node data_index="81" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="probeonly" trigger_index="81" type="output pin"/>
            <node data_index="80" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="probeonly" trigger_index="80" type="output pin"/>
            <node data_index="79" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="probeonly" trigger_index="79" type="output pin"/>
            <node data_index="78" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="probeonly" trigger_index="78" type="output pin"/>
            <node data_index="77" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="probeonly" trigger_index="77" type="output pin"/>
            <node data_index="76" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="probeonly" trigger_index="76" type="output pin"/>
            <node data_index="75" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="probeonly" trigger_index="75" type="output pin"/>
            <node data_index="74" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="probeonly" trigger_index="74" type="output pin"/>
            <node data_index="73" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="probeonly" trigger_index="73" type="output pin"/>
            <node data_index="72" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="probeonly" trigger_index="72" type="output pin"/>
            <node data_index="102" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="probeonly" trigger_index="102" type="output pin"/>
            <node data_index="101" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="probeonly" trigger_index="101" type="output pin"/>
            <node data_index="100" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="probeonly" trigger_index="100" type="output pin"/>
            <node data_index="99" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="probeonly" trigger_index="99" type="output pin"/>
            <node data_index="98" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="probeonly" trigger_index="98" type="output pin"/>
            <node data_index="97" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="probeonly" trigger_index="97" type="output pin"/>
            <node data_index="96" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="probeonly" trigger_index="96" type="output pin"/>
            <node data_index="93" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="probeonly" trigger_index="93" type="output pin"/>
            <node data_index="82" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="probeonly" trigger_index="82" type="output pin"/>
            <node data_index="71" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="probeonly" trigger_index="71" type="output pin"/>
          </node>
          <node name="ALUOut" order="msb_to_lsb" type="output pin">
            <node data_index="24" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[31]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="output pin"/>
            <node data_index="23" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[30]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="output pin"/>
            <node data_index="21" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[29]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="output pin"/>
            <node data_index="20" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[28]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="output pin"/>
            <node data_index="19" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[27]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="output pin"/>
            <node data_index="18" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[26]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="output pin"/>
            <node data_index="17" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[25]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="output pin"/>
            <node data_index="16" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[24]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="output pin"/>
            <node data_index="15" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[23]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="output pin"/>
            <node data_index="14" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[22]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="output pin"/>
            <node data_index="13" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[21]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="output pin"/>
            <node data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[20]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <node data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[19]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
            <node data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[18]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <node data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[17]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
            <node data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[16]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <node data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[15]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <node data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[14]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <node data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[13]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <node data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[12]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <node data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[11]" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <node data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[10]" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <node data_index="31" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[9]" storage_index="31" tap_mode="probeonly" trigger_index="31" type="output pin"/>
            <node data_index="30" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[8]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="output pin"/>
            <node data_index="29" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[7]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="output pin"/>
            <node data_index="28" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[6]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="output pin"/>
            <node data_index="27" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[5]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="output pin"/>
            <node data_index="26" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[4]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="output pin"/>
            <node data_index="25" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[3]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="output pin"/>
            <node data_index="22" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[2]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="output pin"/>
            <node data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[1]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <node data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[0]" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <bus name="PC" order="msb_to_lsb" type="output pin">
            <net data_index="62" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="output pin"/>
            <net data_index="61" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="output pin"/>
            <net data_index="59" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="output pin"/>
            <net data_index="58" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="output pin"/>
            <net data_index="57" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="output pin"/>
            <net data_index="56" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="output pin"/>
            <net data_index="55" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="output pin"/>
            <net data_index="54" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="output pin"/>
            <net data_index="53" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" trigger_index="53" type="output pin"/>
            <net data_index="52" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="output pin"/>
            <net data_index="51" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="output pin"/>
            <net data_index="50" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="output pin"/>
            <net data_index="48" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="output pin"/>
            <net data_index="47" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="output pin"/>
            <net data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="output pin"/>
            <net data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="output pin"/>
            <net data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="output pin"/>
            <net data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="output pin"/>
            <net data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="output pin"/>
            <net data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="output pin"/>
            <net data_index="40" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="output pin"/>
            <net data_index="39" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="output pin"/>
            <net data_index="69" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="output pin"/>
            <net data_index="68" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="output pin"/>
            <net data_index="67" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="output pin"/>
            <net data_index="66" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="output pin"/>
            <net data_index="65" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="output pin"/>
            <net data_index="64" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="output pin"/>
            <net data_index="63" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="output pin"/>
            <net data_index="60" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="output pin"/>
            <net data_index="49" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="output pin"/>
            <net data_index="38" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="output pin"/>
          </bus>
          <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="probeonly" trigger_index="105" type="input pin"/>
          <net data_index="34" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Bzero" storage_index="34" tap_mode="probeonly" trigger_index="34" type="output pin"/>
          <net data_index="103" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="jump" storage_index="103" tap_mode="probeonly" trigger_index="103" type="output pin"/>
          <net data_index="35" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="M2R" storage_index="35" tap_mode="probeonly" trigger_index="35" type="output pin"/>
          <net data_index="36" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="MemRead" storage_index="36" tap_mode="probeonly" trigger_index="36" type="output pin"/>
          <net data_index="37" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="MemWr" storage_index="37" tap_mode="probeonly" trigger_index="37" type="output pin"/>
          <net data_index="70" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="RegDst" storage_index="70" tap_mode="probeonly" trigger_index="70" type="output pin"/>
          <net data_index="104" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="regWr" storage_index="104" tap_mode="probeonly" trigger_index="104" type="output pin"/>
          <bus name="ALUop" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="33" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUop[1]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="output pin"/>
            <net data_index="32" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUop[0]" storage_index="32" tap_mode="probeonly" trigger_index="32" type="output pin"/>
          </bus>
          <bus name="WriteData" order="msb_to_lsb" type="output pin">
            <net data_index="95" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="probeonly" trigger_index="95" type="output pin"/>
            <net data_index="94" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="probeonly" trigger_index="94" type="output pin"/>
            <net data_index="92" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="probeonly" trigger_index="92" type="output pin"/>
            <net data_index="91" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="probeonly" trigger_index="91" type="output pin"/>
            <net data_index="90" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="probeonly" trigger_index="90" type="output pin"/>
            <net data_index="89" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="probeonly" trigger_index="89" type="output pin"/>
            <net data_index="88" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="probeonly" trigger_index="88" type="output pin"/>
            <net data_index="87" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="probeonly" trigger_index="87" type="output pin"/>
            <net data_index="86" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="probeonly" trigger_index="86" type="output pin"/>
            <net data_index="85" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="probeonly" trigger_index="85" type="output pin"/>
            <net data_index="84" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="probeonly" trigger_index="84" type="output pin"/>
            <net data_index="83" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="probeonly" trigger_index="83" type="output pin"/>
            <net data_index="81" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="probeonly" trigger_index="81" type="output pin"/>
            <net data_index="80" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="probeonly" trigger_index="80" type="output pin"/>
            <net data_index="79" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="probeonly" trigger_index="79" type="output pin"/>
            <net data_index="78" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="probeonly" trigger_index="78" type="output pin"/>
            <net data_index="77" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="probeonly" trigger_index="77" type="output pin"/>
            <net data_index="76" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="probeonly" trigger_index="76" type="output pin"/>
            <net data_index="75" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="probeonly" trigger_index="75" type="output pin"/>
            <net data_index="74" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="probeonly" trigger_index="74" type="output pin"/>
            <net data_index="73" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="probeonly" trigger_index="73" type="output pin"/>
            <net data_index="72" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="probeonly" trigger_index="72" type="output pin"/>
            <net data_index="102" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="probeonly" trigger_index="102" type="output pin"/>
            <net data_index="101" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="probeonly" trigger_index="101" type="output pin"/>
            <net data_index="100" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="probeonly" trigger_index="100" type="output pin"/>
            <net data_index="99" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="probeonly" trigger_index="99" type="output pin"/>
            <net data_index="98" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="probeonly" trigger_index="98" type="output pin"/>
            <net data_index="97" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="probeonly" trigger_index="97" type="output pin"/>
            <net data_index="96" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="probeonly" trigger_index="96" type="output pin"/>
            <net data_index="93" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="probeonly" trigger_index="93" type="output pin"/>
            <net data_index="82" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="probeonly" trigger_index="82" type="output pin"/>
            <net data_index="71" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="probeonly" trigger_index="71" type="output pin"/>
          </bus>
          <bus name="ALUOut" order="msb_to_lsb" type="output pin">
            <net data_index="24" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[31]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="output pin"/>
            <net data_index="23" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[30]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="output pin"/>
            <net data_index="21" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[29]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="output pin"/>
            <net data_index="20" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[28]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="output pin"/>
            <net data_index="19" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[27]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="output pin"/>
            <net data_index="18" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[26]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="output pin"/>
            <net data_index="17" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[25]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="output pin"/>
            <net data_index="16" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[24]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="output pin"/>
            <net data_index="15" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[23]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="output pin"/>
            <net data_index="14" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[22]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="output pin"/>
            <net data_index="13" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[21]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="output pin"/>
            <net data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[20]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <net data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[19]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
            <net data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[18]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <net data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[17]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
            <net data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[16]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[15]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[14]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[13]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <net data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[12]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[11]" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[10]" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <net data_index="31" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[9]" storage_index="31" tap_mode="probeonly" trigger_index="31" type="output pin"/>
            <net data_index="30" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[8]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="output pin"/>
            <net data_index="29" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[7]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="output pin"/>
            <net data_index="28" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[6]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="output pin"/>
            <net data_index="27" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[5]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="output pin"/>
            <net data_index="26" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[4]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="output pin"/>
            <net data_index="25" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[3]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="output pin"/>
            <net data_index="22" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[2]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="output pin"/>
            <net data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[1]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[0]" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </bus>
        </data_view>
        <setup_view>
          <bus name="PC" order="msb_to_lsb" type="output pin">
            <net data_index="62" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="output pin"/>
            <net data_index="61" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="output pin"/>
            <net data_index="59" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="output pin"/>
            <net data_index="58" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="output pin"/>
            <net data_index="57" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="output pin"/>
            <net data_index="56" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="output pin"/>
            <net data_index="55" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="output pin"/>
            <net data_index="54" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="output pin"/>
            <net data_index="53" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" trigger_index="53" type="output pin"/>
            <net data_index="52" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="output pin"/>
            <net data_index="51" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="output pin"/>
            <net data_index="50" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="output pin"/>
            <net data_index="48" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="output pin"/>
            <net data_index="47" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="output pin"/>
            <net data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="output pin"/>
            <net data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="output pin"/>
            <net data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="output pin"/>
            <net data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="output pin"/>
            <net data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="output pin"/>
            <net data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="output pin"/>
            <net data_index="40" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="output pin"/>
            <net data_index="39" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="output pin"/>
            <net data_index="69" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="output pin"/>
            <net data_index="68" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="output pin"/>
            <net data_index="67" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="output pin"/>
            <net data_index="66" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="output pin"/>
            <net data_index="65" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="output pin"/>
            <net data_index="64" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="output pin"/>
            <net data_index="63" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="output pin"/>
            <net data_index="60" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="output pin"/>
            <net data_index="49" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="output pin"/>
            <net data_index="38" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="PC[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="output pin"/>
          </bus>
          <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="probeonly" trigger_index="105" type="input pin"/>
          <net data_index="34" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Bzero" storage_index="34" tap_mode="probeonly" trigger_index="34" type="output pin"/>
          <net data_index="103" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="jump" storage_index="103" tap_mode="probeonly" trigger_index="103" type="output pin"/>
          <net data_index="35" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="M2R" storage_index="35" tap_mode="probeonly" trigger_index="35" type="output pin"/>
          <net data_index="36" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="MemRead" storage_index="36" tap_mode="probeonly" trigger_index="36" type="output pin"/>
          <net data_index="37" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="MemWr" storage_index="37" tap_mode="probeonly" trigger_index="37" type="output pin"/>
          <net data_index="70" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="RegDst" storage_index="70" tap_mode="probeonly" trigger_index="70" type="output pin"/>
          <net data_index="104" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="regWr" storage_index="104" tap_mode="probeonly" trigger_index="104" type="output pin"/>
          <bus name="ALUop" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="33" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUop[1]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="output pin"/>
            <net data_index="32" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUop[0]" storage_index="32" tap_mode="probeonly" trigger_index="32" type="output pin"/>
          </bus>
          <bus name="WriteData" order="msb_to_lsb" type="output pin">
            <net data_index="95" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="probeonly" trigger_index="95" type="output pin"/>
            <net data_index="94" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="probeonly" trigger_index="94" type="output pin"/>
            <net data_index="92" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="probeonly" trigger_index="92" type="output pin"/>
            <net data_index="91" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="probeonly" trigger_index="91" type="output pin"/>
            <net data_index="90" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="probeonly" trigger_index="90" type="output pin"/>
            <net data_index="89" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="probeonly" trigger_index="89" type="output pin"/>
            <net data_index="88" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="probeonly" trigger_index="88" type="output pin"/>
            <net data_index="87" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="probeonly" trigger_index="87" type="output pin"/>
            <net data_index="86" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="probeonly" trigger_index="86" type="output pin"/>
            <net data_index="85" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="probeonly" trigger_index="85" type="output pin"/>
            <net data_index="84" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="probeonly" trigger_index="84" type="output pin"/>
            <net data_index="83" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="probeonly" trigger_index="83" type="output pin"/>
            <net data_index="81" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="probeonly" trigger_index="81" type="output pin"/>
            <net data_index="80" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="probeonly" trigger_index="80" type="output pin"/>
            <net data_index="79" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="probeonly" trigger_index="79" type="output pin"/>
            <net data_index="78" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="probeonly" trigger_index="78" type="output pin"/>
            <net data_index="77" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="probeonly" trigger_index="77" type="output pin"/>
            <net data_index="76" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="probeonly" trigger_index="76" type="output pin"/>
            <net data_index="75" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="probeonly" trigger_index="75" type="output pin"/>
            <net data_index="74" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="probeonly" trigger_index="74" type="output pin"/>
            <net data_index="73" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="probeonly" trigger_index="73" type="output pin"/>
            <net data_index="72" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="probeonly" trigger_index="72" type="output pin"/>
            <net data_index="102" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="probeonly" trigger_index="102" type="output pin"/>
            <net data_index="101" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="probeonly" trigger_index="101" type="output pin"/>
            <net data_index="100" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="probeonly" trigger_index="100" type="output pin"/>
            <net data_index="99" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="probeonly" trigger_index="99" type="output pin"/>
            <net data_index="98" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="probeonly" trigger_index="98" type="output pin"/>
            <net data_index="97" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="probeonly" trigger_index="97" type="output pin"/>
            <net data_index="96" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="probeonly" trigger_index="96" type="output pin"/>
            <net data_index="93" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="probeonly" trigger_index="93" type="output pin"/>
            <net data_index="82" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="probeonly" trigger_index="82" type="output pin"/>
            <net data_index="71" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="WriteData[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="probeonly" trigger_index="71" type="output pin"/>
          </bus>
          <bus name="ALUOut" order="msb_to_lsb" type="output pin">
            <net data_index="24" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[31]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="output pin"/>
            <net data_index="23" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[30]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="output pin"/>
            <net data_index="21" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[29]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="output pin"/>
            <net data_index="20" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[28]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="output pin"/>
            <net data_index="19" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[27]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="output pin"/>
            <net data_index="18" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[26]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="output pin"/>
            <net data_index="17" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[25]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="output pin"/>
            <net data_index="16" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[24]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="output pin"/>
            <net data_index="15" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[23]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="output pin"/>
            <net data_index="14" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[22]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="output pin"/>
            <net data_index="13" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[21]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="output pin"/>
            <net data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[20]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <net data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[19]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
            <net data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[18]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <net data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[17]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
            <net data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[16]" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[15]" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[14]" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[13]" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <net data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[12]" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[11]" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[10]" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <net data_index="31" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[9]" storage_index="31" tap_mode="probeonly" trigger_index="31" type="output pin"/>
            <net data_index="30" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[8]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="output pin"/>
            <net data_index="29" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[7]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="output pin"/>
            <net data_index="28" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[6]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="output pin"/>
            <net data_index="27" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[5]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="output pin"/>
            <net data_index="26" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[4]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="output pin"/>
            <net data_index="25" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[3]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="output pin"/>
            <net data_index="22" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[2]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="output pin"/>
            <net data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[1]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ALUOut[0]" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="DDA269C9" attribute_mem_mode="false" gap_record="true" is_expanded="true" name="trigger: 2020/05/16 21:42:39  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="36"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="4"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="32"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="4092"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="95"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1366,705"/>
    <multi attribute="jtag widget size" size="2" value="398,120"/>
  </global_info>
</session>
