#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Oct 30 22:24:30 2023
# Process ID: 21004
# Current directory: D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/top.vds
# Journal file: D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8332
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'frequency_division' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'frequency_division' (1#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_division.v:23]
INFO: [Synth 8-6157] synthesizing module 'eliminate_dithering' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/eliminate_dithering.v:23]
INFO: [Synth 8-226] default block is never used [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/eliminate_dithering.v:56]
INFO: [Synth 8-6155] done synthesizing module 'eliminate_dithering' (2#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/eliminate_dithering.v:23]
INFO: [Synth 8-6157] synthesizing module 'password_in' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/password_in.v:22]
INFO: [Synth 8-6157] synthesizing module 'bluetooth' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bluetooth.v:23]
INFO: [Synth 8-6157] synthesizing module 'frequency_1_2' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_1_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'frequency_1_2' (3#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_1_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_r' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart_r' (4#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_r.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_t' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_t.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_t' (5#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_t.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bluetooth' (6#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bluetooth.v:23]
WARNING: [Synth 8-567] referenced signal 'password_bcd' should be on the sensitivity list [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/password_in.v:119]
INFO: [Synth 8-6157] synthesizing module 'bcd_view_out' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bcd_view_out.v:23]
WARNING: [Synth 8-567] referenced signal 'data_bcd' should be on the sensitivity list [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bcd_view_out.v:40]
INFO: [Synth 8-6155] done synthesizing module 'bcd_view_out' (7#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bcd_view_out.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_decode' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/display_decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_decode' (8#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/display_decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'password_in' (9#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/password_in.v:22]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'password_management' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/password_management.v:23]
INFO: [Synth 8-6155] done synthesizing module 'password_management' (10#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/password_management.v:23]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:67]
WARNING: [Synth 8-567] referenced signal 'result_password_manage' should be on the sensitivity list [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:67]
WARNING: [Synth 8-567] referenced signal 'password' should be on the sensitivity list [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:67]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (11#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_delay' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state_delay' (12#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1134.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eliminate_dithering'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               11
                      s3 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eliminate_dithering'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:69]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       in_password_state |                              000 |                             0000
                  iSTATE |                              001 |                             0100
change_password_state_one |                              010 |                             0001
change_password_state_two |                              011 |                             0010
                 iSTATE3 |                              100 |                             1000
                 iSTATE2 |                              101 |                             0110
                 iSTATE1 |                              110 |                             0011
                 iSTATE0 |                              111 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'passowrd_reg_one_reg' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'warning_num_reg' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'renew_reg' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   30 Bit        Muxes := 3     
	   4 Input   30 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   7 Input   24 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 7     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    30|
|3     |LUT1   |     3|
|4     |LUT2   |   124|
|5     |LUT3   |    87|
|6     |LUT4   |    32|
|7     |LUT5   |    26|
|8     |LUT6   |    96|
|9     |FDCE   |    77|
|10    |FDPE   |    26|
|11    |FDRE   |   120|
|12    |FDSE   |     1|
|13    |LD     |    28|
|14    |LDC    |    27|
|15    |IBUF   |     6|
|16    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1134.844 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.844 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1140.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  LD => LDCE: 28 instances
  LDC => LDCE: 27 instances

Synth Design complete, checksum: 6b20b8d
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1148.996 ; gain = 14.152
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 22:25:11 2023...
