`timescale 1 ns/100 ps
module TeRAM ();
 reg A1, A0, I3, I2, I1, I0, RWS, CS = 1, clear = 0;
 wire O3, O2, O1, O0;

 initial begin
	RWS = 1;
	I0 = 0; I1 = 0; I2 = 0; I3 = 0; A0 = 0; A1 = 0; 
	RAM R1(A1, A0, I, RWS, CS, O3, O2, O1, O0, clear);
	#10
	I0 = 1; I1 = 0; I2 = 0; I3 = 0; A0 = 1; A1 = 0; 
	RAM R1(A1, A0, I, RWS, CS, O3, O2, O1, O0, clear);
	#10
	I0 = 0; I1 = 1; I2 = 0; I3 = 0; A0 = 0; A1 = 1; 
	RAM R1(A1, A0, I, RWS, CS, O3, O2, O1, O0, clear);
	#10
	I0 = 1; I1 = 1; I2 = 0; I3 = 0; A0 = 1; A1 = 1; 
	RAM R1(A1, A0, I, RWS, CS, O3, O2, O1, O0, clear);
	#10
	RWS = 0;
	#800 $stop;
 end
endmodule
