#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov  6 08:12:49 2023
# Process ID: 13656
# Current directory: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1
# Command line: vivado.exe -log Main_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main_wrapper.tcl -notrace
# Log file: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper.vdi
# Journal file: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1\vivado.jou
# Running On: DESKTOP-SDLH1IQ, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8503 MB
#-----------------------------------------------------------
source Main_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 398.246 ; gain = 63.859
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 497.605 ; gain = 94.645
Command: link_design -top Main_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0.dcp' for cell 'Main_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.dcp' for cell 'Main_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_rst_ps7_0_100M_0/Main_rst_ps7_0_100M_0.dcp' for cell 'Main_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/Main_system_ila_0_0.dcp' for cell 'Main_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp' for cell 'Main_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 927.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Main_i/system_ila_0/inst/ila_lib UUID: 59cb4272-16a2-5498-9b03-27b9667c1168 
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0_board.xdc] for cell 'Main_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0_board.xdc] for cell 'Main_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0.xdc] for cell 'Main_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0.xdc] for cell 'Main_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_rst_ps7_0_100M_0/Main_rst_ps7_0_100M_0_board.xdc] for cell 'Main_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_rst_ps7_0_100M_0/Main_rst_ps7_0_100M_0_board.xdc] for cell 'Main_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_rst_ps7_0_100M_0/Main_rst_ps7_0_100M_0.xdc] for cell 'Main_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_rst_ps7_0_100M_0/Main_rst_ps7_0_100M_0.xdc] for cell 'Main_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Main_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Main_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Main_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Main_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.srcs/constrs_1/imports/masterXDC/PYNQ-Z2 v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_rtl_ss_io[0]'. [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.srcs/constrs_1/imports/masterXDC/PYNQ-Z2 v1.0.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.srcs/constrs_1/imports/masterXDC/PYNQ-Z2 v1.0.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port spi_rtl_sck_io can not be placed on PACKAGE_PIN T16 because the PACKAGE_PIN is occupied by port spi_rtl_ss_io. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.srcs/constrs_1/imports/masterXDC/PYNQ-Z2 v1.0.xdc:104]
Finished Parsing XDC File [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.srcs/constrs_1/imports/masterXDC/PYNQ-Z2 v1.0.xdc]
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0_clocks.xdc] for cell 'Main_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1665.727 ; gain = 581.637
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_axi_quad_spi_0_0/Main_axi_quad_spi_0_0_clocks.xdc] for cell 'Main_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1665.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 120 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

18 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1665.727 ; gain = 1168.121
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1665.727 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 183cc6524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1665.727 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = c363300abeb4feb8.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1989.875 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15c978432

Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1989.875 ; gain = 19.941

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Main_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance Main_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 25796c911

Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1989.875 ; gain = 19.941
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 51 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 186f7a538

Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1989.875 ; gain = 19.941
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 104 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1c21c570c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1989.875 ; gain = 19.941
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 437 cells
INFO: [Opt 31-1021] In phase Sweep, 1114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1c21c570c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1989.875 ; gain = 19.941
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1c21c570c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1989.875 ; gain = 19.941
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19853357b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1989.875 ; gain = 19.941
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              51  |                                             65  |
|  Constant propagation         |               0  |             104  |                                             50  |
|  Sweep                        |               0  |             437  |                                           1114  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1989.875 ; gain = 0.000
Ending Logic Optimization Task | Checksum: be5bdb03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1989.875 ; gain = 19.941

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: bebb21ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2118.484 ; gain = 0.000
Ending Power Optimization Task | Checksum: bebb21ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.484 ; gain = 128.609

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bebb21ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2118.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2118.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 995c7dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2118.484 ; gain = 452.758
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_wrapper_drc_opted.rpt -pb Main_wrapper_drc_opted.pb -rpx Main_wrapper_drc_opted.rpx
Command: report_drc -file Main_wrapper_drc_opted.rpt -pb Main_wrapper_drc_opted.pb -rpx Main_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 952f5d69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2118.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7a65baa8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 158d9d3ca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 158d9d3ca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 158d9d3ca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1009d4d43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 174ab392d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 174ab392d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 28204aa49

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 201 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 90 nets or LUTs. Breaked 0 LUT, combined 90 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2118.484 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             90  |                    90  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             90  |                    90  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 216d10888

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 18598c8c0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18598c8c0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 154d356cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18eea2b7b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ed0111e0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18c240acf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: df9c3a9a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 159eb2ef7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11ca66c1f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11ca66c1f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ccd6b0ea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.588 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14e56c1a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15ed2f209

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ccd6b0ea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.588. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 216be8dc3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 216be8dc3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216be8dc3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 216be8dc3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 216be8dc3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2118.484 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15d51b0f7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000
Ending Placer Task | Checksum: a138f4d8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_wrapper_utilization_placed.rpt -pb Main_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2118.484 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 82ad0fac ConstDB: 0 ShapeSum: 1e8be52c RouteDB: 0
Post Restoration Checksum: NetGraph: 410cb685 NumContArr: f649f664 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13756ace9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2150.008 ; gain = 31.523

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13756ace9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2156.855 ; gain = 38.371

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13756ace9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2156.855 ; gain = 38.371
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e7958722

Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2185.199 ; gain = 66.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.678  | TNS=0.000  | WHS=-0.204 | THS=-135.165|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 26b9fe24f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2185.199 ; gain = 66.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.678  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1c9419230

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2192.875 ; gain = 74.391

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5461
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5461
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18cc2a38d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18cc2a38d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 2192.875 ; gain = 74.391
Phase 3 Initial Routing | Checksum: 20095c6df

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 341
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20945e921

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a159d1a5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2035209be

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2192.875 ; gain = 74.391
Phase 4 Rip-up And Reroute | Checksum: 2035209be

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2035209be

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2035209be

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2192.875 ; gain = 74.391
Phase 5 Delay and Skew Optimization | Checksum: 2035209be

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 193852b5f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2192.875 ; gain = 74.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.981  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1afa7dd34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2192.875 ; gain = 74.391
Phase 6 Post Hold Fix | Checksum: 1afa7dd34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.746712 %
  Global Horizontal Routing Utilization  = 0.918188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1afa7dd34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1afa7dd34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15aee6975

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2192.875 ; gain = 74.391

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.981  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15aee6975

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 2192.875 ; gain = 74.391
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 2192.875 ; gain = 74.391

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2192.875 ; gain = 74.391
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.668 ; gain = 11.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_wrapper_drc_routed.rpt -pb Main_wrapper_drc_routed.pb -rpx Main_wrapper_drc_routed.rpx
Command: report_drc -file Main_wrapper_drc_routed.rpt -pb Main_wrapper_drc_routed.pb -rpx Main_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_wrapper_methodology_drc_routed.rpt -pb Main_wrapper_methodology_drc_routed.pb -rpx Main_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Main_wrapper_methodology_drc_routed.rpt -pb Main_wrapper_methodology_drc_routed.pb -rpx Main_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Main_wrapper_power_routed.rpt -pb Main_wrapper_power_summary_routed.pb -rpx Main_wrapper_power_routed.rpx
Command: report_power -file Main_wrapper_power_routed.rpt -pb Main_wrapper_power_summary_routed.pb -rpx Main_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_wrapper_route_status.rpt -pb Main_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Main_wrapper_timing_summary_routed.rpt -pb Main_wrapper_timing_summary_routed.pb -rpx Main_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_wrapper_bus_skew_routed.rpt -pb Main_wrapper_bus_skew_routed.pb -rpx Main_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 08:16:21 2023...
#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov  6 08:19:40 2023
# Process ID: 5468
# Current directory: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1
# Command line: vivado.exe -log Main_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main_wrapper.tcl -notrace
# Log file: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1/Main_wrapper.vdi
# Journal file: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/impl_1\vivado.jou
# Running On: DESKTOP-SDLH1IQ, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8503 MB
#-----------------------------------------------------------
source Main_wrapper.tcl -notrace
Command: open_checkpoint Main_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 334.258 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 852.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.398 ; gain = 7.789
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.398 ; gain = 7.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1583.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 120 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 11048c93f
----- Checksum: PlaceDB: 3f92be0f ShapeSum: 1e8be52c RouteDB: b22a2604 
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1583.398 ; gain = 1249.141
INFO: [Memdata 28-167] Found XPM memory block Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Main_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force Main_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_rtl_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_rtl_ss_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Main_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2108.082 ; gain = 512.215
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 08:20:47 2023...
