
controller test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a78c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bcc  0800a920  0800a920  0000b920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4ec  0800b4ec  0000d1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b4ec  0800b4ec  0000c4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4f4  0800b4f4  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4f4  0800b4f4  0000c4f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b4f8  0800b4f8  0000c4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800b4fc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000818  200001dc  0800b6d8  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009f4  0800b6d8  0000d9f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a595  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003584  00000000  00000000  000277a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001870  00000000  00000000  0002ad28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001326  00000000  00000000  0002c598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b33f  00000000  00000000  0002d8be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fbc4  00000000  00000000  00058bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b369  00000000  00000000  000787c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00183b2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a10  00000000  00000000  00183b70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  0018b580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a904 	.word	0x0800a904

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800a904 	.word	0x0800a904

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <OLED_DisplaySpeed>:
/*
 *
 *
 */

void OLED_DisplaySpeed(uint16_t potVal, uint16_t mode){
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08c      	sub	sp, #48	@ 0x30
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	460a      	mov	r2, r1
 8000ede:	80fb      	strh	r3, [r7, #6]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	80bb      	strh	r3, [r7, #4]
	int16_t startX = 2;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	int16_t startY = 8;
 8000ee8:	2308      	movs	r3, #8
 8000eea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	float potPercent = 0;
 8000eec:	f04f 0300 	mov.w	r3, #0
 8000ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
	char buff[32];

	SSD1306_Fill(SSD1306_COLOR_BLACK);   // Clear screen first
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f000 feb8 	bl	8001c68 <SSD1306_Fill>

	potPercent = ((float) potVal / 4096) * 100;
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f02:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8000f84 <OLED_DisplaySpeed+0xb0>
 8000f06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f0a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000f88 <OLED_DisplaySpeed+0xb4>
 8000f0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f12:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	SSD1306_GotoXY(startX, startY);
 8000f16:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f18:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000f1a:	4611      	mov	r1, r2
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 ff1b 	bl	8001d58 <SSD1306_GotoXY>
	sprintf(buff, "Speed: %.2f%", potPercent);
 8000f22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000f24:	f7ff fb10 	bl	8000548 <__aeabi_f2d>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	f107 0008 	add.w	r0, r7, #8
 8000f30:	4916      	ldr	r1, [pc, #88]	@ (8000f8c <OLED_DisplaySpeed+0xb8>)
 8000f32:	f007 fbb5 	bl	80086a0 <siprintf>
	SSD1306_Puts(buff, &Font_7x10, SSD1306_COLOR_WHITE);
 8000f36:	f107 0308 	add.w	r3, r7, #8
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	4914      	ldr	r1, [pc, #80]	@ (8000f90 <OLED_DisplaySpeed+0xbc>)
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 ff9e 	bl	8001e80 <SSD1306_Puts>

	SSD1306_GotoXY(startX, startY + 20);
 8000f44:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000f46:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000f48:	3314      	adds	r3, #20
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4610      	mov	r0, r2
 8000f50:	f000 ff02 	bl	8001d58 <SSD1306_GotoXY>
	if (mode == 0){
 8000f54:	88bb      	ldrh	r3, [r7, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d105      	bne.n	8000f66 <OLED_DisplaySpeed+0x92>
		SSD1306_Puts("Manual Mode", &Font_7x10, SSD1306_COLOR_WHITE);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	490c      	ldr	r1, [pc, #48]	@ (8000f90 <OLED_DisplaySpeed+0xbc>)
 8000f5e:	480d      	ldr	r0, [pc, #52]	@ (8000f94 <OLED_DisplaySpeed+0xc0>)
 8000f60:	f000 ff8e 	bl	8001e80 <SSD1306_Puts>
 8000f64:	e007      	b.n	8000f76 <OLED_DisplaySpeed+0xa2>
	}
	else if (mode == 1){
 8000f66:	88bb      	ldrh	r3, [r7, #4]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d104      	bne.n	8000f76 <OLED_DisplaySpeed+0xa2>
		SSD1306_Puts("S&D Mode", &Font_7x10, SSD1306_COLOR_WHITE);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	4908      	ldr	r1, [pc, #32]	@ (8000f90 <OLED_DisplaySpeed+0xbc>)
 8000f70:	4809      	ldr	r0, [pc, #36]	@ (8000f98 <OLED_DisplaySpeed+0xc4>)
 8000f72:	f000 ff85 	bl	8001e80 <SSD1306_Puts>
	}

	SSD1306_UpdateScreen();
 8000f76:	f000 fe49 	bl	8001c0c <SSD1306_UpdateScreen>

}
 8000f7a:	bf00      	nop
 8000f7c:	3730      	adds	r7, #48	@ 0x30
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	45800000 	.word	0x45800000
 8000f88:	42c80000 	.word	0x42c80000
 8000f8c:	0800a95c 	.word	0x0800a95c
 8000f90:	20000000 	.word	0x20000000
 8000f94:	0800a93c 	.word	0x0800a93c
 8000f98:	0800a948 	.word	0x0800a948

08000f9c <Create_Custom_Characters>:

/*
 * @brief Creates custom characters in main function
 */

void Create_Custom_Characters(void){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b092      	sub	sp, #72	@ 0x48
 8000fa0:	af00      	add	r7, sp, #0
	char cc1[8] = {0x00, 0x00, 0x0A, 0x00, 0x11, 0x0E, 0x00, 0x00};  // smiley
 8000fa2:	4a3b      	ldr	r2, [pc, #236]	@ (8001090 <Create_Custom_Characters+0xf4>)
 8000fa4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000fa8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fac:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc2[8] = {0x0E, 0x0E, 0x04, 0x0E, 0x15, 0x04, 0x0A, 0x0A};  // Robo
 8000fb0:	4a38      	ldr	r2, [pc, #224]	@ (8001094 <Create_Custom_Characters+0xf8>)
 8000fb2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fb6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fba:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc3[8] = {0x08, 0x0C, 0x0E, 0x0F, 0x0E, 0x0C, 0x08, 0x00};  // arrow
 8000fbe:	4a36      	ldr	r2, [pc, #216]	@ (8001098 <Create_Custom_Characters+0xfc>)
 8000fc0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fc4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fc8:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc4[8] = {0x00, 0x04, 0x0E, 0x0E, 0x0E, 0x1F, 0x04, 0x00};  // bell
 8000fcc:	4a33      	ldr	r2, [pc, #204]	@ (800109c <Create_Custom_Characters+0x100>)
 8000fce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fd6:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc5[8] = {0x00, 0x00, 0x0A, 0x15, 0x11, 0x0E, 0x04, 0x00};  // Heart
 8000fda:	4a31      	ldr	r2, [pc, #196]	@ (80010a0 <Create_Custom_Characters+0x104>)
 8000fdc:	f107 0320 	add.w	r3, r7, #32
 8000fe0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fe4:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc6[8] = {0x00, 0x0E, 0x11, 0x11, 0x11, 0x0A, 0x1B, 0x00};  // omega
 8000fe8:	4a2e      	ldr	r2, [pc, #184]	@ (80010a4 <Create_Custom_Characters+0x108>)
 8000fea:	f107 0318 	add.w	r3, r7, #24
 8000fee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ff2:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc7[8] = {0x0E, 0x10, 0x17, 0x12, 0x12, 0x12, 0x10, 0x0E};  // CT
 8000ff6:	4a2c      	ldr	r2, [pc, #176]	@ (80010a8 <Create_Custom_Characters+0x10c>)
 8000ff8:	f107 0310 	add.w	r3, r7, #16
 8000ffc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001000:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc8[8] = {0x04, 0x04, 0x1F, 0x04, 0x04, 0x00, 0x1F, 0x00};  // +-
 8001004:	4a29      	ldr	r2, [pc, #164]	@ (80010ac <Create_Custom_Characters+0x110>)
 8001006:	f107 0308 	add.w	r3, r7, #8
 800100a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800100e:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc9[8] = {0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F};  // FIlled Block
 8001012:	4a27      	ldr	r2, [pc, #156]	@ (80010b0 <Create_Custom_Characters+0x114>)
 8001014:	463b      	mov	r3, r7
 8001016:	e892 0003 	ldmia.w	r2, {r0, r1}
 800101a:	e883 0003 	stmia.w	r3, {r0, r1}

	create_custom_char(0,cc1);
 800101e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001022:	4619      	mov	r1, r3
 8001024:	2000      	movs	r0, #0
 8001026:	f000 f8d1 	bl	80011cc <create_custom_char>
	create_custom_char(1,cc2);
 800102a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800102e:	4619      	mov	r1, r3
 8001030:	2001      	movs	r0, #1
 8001032:	f000 f8cb 	bl	80011cc <create_custom_char>
	create_custom_char(2,cc3);
 8001036:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800103a:	4619      	mov	r1, r3
 800103c:	2002      	movs	r0, #2
 800103e:	f000 f8c5 	bl	80011cc <create_custom_char>
	create_custom_char(3,cc4);
 8001042:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001046:	4619      	mov	r1, r3
 8001048:	2003      	movs	r0, #3
 800104a:	f000 f8bf 	bl	80011cc <create_custom_char>
	create_custom_char(4,cc5);
 800104e:	f107 0320 	add.w	r3, r7, #32
 8001052:	4619      	mov	r1, r3
 8001054:	2004      	movs	r0, #4
 8001056:	f000 f8b9 	bl	80011cc <create_custom_char>
	create_custom_char(5,cc6);
 800105a:	f107 0318 	add.w	r3, r7, #24
 800105e:	4619      	mov	r1, r3
 8001060:	2005      	movs	r0, #5
 8001062:	f000 f8b3 	bl	80011cc <create_custom_char>
	create_custom_char(6,cc7);
 8001066:	f107 0310 	add.w	r3, r7, #16
 800106a:	4619      	mov	r1, r3
 800106c:	2006      	movs	r0, #6
 800106e:	f000 f8ad 	bl	80011cc <create_custom_char>
	create_custom_char(7,cc8);
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	4619      	mov	r1, r3
 8001078:	2007      	movs	r0, #7
 800107a:	f000 f8a7 	bl	80011cc <create_custom_char>
	create_custom_char(8,cc9);
 800107e:	463b      	mov	r3, r7
 8001080:	4619      	mov	r1, r3
 8001082:	2008      	movs	r0, #8
 8001084:	f000 f8a2 	bl	80011cc <create_custom_char>
}
 8001088:	bf00      	nop
 800108a:	3748      	adds	r7, #72	@ 0x48
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	0800a96c 	.word	0x0800a96c
 8001094:	0800a974 	.word	0x0800a974
 8001098:	0800a97c 	.word	0x0800a97c
 800109c:	0800a984 	.word	0x0800a984
 80010a0:	0800a98c 	.word	0x0800a98c
 80010a4:	0800a994 	.word	0x0800a994
 80010a8:	0800a99c 	.word	0x0800a99c
 80010ac:	0800a9a4 	.word	0x0800a9a4
 80010b0:	0800a9ac 	.word	0x0800a9ac

080010b4 <LCD_WriteNibble>:
 */
#include "lcd_driver.h"


static void LCD_WriteNibble(uint8_t nibble)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
	// Set D4-D7 according to the nibble value
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (nibble & 0x01));
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	f003 0301 	and.w	r3, r3, #1
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	461a      	mov	r2, r3
 80010c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d0:	f003 fb42 	bl	8004758 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (nibble & 0x02) >> 1);
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	105b      	asrs	r3, r3, #1
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	461a      	mov	r2, r3
 80010e2:	2120      	movs	r1, #32
 80010e4:	4815      	ldr	r0, [pc, #84]	@ (800113c <LCD_WriteNibble+0x88>)
 80010e6:	f003 fb37 	bl	8004758 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (nibble & 0x04) >> 2);
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	109b      	asrs	r3, r3, #2
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	461a      	mov	r2, r3
 80010f8:	2140      	movs	r1, #64	@ 0x40
 80010fa:	4810      	ldr	r0, [pc, #64]	@ (800113c <LCD_WriteNibble+0x88>)
 80010fc:	f003 fb2c 	bl	8004758 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (nibble & 0x08) >> 3);
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	10db      	asrs	r3, r3, #3
 8001104:	b2db      	uxtb	r3, r3
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	b2db      	uxtb	r3, r3
 800110c:	461a      	mov	r2, r3
 800110e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001112:	480a      	ldr	r0, [pc, #40]	@ (800113c <LCD_WriteNibble+0x88>)
 8001114:	f003 fb20 	bl	8004758 <HAL_GPIO_WritePin>
	// Toggle EN pin to latch the nibble
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_SET);
 8001118:	2201      	movs	r2, #1
 800111a:	2102      	movs	r1, #2
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <LCD_WriteNibble+0x8c>)
 800111e:	f003 fb1b 	bl	8004758 <HAL_GPIO_WritePin>
	//HAL_Delay(1);  // Small delay to ensure the LCD latches the data
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	2102      	movs	r1, #2
 8001126:	4806      	ldr	r0, [pc, #24]	@ (8001140 <LCD_WriteNibble+0x8c>)
 8001128:	f003 fb16 	bl	8004758 <HAL_GPIO_WritePin>
	HAL_Delay(1);  // Small delay to ensure the LCD processes the nibble
 800112c:	2001      	movs	r0, #1
 800112e:	f001 fb51 	bl	80027d4 <HAL_Delay>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	48000800 	.word	0x48000800
 8001140:	48000400 	.word	0x48000400

08001144 <LCD_WriteCommand>:

static void LCD_WriteCommand(uint8_t command)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
	// Set RS to 0 for command mode
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001154:	480b      	ldr	r0, [pc, #44]	@ (8001184 <LCD_WriteCommand+0x40>)
 8001156:	f003 faff 	bl	8004758 <HAL_GPIO_WritePin>
	// Send the higher nibble
	LCD_WriteNibble(command >> 4);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	091b      	lsrs	r3, r3, #4
 800115e:	b2db      	uxtb	r3, r3
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ffa7 	bl	80010b4 <LCD_WriteNibble>
	// Send the lower nibble
	LCD_WriteNibble(command & 0x0F);
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 030f 	and.w	r3, r3, #15
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ffa0 	bl	80010b4 <LCD_WriteNibble>
	HAL_Delay(1);  // Delay for command execution
 8001174:	2001      	movs	r0, #1
 8001176:	f001 fb2d 	bl	80027d4 <HAL_Delay>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	48000400 	.word	0x48000400

08001188 <LCD_WriteData>:

static void LCD_WriteData(uint8_t data)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
	// Set RS to 1 for data mode
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8001192:	2201      	movs	r2, #1
 8001194:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001198:	480b      	ldr	r0, [pc, #44]	@ (80011c8 <LCD_WriteData+0x40>)
 800119a:	f003 fadd 	bl	8004758 <HAL_GPIO_WritePin>
	// Send the higher nibble
	LCD_WriteNibble(data >> 4);
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	091b      	lsrs	r3, r3, #4
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ff85 	bl	80010b4 <LCD_WriteNibble>
	// Send the lower nibble
	LCD_WriteNibble(data & 0x0F);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	f003 030f 	and.w	r3, r3, #15
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ff7e 	bl	80010b4 <LCD_WriteNibble>
	HAL_Delay(1);  // Delay for data processing
 80011b8:	2001      	movs	r0, #1
 80011ba:	f001 fb0b 	bl	80027d4 <HAL_Delay>
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	48000400 	.word	0x48000400

080011cc <create_custom_char>:
 HAL_Delay(100);

}

void create_custom_char(uint8_t loc, char * data)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
	switch (loc)
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	2b08      	cmp	r3, #8
 80011dc:	d838      	bhi.n	8001250 <create_custom_char+0x84>
 80011de:	a201      	add	r2, pc, #4	@ (adr r2, 80011e4 <create_custom_char+0x18>)
 80011e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e4:	08001209 	.word	0x08001209
 80011e8:	08001211 	.word	0x08001211
 80011ec:	08001219 	.word	0x08001219
 80011f0:	08001221 	.word	0x08001221
 80011f4:	08001229 	.word	0x08001229
 80011f8:	08001231 	.word	0x08001231
 80011fc:	08001239 	.word	0x08001239
 8001200:	08001241 	.word	0x08001241
 8001204:	08001249 	.word	0x08001249
	{
		case 0:LCD_WriteCommand(0x40);break;
 8001208:	2040      	movs	r0, #64	@ 0x40
 800120a:	f7ff ff9b 	bl	8001144 <LCD_WriteCommand>
 800120e:	e020      	b.n	8001252 <create_custom_char+0x86>
		case 1:LCD_WriteCommand(0x40+8);break;
 8001210:	2048      	movs	r0, #72	@ 0x48
 8001212:	f7ff ff97 	bl	8001144 <LCD_WriteCommand>
 8001216:	e01c      	b.n	8001252 <create_custom_char+0x86>
		case 2:LCD_WriteCommand(0x40+16);break;
 8001218:	2050      	movs	r0, #80	@ 0x50
 800121a:	f7ff ff93 	bl	8001144 <LCD_WriteCommand>
 800121e:	e018      	b.n	8001252 <create_custom_char+0x86>
		case 3:LCD_WriteCommand(0x40+24);break;
 8001220:	2058      	movs	r0, #88	@ 0x58
 8001222:	f7ff ff8f 	bl	8001144 <LCD_WriteCommand>
 8001226:	e014      	b.n	8001252 <create_custom_char+0x86>
		case 4:LCD_WriteCommand(0x40+32);break;
 8001228:	2060      	movs	r0, #96	@ 0x60
 800122a:	f7ff ff8b 	bl	8001144 <LCD_WriteCommand>
 800122e:	e010      	b.n	8001252 <create_custom_char+0x86>
		case 5:LCD_WriteCommand(0x40+40);break;
 8001230:	2068      	movs	r0, #104	@ 0x68
 8001232:	f7ff ff87 	bl	8001144 <LCD_WriteCommand>
 8001236:	e00c      	b.n	8001252 <create_custom_char+0x86>
		case 6:LCD_WriteCommand(0x40+48);break;
 8001238:	2070      	movs	r0, #112	@ 0x70
 800123a:	f7ff ff83 	bl	8001144 <LCD_WriteCommand>
 800123e:	e008      	b.n	8001252 <create_custom_char+0x86>
		case 7:LCD_WriteCommand(0x40+56);break;
 8001240:	2078      	movs	r0, #120	@ 0x78
 8001242:	f7ff ff7f 	bl	8001144 <LCD_WriteCommand>
 8001246:	e004      	b.n	8001252 <create_custom_char+0x86>
		case 8:LCD_WriteCommand(0x40+64);break;
 8001248:	2080      	movs	r0, #128	@ 0x80
 800124a:	f7ff ff7b 	bl	8001144 <LCD_WriteCommand>
 800124e:	e000      	b.n	8001252 <create_custom_char+0x86>
		default : break;
 8001250:	bf00      	nop
	}

	uint8_t cc_data[8];
	for (int i=0;i<8;i++)
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	e00c      	b.n	8001272 <create_custom_char+0xa6>
	{
		cc_data[i]=*data++;
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	1c5a      	adds	r2, r3, #1
 800125c:	603a      	str	r2, [r7, #0]
 800125e:	7819      	ldrb	r1, [r3, #0]
 8001260:	f107 0208 	add.w	r2, r7, #8
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	4413      	add	r3, r2
 8001268:	460a      	mov	r2, r1
 800126a:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<8;i++)
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	3301      	adds	r3, #1
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	2b07      	cmp	r3, #7
 8001276:	ddef      	ble.n	8001258 <create_custom_char+0x8c>
	}
	for (int i=0;i<8;i++)
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	e00a      	b.n	8001294 <create_custom_char+0xc8>
	{
		LCD_WriteData(cc_data[i]);
 800127e:	f107 0208 	add.w	r2, r7, #8
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4413      	add	r3, r2
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff7d 	bl	8001188 <LCD_WriteData>
	for (int i=0;i<8;i++)
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	3301      	adds	r3, #1
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	2b07      	cmp	r3, #7
 8001298:	ddf1      	ble.n	800127e <create_custom_char+0xb2>
	}

}
 800129a:	bf00      	nop
 800129c:	bf00      	nop
 800129e:	3718      	adds	r7, #24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a8:	f001 fa18 	bl	80026dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ac:	f000 f83e 	bl	800132c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b0:	f000 fa84 	bl	80017bc <MX_GPIO_Init>
  MX_DMA_Init();
 80012b4:	f000 fa64 	bl	8001780 <MX_DMA_Init>
  MX_ADC1_Init();
 80012b8:	f000 f88a 	bl	80013d0 <MX_ADC1_Init>
  MX_TIM3_Init();
 80012bc:	f000 f95e 	bl	800157c <MX_TIM3_Init>
  MX_TIM6_Init();
 80012c0:	f000 f9f8 	bl	80016b4 <MX_TIM6_Init>
  MX_TIM4_Init();
 80012c4:	f000 f9a8 	bl	8001618 <MX_TIM4_Init>
  MX_UART5_Init();
 80012c8:	f000 fa2a 	bl	8001720 <MX_UART5_Init>
  MX_I2C2_Init();
 80012cc:	f000 f916 	bl	80014fc <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  // I2C //
SSD1306_Init();
 80012d0:	f000 fbd8 	bl	8001a84 <SSD1306_Init>
SSD1306_InvertDisplay(0); // inverts the display i = 1->inverted, i = 0->normal
 80012d4:	2000      	movs	r0, #0
 80012d6:	f000 fdf8 	bl	8001eca <SSD1306_InvertDisplay>


// GPIO //
//LCD_Init();
//LCD_Clear();
HAL_GPIO_WritePin(GPIOA, Manual_Mode_LED_Pin, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	2140      	movs	r1, #64	@ 0x40
 80012de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e2:	f003 fa39 	bl	8004758 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOA, SD_Mode_LED_Pin, GPIO_PIN_SET);
 80012e6:	2201      	movs	r2, #1
 80012e8:	2180      	movs	r1, #128	@ 0x80
 80012ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ee:	f003 fa33 	bl	8004758 <HAL_GPIO_WritePin>
Create_Custom_Characters();
 80012f2:	f7ff fe53 	bl	8000f9c <Create_Custom_Characters>

MX_ADC1_Init();
 80012f6:	f000 f86b 	bl	80013d0 <MX_ADC1_Init>

    if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 80012fa:	217f      	movs	r1, #127	@ 0x7f
 80012fc:	4809      	ldr	r0, [pc, #36]	@ (8001324 <main+0x80>)
 80012fe:	f002 fc67 	bl	8003bd0 <HAL_ADCEx_Calibration_Start>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <main+0x68>
    {
        while(1) { __NOP(); }
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <main+0x64>
    }
    if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 3) != HAL_OK)
 800130c:	2203      	movs	r2, #3
 800130e:	4906      	ldr	r1, [pc, #24]	@ (8001328 <main+0x84>)
 8001310:	4804      	ldr	r0, [pc, #16]	@ (8001324 <main+0x80>)
 8001312:	f001 fdcf 	bl	8002eb4 <HAL_ADC_Start_DMA>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <main+0x7c>
    {
         while(1) { __NOP(); }
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <main+0x78>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001320:	e7fe      	b.n	8001320 <main+0x7c>
 8001322:	bf00      	nop
 8001324:	200001f8 	.word	0x200001f8
 8001328:	20000464 	.word	0x20000464

0800132c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b096      	sub	sp, #88	@ 0x58
 8001330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	2244      	movs	r2, #68	@ 0x44
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f007 fa15 	bl	800876a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800134e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001352:	f003 ff91 	bl	8005278 <HAL_PWREx_ControlVoltageScaling>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800135c:	f000 fb8c 	bl	8001a78 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001360:	2302      	movs	r3, #2
 8001362:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001364:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001368:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800136a:	2310      	movs	r3, #16
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800136e:	2302      	movs	r3, #2
 8001370:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001372:	2302      	movs	r3, #2
 8001374:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001376:	2301      	movs	r3, #1
 8001378:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800137a:	230a      	movs	r3, #10
 800137c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800137e:	2307      	movs	r3, #7
 8001380:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001382:	2302      	movs	r3, #2
 8001384:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001386:	2302      	movs	r3, #2
 8001388:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4618      	mov	r0, r3
 8001390:	f003 ffc8 	bl	8005324 <HAL_RCC_OscConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800139a:	f000 fb6d 	bl	8001a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139e:	230f      	movs	r3, #15
 80013a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a2:	2303      	movs	r3, #3
 80013a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013b2:	463b      	mov	r3, r7
 80013b4:	2104      	movs	r1, #4
 80013b6:	4618      	mov	r0, r3
 80013b8:	f004 fb90 	bl	8005adc <HAL_RCC_ClockConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013c2:	f000 fb59 	bl	8001a78 <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3758      	adds	r7, #88	@ 0x58
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	@ 0x28
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80013d6:	f107 031c 	add.w	r3, r7, #28
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
 80013f0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013f2:	4b3d      	ldr	r3, [pc, #244]	@ (80014e8 <MX_ADC1_Init+0x118>)
 80013f4:	4a3d      	ldr	r2, [pc, #244]	@ (80014ec <MX_ADC1_Init+0x11c>)
 80013f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013f8:	4b3b      	ldr	r3, [pc, #236]	@ (80014e8 <MX_ADC1_Init+0x118>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013fe:	4b3a      	ldr	r3, [pc, #232]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001404:	4b38      	ldr	r3, [pc, #224]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800140a:	4b37      	ldr	r3, [pc, #220]	@ (80014e8 <MX_ADC1_Init+0x118>)
 800140c:	2201      	movs	r2, #1
 800140e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001410:	4b35      	ldr	r3, [pc, #212]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001412:	2204      	movs	r2, #4
 8001414:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001416:	4b34      	ldr	r3, [pc, #208]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001418:	2200      	movs	r2, #0
 800141a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800141c:	4b32      	ldr	r3, [pc, #200]	@ (80014e8 <MX_ADC1_Init+0x118>)
 800141e:	2201      	movs	r2, #1
 8001420:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8001422:	4b31      	ldr	r3, [pc, #196]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001424:	2203      	movs	r2, #3
 8001426:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001428:	4b2f      	ldr	r3, [pc, #188]	@ (80014e8 <MX_ADC1_Init+0x118>)
 800142a:	2200      	movs	r2, #0
 800142c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001430:	4b2d      	ldr	r3, [pc, #180]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001432:	2200      	movs	r2, #0
 8001434:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001436:	4b2c      	ldr	r3, [pc, #176]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001438:	2200      	movs	r2, #0
 800143a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800143c:	4b2a      	ldr	r3, [pc, #168]	@ (80014e8 <MX_ADC1_Init+0x118>)
 800143e:	2201      	movs	r2, #1
 8001440:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001444:	4b28      	ldr	r3, [pc, #160]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001446:	2200      	movs	r2, #0
 8001448:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800144a:	4b27      	ldr	r3, [pc, #156]	@ (80014e8 <MX_ADC1_Init+0x118>)
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001452:	4825      	ldr	r0, [pc, #148]	@ (80014e8 <MX_ADC1_Init+0x118>)
 8001454:	f001 fbde 	bl	8002c14 <HAL_ADC_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800145e:	f000 fb0b 	bl	8001a78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4619      	mov	r1, r3
 800146c:	481e      	ldr	r0, [pc, #120]	@ (80014e8 <MX_ADC1_Init+0x118>)
 800146e:	f002 fc0f 	bl	8003c90 <HAL_ADCEx_MultiModeConfigChannel>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001478:	f000 fafe 	bl	8001a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800147c:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <MX_ADC1_Init+0x120>)
 800147e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001480:	2306      	movs	r3, #6
 8001482:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001484:	2305      	movs	r3, #5
 8001486:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001488:	237f      	movs	r3, #127	@ 0x7f
 800148a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800148c:	2304      	movs	r3, #4
 800148e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	4619      	mov	r1, r3
 8001498:	4813      	ldr	r0, [pc, #76]	@ (80014e8 <MX_ADC1_Init+0x118>)
 800149a:	f001 fddb 	bl	8003054 <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80014a4:	f000 fae8 	bl	8001a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80014a8:	4b12      	ldr	r3, [pc, #72]	@ (80014f4 <MX_ADC1_Init+0x124>)
 80014aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014ac:	230c      	movs	r3, #12
 80014ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	480c      	ldr	r0, [pc, #48]	@ (80014e8 <MX_ADC1_Init+0x118>)
 80014b6:	f001 fdcd 	bl	8003054 <HAL_ADC_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 80014c0:	f000 fada 	bl	8001a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <MX_ADC1_Init+0x128>)
 80014c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014c8:	2312      	movs	r3, #18
 80014ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_ADC1_Init+0x118>)
 80014d2:	f001 fdbf 	bl	8003054 <HAL_ADC_ConfigChannel>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 80014dc:	f000 facc 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014e0:	bf00      	nop
 80014e2:	3728      	adds	r7, #40	@ 0x28
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	200001f8 	.word	0x200001f8
 80014ec:	50040000 	.word	0x50040000
 80014f0:	04300002 	.word	0x04300002
 80014f4:	08600004 	.word	0x08600004
 80014f8:	14f00020 	.word	0x14f00020

080014fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001500:	4b1b      	ldr	r3, [pc, #108]	@ (8001570 <MX_I2C2_Init+0x74>)
 8001502:	4a1c      	ldr	r2, [pc, #112]	@ (8001574 <MX_I2C2_Init+0x78>)
 8001504:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F12981;
 8001506:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <MX_I2C2_Init+0x74>)
 8001508:	4a1b      	ldr	r2, [pc, #108]	@ (8001578 <MX_I2C2_Init+0x7c>)
 800150a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800150c:	4b18      	ldr	r3, [pc, #96]	@ (8001570 <MX_I2C2_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001512:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <MX_I2C2_Init+0x74>)
 8001514:	2201      	movs	r2, #1
 8001516:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001518:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <MX_I2C2_Init+0x74>)
 800151a:	2200      	movs	r2, #0
 800151c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800151e:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <MX_I2C2_Init+0x74>)
 8001520:	2200      	movs	r2, #0
 8001522:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001524:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <MX_I2C2_Init+0x74>)
 8001526:	2200      	movs	r2, #0
 8001528:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800152a:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <MX_I2C2_Init+0x74>)
 800152c:	2200      	movs	r2, #0
 800152e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001530:	4b0f      	ldr	r3, [pc, #60]	@ (8001570 <MX_I2C2_Init+0x74>)
 8001532:	2200      	movs	r2, #0
 8001534:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001536:	480e      	ldr	r0, [pc, #56]	@ (8001570 <MX_I2C2_Init+0x74>)
 8001538:	f003 f93e 	bl	80047b8 <HAL_I2C_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001542:	f000 fa99 	bl	8001a78 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001546:	2100      	movs	r1, #0
 8001548:	4809      	ldr	r0, [pc, #36]	@ (8001570 <MX_I2C2_Init+0x74>)
 800154a:	f003 fdef 	bl	800512c <HAL_I2CEx_ConfigAnalogFilter>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001554:	f000 fa90 	bl	8001a78 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001558:	2100      	movs	r1, #0
 800155a:	4805      	ldr	r0, [pc, #20]	@ (8001570 <MX_I2C2_Init+0x74>)
 800155c:	f003 fe31 	bl	80051c2 <HAL_I2CEx_ConfigDigitalFilter>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001566:	f000 fa87 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200002a4 	.word	0x200002a4
 8001574:	40005800 	.word	0x40005800
 8001578:	00f12981 	.word	0x00f12981

0800157c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001582:	f107 0310 	add.w	r3, r7, #16
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800159a:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <MX_TIM3_Init+0x94>)
 800159c:	4a1d      	ldr	r2, [pc, #116]	@ (8001614 <MX_TIM3_Init+0x98>)
 800159e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3999;
 80015ac:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015ae:	f640 729f 	movw	r2, #3999	@ 0xf9f
 80015b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015ba:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015bc:	2280      	movs	r2, #128	@ 0x80
 80015be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015c0:	4813      	ldr	r0, [pc, #76]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015c2:	f005 f96b 	bl	800689c <HAL_TIM_Base_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80015cc:	f000 fa54 	bl	8001a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015d6:	f107 0310 	add.w	r3, r7, #16
 80015da:	4619      	mov	r1, r3
 80015dc:	480c      	ldr	r0, [pc, #48]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015de:	f005 fabb 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80015e8:	f000 fa46 	bl	8001a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015f4:	1d3b      	adds	r3, r7, #4
 80015f6:	4619      	mov	r1, r3
 80015f8:	4805      	ldr	r0, [pc, #20]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015fa:	f005 fce9 	bl	8006fd0 <HAL_TIMEx_MasterConfigSynchronization>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001604:	f000 fa38 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001608:	bf00      	nop
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200002f8 	.word	0x200002f8
 8001614:	40000400 	.word	0x40000400

08001618 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161e:	f107 0310 	add.w	r3, r7, #16
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001636:	4b1d      	ldr	r3, [pc, #116]	@ (80016ac <MX_TIM4_Init+0x94>)
 8001638:	4a1d      	ldr	r2, [pc, #116]	@ (80016b0 <MX_TIM4_Init+0x98>)
 800163a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800163c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <MX_TIM4_Init+0x94>)
 800163e:	2200      	movs	r2, #0
 8001640:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001642:	4b1a      	ldr	r3, [pc, #104]	@ (80016ac <MX_TIM4_Init+0x94>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3999;
 8001648:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <MX_TIM4_Init+0x94>)
 800164a:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800164e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001650:	4b16      	ldr	r3, [pc, #88]	@ (80016ac <MX_TIM4_Init+0x94>)
 8001652:	2200      	movs	r2, #0
 8001654:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001656:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <MX_TIM4_Init+0x94>)
 8001658:	2280      	movs	r2, #128	@ 0x80
 800165a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800165c:	4813      	ldr	r0, [pc, #76]	@ (80016ac <MX_TIM4_Init+0x94>)
 800165e:	f005 f91d 	bl	800689c <HAL_TIM_Base_Init>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001668:	f000 fa06 	bl	8001a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001670:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001672:	f107 0310 	add.w	r3, r7, #16
 8001676:	4619      	mov	r1, r3
 8001678:	480c      	ldr	r0, [pc, #48]	@ (80016ac <MX_TIM4_Init+0x94>)
 800167a:	f005 fa6d 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001684:	f000 f9f8 	bl	8001a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001688:	2300      	movs	r3, #0
 800168a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	4619      	mov	r1, r3
 8001694:	4805      	ldr	r0, [pc, #20]	@ (80016ac <MX_TIM4_Init+0x94>)
 8001696:	f005 fc9b 	bl	8006fd0 <HAL_TIMEx_MasterConfigSynchronization>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80016a0:	f000 f9ea 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	3720      	adds	r7, #32
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000344 	.word	0x20000344
 80016b0:	40000800 	.word	0x40000800

080016b4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016c4:	4b14      	ldr	r3, [pc, #80]	@ (8001718 <MX_TIM6_Init+0x64>)
 80016c6:	4a15      	ldr	r2, [pc, #84]	@ (800171c <MX_TIM6_Init+0x68>)
 80016c8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <MX_TIM6_Init+0x64>)
 80016cc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80016d0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d2:	4b11      	ldr	r3, [pc, #68]	@ (8001718 <MX_TIM6_Init+0x64>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 80016d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <MX_TIM6_Init+0x64>)
 80016da:	2263      	movs	r2, #99	@ 0x63
 80016dc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016de:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <MX_TIM6_Init+0x64>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016e4:	480c      	ldr	r0, [pc, #48]	@ (8001718 <MX_TIM6_Init+0x64>)
 80016e6:	f005 f8d9 	bl	800689c <HAL_TIM_Base_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80016f0:	f000 f9c2 	bl	8001a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	4619      	mov	r1, r3
 8001700:	4805      	ldr	r0, [pc, #20]	@ (8001718 <MX_TIM6_Init+0x64>)
 8001702:	f005 fc65 	bl	8006fd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800170c:	f000 f9b4 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001710:	bf00      	nop
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000390 	.word	0x20000390
 800171c:	40001000 	.word	0x40001000

08001720 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <MX_UART5_Init+0x58>)
 8001726:	4a15      	ldr	r2, [pc, #84]	@ (800177c <MX_UART5_Init+0x5c>)
 8001728:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 460800;
 800172a:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <MX_UART5_Init+0x58>)
 800172c:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8001730:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001732:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <MX_UART5_Init+0x58>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001738:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <MX_UART5_Init+0x58>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800173e:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <MX_UART5_Init+0x58>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001744:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <MX_UART5_Init+0x58>)
 8001746:	220c      	movs	r2, #12
 8001748:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174a:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <MX_UART5_Init+0x58>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001750:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <MX_UART5_Init+0x58>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001756:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <MX_UART5_Init+0x58>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <MX_UART5_Init+0x58>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001762:	4805      	ldr	r0, [pc, #20]	@ (8001778 <MX_UART5_Init+0x58>)
 8001764:	f005 fcda 	bl	800711c <HAL_UART_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 800176e:	f000 f983 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	200003dc 	.word	0x200003dc
 800177c:	40005000 	.word	0x40005000

08001780 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001786:	4b0c      	ldr	r3, [pc, #48]	@ (80017b8 <MX_DMA_Init+0x38>)
 8001788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800178a:	4a0b      	ldr	r2, [pc, #44]	@ (80017b8 <MX_DMA_Init+0x38>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6493      	str	r3, [r2, #72]	@ 0x48
 8001792:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <MX_DMA_Init+0x38>)
 8001794:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	200b      	movs	r0, #11
 80017a4:	f002 fbff 	bl	8003fa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017a8:	200b      	movs	r0, #11
 80017aa:	f002 fc18 	bl	8003fde <HAL_NVIC_EnableIRQ>

}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40021000 	.word	0x40021000

080017bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	@ 0x28
 80017c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
 80017d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d2:	4b59      	ldr	r3, [pc, #356]	@ (8001938 <MX_GPIO_Init+0x17c>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d6:	4a58      	ldr	r2, [pc, #352]	@ (8001938 <MX_GPIO_Init+0x17c>)
 80017d8:	f043 0304 	orr.w	r3, r3, #4
 80017dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017de:	4b56      	ldr	r3, [pc, #344]	@ (8001938 <MX_GPIO_Init+0x17c>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e2:	f003 0304 	and.w	r3, r3, #4
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	4b53      	ldr	r3, [pc, #332]	@ (8001938 <MX_GPIO_Init+0x17c>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ee:	4a52      	ldr	r2, [pc, #328]	@ (8001938 <MX_GPIO_Init+0x17c>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f6:	4b50      	ldr	r3, [pc, #320]	@ (8001938 <MX_GPIO_Init+0x17c>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001802:	4b4d      	ldr	r3, [pc, #308]	@ (8001938 <MX_GPIO_Init+0x17c>)
 8001804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001806:	4a4c      	ldr	r2, [pc, #304]	@ (8001938 <MX_GPIO_Init+0x17c>)
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800180e:	4b4a      	ldr	r3, [pc, #296]	@ (8001938 <MX_GPIO_Init+0x17c>)
 8001810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800181a:	4b47      	ldr	r3, [pc, #284]	@ (8001938 <MX_GPIO_Init+0x17c>)
 800181c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181e:	4a46      	ldr	r2, [pc, #280]	@ (8001938 <MX_GPIO_Init+0x17c>)
 8001820:	f043 0308 	orr.w	r3, r3, #8
 8001824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001826:	4b44      	ldr	r3, [pc, #272]	@ (8001938 <MX_GPIO_Init+0x17c>)
 8001828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	607b      	str	r3, [r7, #4]
 8001830:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Manual_Mode_LED_Pin|SD_Mode_LED_Pin|LCD_D3_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 8001832:	2200      	movs	r2, #0
 8001834:	f44f 51c6 	mov.w	r1, #6336	@ 0x18c0
 8001838:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800183c:	f002 ff8c 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	f44f 71b0 	mov.w	r1, #352	@ 0x160
 8001846:	483d      	ldr	r0, [pc, #244]	@ (800193c <MX_GPIO_Init+0x180>)
 8001848:	f002 ff86 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_EN_Pin|LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin
 800184c:	2200      	movs	r2, #0
 800184e:	f649 2106 	movw	r1, #39430	@ 0x9a06
 8001852:	483b      	ldr	r0, [pc, #236]	@ (8001940 <MX_GPIO_Init+0x184>)
 8001854:	f002 ff80 	bl	8004758 <HAL_GPIO_WritePin>
                          |LCD_RS_Pin|Bluetooth_Enable_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Manual_Mode_LED_Pin SD_Mode_LED_Pin */
  GPIO_InitStruct.Pin = Manual_Mode_LED_Pin|SD_Mode_LED_Pin;
 8001858:	23c0      	movs	r3, #192	@ 0xc0
 800185a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185c:	2301      	movs	r3, #1
 800185e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001860:	2301      	movs	r3, #1
 8001862:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001864:	2300      	movs	r3, #0
 8001866:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001872:	f002 fdc7 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
 8001876:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 800187a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187c:	2301      	movs	r3, #1
 800187e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	4619      	mov	r1, r3
 800188e:	482b      	ldr	r0, [pc, #172]	@ (800193c <MX_GPIO_Init+0x180>)
 8001890:	f002 fdb8 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_EN_Pin LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin
                           LCD_RS_Pin Bluetooth_Enable_Pin */
  GPIO_InitStruct.Pin = LCD_EN_Pin|LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin
 8001894:	f649 2306 	movw	r3, #39430	@ 0x9a06
 8001898:	617b      	str	r3, [r7, #20]
                          |LCD_RS_Pin|Bluetooth_Enable_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4824      	ldr	r0, [pc, #144]	@ (8001940 <MX_GPIO_Init+0x184>)
 80018ae:	f002 fda9 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : Manual_Mode_Button_Pin */
  GPIO_InitStruct.Pin = Manual_Mode_Button_Pin;
 80018b2:	2380      	movs	r3, #128	@ 0x80
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Manual_Mode_Button_GPIO_Port, &GPIO_InitStruct);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	4619      	mov	r1, r3
 80018c6:	481d      	ldr	r0, [pc, #116]	@ (800193c <MX_GPIO_Init+0x180>)
 80018c8:	f002 fd9c 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D3_Pin LCD_D4_Pin */
  GPIO_InitStruct.Pin = LCD_D3_Pin|LCD_D4_Pin;
 80018cc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e8:	f002 fd8c 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Button_Pin */
  GPIO_InitStruct.Pin = SD_Button_Pin;
 80018ec:	2340      	movs	r3, #64	@ 0x40
 80018ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018f0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_Button_GPIO_Port, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	480f      	ldr	r0, [pc, #60]	@ (8001940 <MX_GPIO_Init+0x184>)
 8001902:	f002 fd7f 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : Bluetooth_State_Pin */
  GPIO_InitStruct.Pin = Bluetooth_State_Pin;
 8001906:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800190a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190c:	2300      	movs	r3, #0
 800190e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bluetooth_State_GPIO_Port, &GPIO_InitStruct);
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4619      	mov	r1, r3
 800191a:	4809      	ldr	r0, [pc, #36]	@ (8001940 <MX_GPIO_Init+0x184>)
 800191c:	f002 fd72 	bl	8004404 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001920:	2200      	movs	r2, #0
 8001922:	2100      	movs	r1, #0
 8001924:	2017      	movs	r0, #23
 8001926:	f002 fb3e 	bl	8003fa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800192a:	2017      	movs	r0, #23
 800192c:	f002 fb57 	bl	8003fde <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001930:	bf00      	nop
 8001932:	3728      	adds	r7, #40	@ 0x28
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40021000 	.word	0x40021000
 800193c:	48000800 	.word	0x48000800
 8001940:	48000400 	.word	0x48000400

08001944 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == Manual_Mode_Button_Pin)
 800194e:	88fb      	ldrh	r3, [r7, #6]
 8001950:	2b80      	cmp	r3, #128	@ 0x80
 8001952:	d11b      	bne.n	800198c <HAL_GPIO_EXTI_Callback+0x48>
    {
        // Debouncing: Only toggle if 200ms has passed since last press
        uint32_t current_time = HAL_GetTick();
 8001954:	f000 ff32 	bl	80027bc <HAL_GetTick>
 8001958:	60b8      	str	r0, [r7, #8]
        if ((current_time - last_button_press) > 50)
 800195a:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b32      	cmp	r3, #50	@ 0x32
 8001964:	d930      	bls.n	80019c8 <HAL_GPIO_EXTI_Callback+0x84>
        {
            drive_mode = 1;  // Toggle between 0 and 1
 8001966:	4b1b      	ldr	r3, [pc, #108]	@ (80019d4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001968:	2201      	movs	r2, #1
 800196a:	701a      	strb	r2, [r3, #0]
            last_button_press = current_time;
 800196c:	4a18      	ldr	r2, [pc, #96]	@ (80019d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	6013      	str	r3, [r2, #0]
            HAL_GPIO_WritePin(GPIOA, Manual_Mode_LED_Pin, GPIO_PIN_SET);
 8001972:	2201      	movs	r2, #1
 8001974:	2140      	movs	r1, #64	@ 0x40
 8001976:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800197a:	f002 feed 	bl	8004758 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, SD_Mode_LED_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2180      	movs	r1, #128	@ 0x80
 8001982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001986:	f002 fee7 	bl	8004758 <HAL_GPIO_WritePin>
			last_button_press = current_time;
			HAL_GPIO_WritePin(GPIOA, Manual_Mode_LED_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA, SD_Mode_LED_Pin, GPIO_PIN_SET);
		}
    }
}
 800198a:	e01d      	b.n	80019c8 <HAL_GPIO_EXTI_Callback+0x84>
    else if (GPIO_Pin == SD_Button_Pin){
 800198c:	88fb      	ldrh	r3, [r7, #6]
 800198e:	2b40      	cmp	r3, #64	@ 0x40
 8001990:	d11a      	bne.n	80019c8 <HAL_GPIO_EXTI_Callback+0x84>
		uint32_t current_time = HAL_GetTick();
 8001992:	f000 ff13 	bl	80027bc <HAL_GetTick>
 8001996:	60f8      	str	r0, [r7, #12]
		if ((current_time - last_button_press) > 50)
 8001998:	4b0d      	ldr	r3, [pc, #52]	@ (80019d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b32      	cmp	r3, #50	@ 0x32
 80019a2:	d911      	bls.n	80019c8 <HAL_GPIO_EXTI_Callback+0x84>
			drive_mode = 0;  // Toggle between 0 and 1
 80019a4:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <HAL_GPIO_EXTI_Callback+0x90>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
			last_button_press = current_time;
 80019aa:	4a09      	ldr	r2, [pc, #36]	@ (80019d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOA, Manual_Mode_LED_Pin, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	2140      	movs	r1, #64	@ 0x40
 80019b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b8:	f002 fece 	bl	8004758 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SD_Mode_LED_Pin, GPIO_PIN_SET);
 80019bc:	2201      	movs	r2, #1
 80019be:	2180      	movs	r1, #128	@ 0x80
 80019c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019c4:	f002 fec8 	bl	8004758 <HAL_GPIO_WritePin>
}
 80019c8:	bf00      	nop
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	2000046c 	.word	0x2000046c
 80019d4:	2000046a 	.word	0x2000046a

080019d8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af02      	add	r7, sp, #8
 80019de:	6078      	str	r0, [r7, #4]
    joyX = adc_buf[0];
 80019e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <HAL_ADC_ConvCpltCallback+0x80>)
 80019e2:	881a      	ldrh	r2, [r3, #0]
 80019e4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <HAL_ADC_ConvCpltCallback+0x84>)
 80019e6:	801a      	strh	r2, [r3, #0]
    joyY = adc_buf[1];
 80019e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a58 <HAL_ADC_ConvCpltCallback+0x80>)
 80019ea:	885a      	ldrh	r2, [r3, #2]
 80019ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <HAL_ADC_ConvCpltCallback+0x88>)
 80019ee:	801a      	strh	r2, [r3, #0]
    pot = adc_buf[2];
 80019f0:	4b19      	ldr	r3, [pc, #100]	@ (8001a58 <HAL_ADC_ConvCpltCallback+0x80>)
 80019f2:	889a      	ldrh	r2, [r3, #4]
 80019f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a64 <HAL_ADC_ConvCpltCallback+0x8c>)
 80019f6:	801a      	strh	r2, [r3, #0]

    // Format: X,Y,POT\n
    sprintf(txBuf, "%d,%d,%d,%d\n", joyX, joyY, pot, drive_mode);
 80019f8:	4b18      	ldr	r3, [pc, #96]	@ (8001a5c <HAL_ADC_ConvCpltCallback+0x84>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	4619      	mov	r1, r3
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <HAL_ADC_ConvCpltCallback+0x88>)
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	4618      	mov	r0, r3
 8001a08:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <HAL_ADC_ConvCpltCallback+0x90>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	9301      	str	r3, [sp, #4]
 8001a18:	9200      	str	r2, [sp, #0]
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	460a      	mov	r2, r1
 8001a1e:	4913      	ldr	r1, [pc, #76]	@ (8001a6c <HAL_ADC_ConvCpltCallback+0x94>)
 8001a20:	4813      	ldr	r0, [pc, #76]	@ (8001a70 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a22:	f006 fe3d 	bl	80086a0 <siprintf>

    //LCD_DisplaySeeker(pot, drive_mode);
	//OLED_DisplayDirection(joyX, joyX);
    OLED_DisplaySpeed(pot, drive_mode);
 8001a26:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <HAL_ADC_ConvCpltCallback+0x90>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	4619      	mov	r1, r3
 8001a36:	4610      	mov	r0, r2
 8001a38:	f7ff fa4c 	bl	8000ed4 <OLED_DisplaySpeed>
    HAL_UART_Transmit(&huart5, (uint8_t*)txBuf, strlen(txBuf), 10);
 8001a3c:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a3e:	f7fe fc17 	bl	8000270 <strlen>
 8001a42:	4603      	mov	r3, r0
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	230a      	movs	r3, #10
 8001a48:	4909      	ldr	r1, [pc, #36]	@ (8001a70 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a4a:	480a      	ldr	r0, [pc, #40]	@ (8001a74 <HAL_ADC_ConvCpltCallback+0x9c>)
 8001a4c:	f005 fbb4 	bl	80071b8 <HAL_UART_Transmit>


}
 8001a50:	bf00      	nop
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000464 	.word	0x20000464
 8001a5c:	20000470 	.word	0x20000470
 8001a60:	20000472 	.word	0x20000472
 8001a64:	20000474 	.word	0x20000474
 8001a68:	2000046a 	.word	0x2000046a
 8001a6c:	0800a9b4 	.word	0x0800a9b4
 8001a70:	20000478 	.word	0x20000478
 8001a74:	200003dc 	.word	0x200003dc

08001a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a7c:	b672      	cpsid	i
}
 8001a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <Error_Handler+0x8>

08001a84 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001a8a:	f000 fa35 	bl	8001ef8 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001a8e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001a92:	2201      	movs	r2, #1
 8001a94:	2178      	movs	r1, #120	@ 0x78
 8001a96:	485b      	ldr	r0, [pc, #364]	@ (8001c04 <SSD1306_Init+0x180>)
 8001a98:	f003 f842 	bl	8004b20 <HAL_I2C_IsDeviceReady>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	e0a9      	b.n	8001bfa <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001aa6:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001aaa:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001aac:	e002      	b.n	8001ab4 <SSD1306_Init+0x30>
		p--;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1f9      	bne.n	8001aae <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001aba:	22ae      	movs	r2, #174	@ 0xae
 8001abc:	2100      	movs	r1, #0
 8001abe:	2078      	movs	r0, #120	@ 0x78
 8001ac0:	f000 fa96 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001ac4:	2220      	movs	r2, #32
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2078      	movs	r0, #120	@ 0x78
 8001aca:	f000 fa91 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001ace:	2210      	movs	r2, #16
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2078      	movs	r0, #120	@ 0x78
 8001ad4:	f000 fa8c 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0);
 8001ad8:	22b0      	movs	r2, #176	@ 0xb0
 8001ada:	2100      	movs	r1, #0
 8001adc:	2078      	movs	r0, #120	@ 0x78
 8001ade:	f000 fa87 	bl	8001ff0 <ssd1306_I2C_Write>

	// FLIPPED DISPLAY ORIENTATION HERE
	SSD1306_WRITECOMMAND(0xC0); // COM scan direction (was 0xC8)
 8001ae2:	22c0      	movs	r2, #192	@ 0xc0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	2078      	movs	r0, #120	@ 0x78
 8001ae8:	f000 fa82 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8001aec:	2200      	movs	r2, #0
 8001aee:	2100      	movs	r1, #0
 8001af0:	2078      	movs	r0, #120	@ 0x78
 8001af2:	f000 fa7d 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001af6:	2210      	movs	r2, #16
 8001af8:	2100      	movs	r1, #0
 8001afa:	2078      	movs	r0, #120	@ 0x78
 8001afc:	f000 fa78 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 8001b00:	2240      	movs	r2, #64	@ 0x40
 8001b02:	2100      	movs	r1, #0
 8001b04:	2078      	movs	r0, #120	@ 0x78
 8001b06:	f000 fa73 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81);
 8001b0a:	2281      	movs	r2, #129	@ 0x81
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	2078      	movs	r0, #120	@ 0x78
 8001b10:	f000 fa6e 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001b14:	22ff      	movs	r2, #255	@ 0xff
 8001b16:	2100      	movs	r1, #0
 8001b18:	2078      	movs	r0, #120	@ 0x78
 8001b1a:	f000 fa69 	bl	8001ff0 <ssd1306_I2C_Write>

	// FLIPPED SEGMENT REMAP
	SSD1306_WRITECOMMAND(0xA0); // segment remap (was 0xA1)
 8001b1e:	22a0      	movs	r2, #160	@ 0xa0
 8001b20:	2100      	movs	r1, #0
 8001b22:	2078      	movs	r0, #120	@ 0x78
 8001b24:	f000 fa64 	bl	8001ff0 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001b28:	22a6      	movs	r2, #166	@ 0xa6
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	2078      	movs	r0, #120	@ 0x78
 8001b2e:	f000 fa5f 	bl	8001ff0 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001b32:	22a8      	movs	r2, #168	@ 0xa8
 8001b34:	2100      	movs	r1, #0
 8001b36:	2078      	movs	r0, #120	@ 0x78
 8001b38:	f000 fa5a 	bl	8001ff0 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8001b3c:	223f      	movs	r2, #63	@ 0x3f
 8001b3e:	2100      	movs	r1, #0
 8001b40:	2078      	movs	r0, #120	@ 0x78
 8001b42:	f000 fa55 	bl	8001ff0 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b46:	22a4      	movs	r2, #164	@ 0xa4
 8001b48:	2100      	movs	r1, #0
 8001b4a:	2078      	movs	r0, #120	@ 0x78
 8001b4c:	f000 fa50 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001b50:	22d3      	movs	r2, #211	@ 0xd3
 8001b52:	2100      	movs	r1, #0
 8001b54:	2078      	movs	r0, #120	@ 0x78
 8001b56:	f000 fa4b 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	2078      	movs	r0, #120	@ 0x78
 8001b60:	f000 fa46 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001b64:	22d5      	movs	r2, #213	@ 0xd5
 8001b66:	2100      	movs	r1, #0
 8001b68:	2078      	movs	r0, #120	@ 0x78
 8001b6a:	f000 fa41 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001b6e:	22f0      	movs	r2, #240	@ 0xf0
 8001b70:	2100      	movs	r1, #0
 8001b72:	2078      	movs	r0, #120	@ 0x78
 8001b74:	f000 fa3c 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001b78:	22d9      	movs	r2, #217	@ 0xd9
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	2078      	movs	r0, #120	@ 0x78
 8001b7e:	f000 fa37 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001b82:	2222      	movs	r2, #34	@ 0x22
 8001b84:	2100      	movs	r1, #0
 8001b86:	2078      	movs	r0, #120	@ 0x78
 8001b88:	f000 fa32 	bl	8001ff0 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001b8c:	22da      	movs	r2, #218	@ 0xda
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2078      	movs	r0, #120	@ 0x78
 8001b92:	f000 fa2d 	bl	8001ff0 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 8001b96:	2212      	movs	r2, #18
 8001b98:	2100      	movs	r1, #0
 8001b9a:	2078      	movs	r0, #120	@ 0x78
 8001b9c:	f000 fa28 	bl	8001ff0 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001ba0:	22db      	movs	r2, #219	@ 0xdb
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	2078      	movs	r0, #120	@ 0x78
 8001ba6:	f000 fa23 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001baa:	2220      	movs	r2, #32
 8001bac:	2100      	movs	r1, #0
 8001bae:	2078      	movs	r0, #120	@ 0x78
 8001bb0:	f000 fa1e 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001bb4:	228d      	movs	r2, #141	@ 0x8d
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	2078      	movs	r0, #120	@ 0x78
 8001bba:	f000 fa19 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001bbe:	2214      	movs	r2, #20
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2078      	movs	r0, #120	@ 0x78
 8001bc4:	f000 fa14 	bl	8001ff0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001bc8:	22af      	movs	r2, #175	@ 0xaf
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2078      	movs	r0, #120	@ 0x78
 8001bce:	f000 fa0f 	bl	8001ff0 <ssd1306_I2C_Write>



	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001bd2:	222e      	movs	r2, #46	@ 0x2e
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	2078      	movs	r0, #120	@ 0x78
 8001bd8:	f000 fa0a 	bl	8001ff0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f000 f843 	bl	8001c68 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001be2:	f000 f813 	bl	8001c0c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001be6:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <SSD1306_Init+0x184>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001bec:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <SSD1306_Init+0x184>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001bf2:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <SSD1306_Init+0x184>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001bf8:	2301      	movs	r3, #1
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200002a4 	.word	0x200002a4
 8001c08:	20000898 	.word	0x20000898

08001c0c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001c12:	2300      	movs	r3, #0
 8001c14:	71fb      	strb	r3, [r7, #7]
 8001c16:	e01d      	b.n	8001c54 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	3b50      	subs	r3, #80	@ 0x50
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	461a      	mov	r2, r3
 8001c20:	2100      	movs	r1, #0
 8001c22:	2078      	movs	r0, #120	@ 0x78
 8001c24:	f000 f9e4 	bl	8001ff0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2078      	movs	r0, #120	@ 0x78
 8001c2e:	f000 f9df 	bl	8001ff0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001c32:	2210      	movs	r2, #16
 8001c34:	2100      	movs	r1, #0
 8001c36:	2078      	movs	r0, #120	@ 0x78
 8001c38:	f000 f9da 	bl	8001ff0 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	01db      	lsls	r3, r3, #7
 8001c40:	4a08      	ldr	r2, [pc, #32]	@ (8001c64 <SSD1306_UpdateScreen+0x58>)
 8001c42:	441a      	add	r2, r3
 8001c44:	2380      	movs	r3, #128	@ 0x80
 8001c46:	2140      	movs	r1, #64	@ 0x40
 8001c48:	2078      	movs	r0, #120	@ 0x78
 8001c4a:	f000 f96b 	bl	8001f24 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	3301      	adds	r3, #1
 8001c52:	71fb      	strb	r3, [r7, #7]
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	2b07      	cmp	r3, #7
 8001c58:	d9de      	bls.n	8001c18 <SSD1306_UpdateScreen+0xc>
	}
}
 8001c5a:	bf00      	nop
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000498 	.word	0x20000498

08001c68 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d101      	bne.n	8001c7c <SSD1306_Fill+0x14>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e000      	b.n	8001c7e <SSD1306_Fill+0x16>
 8001c7c:	23ff      	movs	r3, #255	@ 0xff
 8001c7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c82:	4619      	mov	r1, r3
 8001c84:	4803      	ldr	r0, [pc, #12]	@ (8001c94 <SSD1306_Fill+0x2c>)
 8001c86:	f006 fd70 	bl	800876a <memset>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000498 	.word	0x20000498

08001c98 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	80fb      	strh	r3, [r7, #6]
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	80bb      	strh	r3, [r7, #4]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	70fb      	strb	r3, [r7, #3]
	if (
 8001caa:	88fb      	ldrh	r3, [r7, #6]
 8001cac:	2b7f      	cmp	r3, #127	@ 0x7f
 8001cae:	d848      	bhi.n	8001d42 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001cb0:	88bb      	ldrh	r3, [r7, #4]
 8001cb2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cb4:	d845      	bhi.n	8001d42 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001cb6:	4b26      	ldr	r3, [pc, #152]	@ (8001d50 <SSD1306_DrawPixel+0xb8>)
 8001cb8:	791b      	ldrb	r3, [r3, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d006      	beq.n	8001ccc <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001cbe:	78fb      	ldrb	r3, [r7, #3]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	bf0c      	ite	eq
 8001cc4:	2301      	moveq	r3, #1
 8001cc6:	2300      	movne	r3, #0
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001ccc:	78fb      	ldrb	r3, [r7, #3]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d11a      	bne.n	8001d08 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001cd2:	88fa      	ldrh	r2, [r7, #6]
 8001cd4:	88bb      	ldrh	r3, [r7, #4]
 8001cd6:	08db      	lsrs	r3, r3, #3
 8001cd8:	b298      	uxth	r0, r3
 8001cda:	4603      	mov	r3, r0
 8001cdc:	01db      	lsls	r3, r3, #7
 8001cde:	4413      	add	r3, r2
 8001ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8001d54 <SSD1306_DrawPixel+0xbc>)
 8001ce2:	5cd3      	ldrb	r3, [r2, r3]
 8001ce4:	b25a      	sxtb	r2, r3
 8001ce6:	88bb      	ldrh	r3, [r7, #4]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	2101      	movs	r1, #1
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	b25b      	sxtb	r3, r3
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	b259      	sxtb	r1, r3
 8001cf8:	88fa      	ldrh	r2, [r7, #6]
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	01db      	lsls	r3, r3, #7
 8001cfe:	4413      	add	r3, r2
 8001d00:	b2c9      	uxtb	r1, r1
 8001d02:	4a14      	ldr	r2, [pc, #80]	@ (8001d54 <SSD1306_DrawPixel+0xbc>)
 8001d04:	54d1      	strb	r1, [r2, r3]
 8001d06:	e01d      	b.n	8001d44 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d08:	88fa      	ldrh	r2, [r7, #6]
 8001d0a:	88bb      	ldrh	r3, [r7, #4]
 8001d0c:	08db      	lsrs	r3, r3, #3
 8001d0e:	b298      	uxth	r0, r3
 8001d10:	4603      	mov	r3, r0
 8001d12:	01db      	lsls	r3, r3, #7
 8001d14:	4413      	add	r3, r2
 8001d16:	4a0f      	ldr	r2, [pc, #60]	@ (8001d54 <SSD1306_DrawPixel+0xbc>)
 8001d18:	5cd3      	ldrb	r3, [r2, r3]
 8001d1a:	b25a      	sxtb	r2, r3
 8001d1c:	88bb      	ldrh	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	2101      	movs	r1, #1
 8001d24:	fa01 f303 	lsl.w	r3, r1, r3
 8001d28:	b25b      	sxtb	r3, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	b25b      	sxtb	r3, r3
 8001d2e:	4013      	ands	r3, r2
 8001d30:	b259      	sxtb	r1, r3
 8001d32:	88fa      	ldrh	r2, [r7, #6]
 8001d34:	4603      	mov	r3, r0
 8001d36:	01db      	lsls	r3, r3, #7
 8001d38:	4413      	add	r3, r2
 8001d3a:	b2c9      	uxtb	r1, r1
 8001d3c:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <SSD1306_DrawPixel+0xbc>)
 8001d3e:	54d1      	strb	r1, [r2, r3]
 8001d40:	e000      	b.n	8001d44 <SSD1306_DrawPixel+0xac>
		return;
 8001d42:	bf00      	nop
	}
}
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000898 	.word	0x20000898
 8001d54:	20000498 	.word	0x20000498

08001d58 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	460a      	mov	r2, r1
 8001d62:	80fb      	strh	r3, [r7, #6]
 8001d64:	4613      	mov	r3, r2
 8001d66:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001d68:	4a05      	ldr	r2, [pc, #20]	@ (8001d80 <SSD1306_GotoXY+0x28>)
 8001d6a:	88fb      	ldrh	r3, [r7, #6]
 8001d6c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001d6e:	4a04      	ldr	r2, [pc, #16]	@ (8001d80 <SSD1306_GotoXY+0x28>)
 8001d70:	88bb      	ldrh	r3, [r7, #4]
 8001d72:	8053      	strh	r3, [r2, #2]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	20000898 	.word	0x20000898

08001d84 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	71fb      	strb	r3, [r7, #7]
 8001d90:	4613      	mov	r3, r2
 8001d92:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001d94:	4b39      	ldr	r3, [pc, #228]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	4413      	add	r3, r2
	if (
 8001da0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001da2:	dc07      	bgt.n	8001db4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001da4:	4b35      	ldr	r3, [pc, #212]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001da6:	885b      	ldrh	r3, [r3, #2]
 8001da8:	461a      	mov	r2, r3
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	785b      	ldrb	r3, [r3, #1]
 8001dae:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001db0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001db2:	dd01      	ble.n	8001db8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	e05d      	b.n	8001e74 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	e04b      	b.n	8001e56 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	3b20      	subs	r3, #32
 8001dc6:	6839      	ldr	r1, [r7, #0]
 8001dc8:	7849      	ldrb	r1, [r1, #1]
 8001dca:	fb01 f303 	mul.w	r3, r1, r3
 8001dce:	4619      	mov	r1, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	440b      	add	r3, r1
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	4413      	add	r3, r2
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001ddc:	2300      	movs	r3, #0
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	e030      	b.n	8001e44 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d010      	beq.n	8001e14 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001df2:	4b22      	ldr	r3, [pc, #136]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001df4:	881a      	ldrh	r2, [r3, #0]
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	4413      	add	r3, r2
 8001dfc:	b298      	uxth	r0, r3
 8001dfe:	4b1f      	ldr	r3, [pc, #124]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001e00:	885a      	ldrh	r2, [r3, #2]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	4413      	add	r3, r2
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	79ba      	ldrb	r2, [r7, #6]
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f7ff ff43 	bl	8001c98 <SSD1306_DrawPixel>
 8001e12:	e014      	b.n	8001e3e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001e14:	4b19      	ldr	r3, [pc, #100]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001e16:	881a      	ldrh	r2, [r3, #0]
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	4413      	add	r3, r2
 8001e1e:	b298      	uxth	r0, r3
 8001e20:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001e22:	885a      	ldrh	r2, [r3, #2]
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	4413      	add	r3, r2
 8001e2a:	b299      	uxth	r1, r3
 8001e2c:	79bb      	ldrb	r3, [r7, #6]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bf0c      	ite	eq
 8001e32:	2301      	moveq	r3, #1
 8001e34:	2300      	movne	r3, #0
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	461a      	mov	r2, r3
 8001e3a:	f7ff ff2d 	bl	8001c98 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	3301      	adds	r3, #1
 8001e42:	613b      	str	r3, [r7, #16]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d3c8      	bcc.n	8001de2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	3301      	adds	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	785b      	ldrb	r3, [r3, #1]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d3ad      	bcc.n	8001dbe <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	683a      	ldr	r2, [r7, #0]
 8001e68:	7812      	ldrb	r2, [r2, #0]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	4b03      	ldr	r3, [pc, #12]	@ (8001e7c <SSD1306_Putc+0xf8>)
 8001e70:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001e72:	79fb      	ldrb	r3, [r7, #7]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000898 	.word	0x20000898

08001e80 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001e8e:	e012      	b.n	8001eb6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	79fa      	ldrb	r2, [r7, #7]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff73 	bl	8001d84 <SSD1306_Putc>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d002      	beq.n	8001eb0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	e008      	b.n	8001ec2 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1e8      	bne.n	8001e90 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	781b      	ldrb	r3, [r3, #0]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <SSD1306_InvertDisplay>:
}



void SSD1306_InvertDisplay (int i)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
  if (i) SSD1306_WRITECOMMAND (SSD1306_INVERTDISPLAY);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d005      	beq.n	8001ee4 <SSD1306_InvertDisplay+0x1a>
 8001ed8:	22a7      	movs	r2, #167	@ 0xa7
 8001eda:	2100      	movs	r1, #0
 8001edc:	2078      	movs	r0, #120	@ 0x78
 8001ede:	f000 f887 	bl	8001ff0 <ssd1306_I2C_Write>

  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);

}
 8001ee2:	e004      	b.n	8001eee <SSD1306_InvertDisplay+0x24>
  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);
 8001ee4:	22a6      	movs	r2, #166	@ 0xa6
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	2078      	movs	r0, #120	@ 0x78
 8001eea:	f000 f881 	bl	8001ff0 <ssd1306_I2C_Write>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001efe:	4b08      	ldr	r3, [pc, #32]	@ (8001f20 <ssd1306_I2C_Init+0x28>)
 8001f00:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f02:	e002      	b.n	8001f0a <ssd1306_I2C_Init+0x12>
		p--;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1f9      	bne.n	8001f04 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001f10:	bf00      	nop
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	0003d090 	.word	0x0003d090

08001f24 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b0c7      	sub	sp, #284	@ 0x11c
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	4604      	mov	r4, r0
 8001f2c:	4608      	mov	r0, r1
 8001f2e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001f32:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001f36:	600a      	str	r2, [r1, #0]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f3e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001f42:	4622      	mov	r2, r4
 8001f44:	701a      	strb	r2, [r3, #0]
 8001f46:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f4a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001f4e:	4602      	mov	r2, r0
 8001f50:	701a      	strb	r2, [r3, #0]
 8001f52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f56:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f5a:	460a      	mov	r2, r1
 8001f5c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001f5e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001f66:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001f6a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001f6e:	7812      	ldrb	r2, [r2, #0]
 8001f70:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001f72:	2300      	movs	r3, #0
 8001f74:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001f78:	e015      	b.n	8001fa6 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001f7a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001f7e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001f82:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001f86:	6812      	ldr	r2, [r2, #0]
 8001f88:	441a      	add	r2, r3
 8001f8a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001f8e:	3301      	adds	r3, #1
 8001f90:	7811      	ldrb	r1, [r2, #0]
 8001f92:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001f96:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001f9a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001f9c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001fa6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001fb0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001fb4:	8812      	ldrh	r2, [r2, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d8df      	bhi.n	8001f7a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8001fba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001fbe:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b299      	uxth	r1, r3
 8001fc6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001fca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	f107 020c 	add.w	r2, r7, #12
 8001fd8:	200a      	movs	r0, #10
 8001fda:	9000      	str	r0, [sp, #0]
 8001fdc:	4803      	ldr	r0, [pc, #12]	@ (8001fec <ssd1306_I2C_WriteMulti+0xc8>)
 8001fde:	f002 fc87 	bl	80048f0 <HAL_I2C_Master_Transmit>
}
 8001fe2:	bf00      	nop
 8001fe4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd90      	pop	{r4, r7, pc}
 8001fec:	200002a4 	.word	0x200002a4

08001ff0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af02      	add	r7, sp, #8
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	71bb      	strb	r3, [r7, #6]
 8001ffe:	4613      	mov	r3, r2
 8002000:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002002:	79bb      	ldrb	r3, [r7, #6]
 8002004:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002006:	797b      	ldrb	r3, [r7, #5]
 8002008:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	b299      	uxth	r1, r3
 800200e:	f107 020c 	add.w	r2, r7, #12
 8002012:	230a      	movs	r3, #10
 8002014:	9300      	str	r3, [sp, #0]
 8002016:	2302      	movs	r3, #2
 8002018:	4803      	ldr	r0, [pc, #12]	@ (8002028 <ssd1306_I2C_Write+0x38>)
 800201a:	f002 fc69 	bl	80048f0 <HAL_I2C_Master_Transmit>
}
 800201e:	bf00      	nop
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	200002a4 	.word	0x200002a4

0800202c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002032:	4b0f      	ldr	r3, [pc, #60]	@ (8002070 <HAL_MspInit+0x44>)
 8002034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002036:	4a0e      	ldr	r2, [pc, #56]	@ (8002070 <HAL_MspInit+0x44>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6613      	str	r3, [r2, #96]	@ 0x60
 800203e:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <HAL_MspInit+0x44>)
 8002040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800204a:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <HAL_MspInit+0x44>)
 800204c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204e:	4a08      	ldr	r2, [pc, #32]	@ (8002070 <HAL_MspInit+0x44>)
 8002050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002054:	6593      	str	r3, [r2, #88]	@ 0x58
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_MspInit+0x44>)
 8002058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205e:	603b      	str	r3, [r7, #0]
 8002060:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	40021000 	.word	0x40021000

08002074 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b0ac      	sub	sp, #176	@ 0xb0
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	2288      	movs	r2, #136	@ 0x88
 8002092:	2100      	movs	r1, #0
 8002094:	4618      	mov	r0, r3
 8002096:	f006 fb68 	bl	800876a <memset>
  if(hadc->Instance==ADC1)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a4b      	ldr	r2, [pc, #300]	@ (80021cc <HAL_ADC_MspInit+0x158>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	f040 808e 	bne.w	80021c2 <HAL_ADC_MspInit+0x14e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80020a6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020aa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80020ac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80020b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80020b4:	2302      	movs	r3, #2
 80020b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80020b8:	2301      	movs	r3, #1
 80020ba:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80020bc:	2308      	movs	r3, #8
 80020be:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80020c0:	2307      	movs	r3, #7
 80020c2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80020c4:	2302      	movs	r3, #2
 80020c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80020c8:	2302      	movs	r3, #2
 80020ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80020cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020d0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4618      	mov	r0, r3
 80020d8:	f003 ff24 	bl	8005f24 <HAL_RCCEx_PeriphCLKConfig>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 80020e2:	f7ff fcc9 	bl	8001a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80020e6:	4b3a      	ldr	r3, [pc, #232]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 80020e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ea:	4a39      	ldr	r2, [pc, #228]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 80020ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f2:	4b37      	ldr	r3, [pc, #220]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 80020f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fe:	4b34      	ldr	r3, [pc, #208]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002102:	4a33      	ldr	r2, [pc, #204]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 8002104:	f043 0304 	orr.w	r3, r3, #4
 8002108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800210a:	4b31      	ldr	r3, [pc, #196]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210e:	f003 0304 	and.w	r3, r3, #4
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002116:	4b2e      	ldr	r3, [pc, #184]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211a:	4a2d      	ldr	r2, [pc, #180]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 800211c:	f043 0301 	orr.w	r3, r3, #1
 8002120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002122:	4b2b      	ldr	r3, [pc, #172]	@ (80021d0 <HAL_ADC_MspInit+0x15c>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800212e:	2303      	movs	r3, #3
 8002130:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002134:	230b      	movs	r3, #11
 8002136:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002140:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002144:	4619      	mov	r1, r3
 8002146:	4823      	ldr	r0, [pc, #140]	@ (80021d4 <HAL_ADC_MspInit+0x160>)
 8002148:	f002 f95c 	bl	8004404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800214c:	2301      	movs	r3, #1
 800214e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002152:	230b      	movs	r3, #11
 8002154:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002162:	4619      	mov	r1, r3
 8002164:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002168:	f002 f94c 	bl	8004404 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800216c:	4b1a      	ldr	r3, [pc, #104]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 800216e:	4a1b      	ldr	r2, [pc, #108]	@ (80021dc <HAL_ADC_MspInit+0x168>)
 8002170:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002172:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 8002174:	2200      	movs	r2, #0
 8002176:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002178:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800217e:	4b16      	ldr	r3, [pc, #88]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 8002180:	2200      	movs	r2, #0
 8002182:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002184:	4b14      	ldr	r3, [pc, #80]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 8002186:	2280      	movs	r2, #128	@ 0x80
 8002188:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 800218c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002190:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002192:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 8002194:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002198:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800219a:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 800219c:	2220      	movs	r2, #32
 800219e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021a0:	4b0d      	ldr	r3, [pc, #52]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021a6:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 80021a8:	f001 ff34 	bl	8004014 <HAL_DMA_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <HAL_ADC_MspInit+0x142>
    {
      Error_Handler();
 80021b2:	f7ff fc61 	bl	8001a78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a07      	ldr	r2, [pc, #28]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 80021ba:	64da      	str	r2, [r3, #76]	@ 0x4c
 80021bc:	4a06      	ldr	r2, [pc, #24]	@ (80021d8 <HAL_ADC_MspInit+0x164>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021c2:	bf00      	nop
 80021c4:	37b0      	adds	r7, #176	@ 0xb0
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	50040000 	.word	0x50040000
 80021d0:	40021000 	.word	0x40021000
 80021d4:	48000800 	.word	0x48000800
 80021d8:	2000025c 	.word	0x2000025c
 80021dc:	40020008 	.word	0x40020008

080021e0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b0ac      	sub	sp, #176	@ 0xb0
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	2288      	movs	r2, #136	@ 0x88
 80021fe:	2100      	movs	r1, #0
 8002200:	4618      	mov	r0, r3
 8002202:	f006 fab2 	bl	800876a <memset>
  if(hi2c->Instance==I2C2)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a21      	ldr	r2, [pc, #132]	@ (8002290 <HAL_I2C_MspInit+0xb0>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d13b      	bne.n	8002288 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002210:	2380      	movs	r3, #128	@ 0x80
 8002212:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002214:	2300      	movs	r3, #0
 8002216:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	4618      	mov	r0, r3
 800221e:	f003 fe81 	bl	8005f24 <HAL_RCCEx_PeriphCLKConfig>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002228:	f7ff fc26 	bl	8001a78 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800222c:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <HAL_I2C_MspInit+0xb4>)
 800222e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002230:	4a18      	ldr	r2, [pc, #96]	@ (8002294 <HAL_I2C_MspInit+0xb4>)
 8002232:	f043 0302 	orr.w	r3, r3, #2
 8002236:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002238:	4b16      	ldr	r3, [pc, #88]	@ (8002294 <HAL_I2C_MspInit+0xb4>)
 800223a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8002244:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002248:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800224c:	2312      	movs	r3, #18
 800224e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800225e:	2304      	movs	r3, #4
 8002260:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002264:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002268:	4619      	mov	r1, r3
 800226a:	480b      	ldr	r0, [pc, #44]	@ (8002298 <HAL_I2C_MspInit+0xb8>)
 800226c:	f002 f8ca 	bl	8004404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002270:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <HAL_I2C_MspInit+0xb4>)
 8002272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002274:	4a07      	ldr	r2, [pc, #28]	@ (8002294 <HAL_I2C_MspInit+0xb4>)
 8002276:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800227a:	6593      	str	r3, [r2, #88]	@ 0x58
 800227c:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <HAL_I2C_MspInit+0xb4>)
 800227e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002288:	bf00      	nop
 800228a:	37b0      	adds	r7, #176	@ 0xb0
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40005800 	.word	0x40005800
 8002294:	40021000 	.word	0x40021000
 8002298:	48000400 	.word	0x48000400

0800229c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002328 <HAL_TIM_Base_MspInit+0x8c>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d10c      	bne.n	80022c8 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022ae:	4b1f      	ldr	r3, [pc, #124]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b2:	4a1e      	ldr	r2, [pc, #120]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022b4:	f043 0302 	orr.w	r3, r3, #2
 80022b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80022ba:	4b1c      	ldr	r3, [pc, #112]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 80022c6:	e02a      	b.n	800231e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a18      	ldr	r2, [pc, #96]	@ (8002330 <HAL_TIM_Base_MspInit+0x94>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d10c      	bne.n	80022ec <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022d2:	4b16      	ldr	r3, [pc, #88]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d6:	4a15      	ldr	r2, [pc, #84]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022d8:	f043 0304 	orr.w	r3, r3, #4
 80022dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80022de:	4b13      	ldr	r3, [pc, #76]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e2:	f003 0304 	and.w	r3, r3, #4
 80022e6:	613b      	str	r3, [r7, #16]
 80022e8:	693b      	ldr	r3, [r7, #16]
}
 80022ea:	e018      	b.n	800231e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a10      	ldr	r2, [pc, #64]	@ (8002334 <HAL_TIM_Base_MspInit+0x98>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d113      	bne.n	800231e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80022f6:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fa:	4a0c      	ldr	r2, [pc, #48]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 80022fc:	f043 0310 	orr.w	r3, r3, #16
 8002300:	6593      	str	r3, [r2, #88]	@ 0x58
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_TIM_Base_MspInit+0x90>)
 8002304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002306:	f003 0310 	and.w	r3, r3, #16
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	2036      	movs	r0, #54	@ 0x36
 8002314:	f001 fe47 	bl	8003fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002318:	2036      	movs	r0, #54	@ 0x36
 800231a:	f001 fe60 	bl	8003fde <HAL_NVIC_EnableIRQ>
}
 800231e:	bf00      	nop
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40000400 	.word	0x40000400
 800232c:	40021000 	.word	0x40021000
 8002330:	40000800 	.word	0x40000800
 8002334:	40001000 	.word	0x40001000

08002338 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b0ac      	sub	sp, #176	@ 0xb0
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	2288      	movs	r2, #136	@ 0x88
 8002356:	2100      	movs	r1, #0
 8002358:	4618      	mov	r0, r3
 800235a:	f006 fa06 	bl	800876a <memset>
  if(huart->Instance==UART5)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a32      	ldr	r2, [pc, #200]	@ (800242c <HAL_UART_MspInit+0xf4>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d15c      	bne.n	8002422 <HAL_UART_MspInit+0xea>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002368:	2310      	movs	r3, #16
 800236a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800236c:	2300      	movs	r3, #0
 800236e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4618      	mov	r0, r3
 8002376:	f003 fdd5 	bl	8005f24 <HAL_RCCEx_PeriphCLKConfig>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002380:	f7ff fb7a 	bl	8001a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002384:	4b2a      	ldr	r3, [pc, #168]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 8002386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002388:	4a29      	ldr	r2, [pc, #164]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 800238a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800238e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002390:	4b27      	ldr	r3, [pc, #156]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 8002392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002394:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800239c:	4b24      	ldr	r3, [pc, #144]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a0:	4a23      	ldr	r2, [pc, #140]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 80023a2:	f043 0304 	orr.w	r3, r3, #4
 80023a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a8:	4b21      	ldr	r3, [pc, #132]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 80023aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	60fb      	str	r3, [r7, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 80023b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 80023ba:	f043 0308 	orr.w	r3, r3, #8
 80023be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002430 <HAL_UART_MspInit+0xf8>)
 80023c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c4:	f003 0308 	and.w	r3, r3, #8
 80023c8:	60bb      	str	r3, [r7, #8]
 80023ca:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80023cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d4:	2302      	movs	r3, #2
 80023d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e0:	2303      	movs	r3, #3
 80023e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023e6:	2308      	movs	r3, #8
 80023e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023f0:	4619      	mov	r1, r3
 80023f2:	4810      	ldr	r0, [pc, #64]	@ (8002434 <HAL_UART_MspInit+0xfc>)
 80023f4:	f002 f806 	bl	8004404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Bluetooth_TX_Pin;
 80023f8:	2304      	movs	r3, #4
 80023fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fe:	2302      	movs	r3, #2
 8002400:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800240a:	2303      	movs	r3, #3
 800240c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002410:	2308      	movs	r3, #8
 8002412:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(Bluetooth_TX_GPIO_Port, &GPIO_InitStruct);
 8002416:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800241a:	4619      	mov	r1, r3
 800241c:	4806      	ldr	r0, [pc, #24]	@ (8002438 <HAL_UART_MspInit+0x100>)
 800241e:	f001 fff1 	bl	8004404 <HAL_GPIO_Init>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8002422:	bf00      	nop
 8002424:	37b0      	adds	r7, #176	@ 0xb0
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40005000 	.word	0x40005000
 8002430:	40021000 	.word	0x40021000
 8002434:	48000800 	.word	0x48000800
 8002438:	48000c00 	.word	0x48000c00

0800243c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002440:	bf00      	nop
 8002442:	e7fd      	b.n	8002440 <NMI_Handler+0x4>

08002444 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <HardFault_Handler+0x4>

0800244c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <MemManage_Handler+0x4>

08002454 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <BusFault_Handler+0x4>

0800245c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <UsageFault_Handler+0x4>

08002464 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002472:	b480      	push	{r7}
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002492:	f000 f97f 	bl	8002794 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <DMA1_Channel1_IRQHandler+0x10>)
 80024a2:	f001 fecf 	bl	8004244 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	2000025c 	.word	0x2000025c

080024b0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SD_Button_Pin);
 80024b4:	2040      	movs	r0, #64	@ 0x40
 80024b6:	f002 f967 	bl	8004788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Manual_Mode_Button_Pin);
 80024ba:	2080      	movs	r0, #128	@ 0x80
 80024bc:	f002 f964 	bl	8004788 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80024c8:	4802      	ldr	r0, [pc, #8]	@ (80024d4 <TIM6_DAC_IRQHandler+0x10>)
 80024ca:	f004 fa3e 	bl	800694a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000390 	.word	0x20000390

080024d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return 1;
 80024dc:	2301      	movs	r3, #1
}
 80024de:	4618      	mov	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <_kill>:

int _kill(int pid, int sig)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024f2:	f006 f98d 	bl	8008810 <__errno>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2216      	movs	r2, #22
 80024fa:	601a      	str	r2, [r3, #0]
  return -1;
 80024fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002500:	4618      	mov	r0, r3
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <_exit>:

void _exit (int status)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff ffe7 	bl	80024e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800251a:	bf00      	nop
 800251c:	e7fd      	b.n	800251a <_exit+0x12>

0800251e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af00      	add	r7, sp, #0
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	e00a      	b.n	8002546 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002530:	f3af 8000 	nop.w
 8002534:	4601      	mov	r1, r0
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	1c5a      	adds	r2, r3, #1
 800253a:	60ba      	str	r2, [r7, #8]
 800253c:	b2ca      	uxtb	r2, r1
 800253e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	3301      	adds	r3, #1
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	429a      	cmp	r2, r3
 800254c:	dbf0      	blt.n	8002530 <_read+0x12>
  }

  return len;
 800254e:	687b      	ldr	r3, [r7, #4]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	e009      	b.n	800257e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	1c5a      	adds	r2, r3, #1
 800256e:	60ba      	str	r2, [r7, #8]
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	3301      	adds	r3, #1
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	429a      	cmp	r2, r3
 8002584:	dbf1      	blt.n	800256a <_write+0x12>
  }
  return len;
 8002586:	687b      	ldr	r3, [r7, #4]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3718      	adds	r7, #24
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <_close>:

int _close(int file)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025b8:	605a      	str	r2, [r3, #4]
  return 0;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <_isatty>:

int _isatty(int file)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025d0:	2301      	movs	r3, #1
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025de:	b480      	push	{r7}
 80025e0:	b085      	sub	sp, #20
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	60f8      	str	r0, [r7, #12]
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002600:	4a14      	ldr	r2, [pc, #80]	@ (8002654 <_sbrk+0x5c>)
 8002602:	4b15      	ldr	r3, [pc, #84]	@ (8002658 <_sbrk+0x60>)
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800260c:	4b13      	ldr	r3, [pc, #76]	@ (800265c <_sbrk+0x64>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d102      	bne.n	800261a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002614:	4b11      	ldr	r3, [pc, #68]	@ (800265c <_sbrk+0x64>)
 8002616:	4a12      	ldr	r2, [pc, #72]	@ (8002660 <_sbrk+0x68>)
 8002618:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800261a:	4b10      	ldr	r3, [pc, #64]	@ (800265c <_sbrk+0x64>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4413      	add	r3, r2
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	429a      	cmp	r2, r3
 8002626:	d207      	bcs.n	8002638 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002628:	f006 f8f2 	bl	8008810 <__errno>
 800262c:	4603      	mov	r3, r0
 800262e:	220c      	movs	r2, #12
 8002630:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002632:	f04f 33ff 	mov.w	r3, #4294967295
 8002636:	e009      	b.n	800264c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002638:	4b08      	ldr	r3, [pc, #32]	@ (800265c <_sbrk+0x64>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800263e:	4b07      	ldr	r3, [pc, #28]	@ (800265c <_sbrk+0x64>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4413      	add	r3, r2
 8002646:	4a05      	ldr	r2, [pc, #20]	@ (800265c <_sbrk+0x64>)
 8002648:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800264a:	68fb      	ldr	r3, [r7, #12]
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20018000 	.word	0x20018000
 8002658:	00000400 	.word	0x00000400
 800265c:	200008a0 	.word	0x200008a0
 8002660:	200009f8 	.word	0x200009f8

08002664 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002668:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <SystemInit+0x20>)
 800266a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800266e:	4a05      	ldr	r2, [pc, #20]	@ (8002684 <SystemInit+0x20>)
 8002670:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002674:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002678:	bf00      	nop
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002688:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800268c:	f7ff ffea 	bl	8002664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002690:	480c      	ldr	r0, [pc, #48]	@ (80026c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002692:	490d      	ldr	r1, [pc, #52]	@ (80026c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002694:	4a0d      	ldr	r2, [pc, #52]	@ (80026cc <LoopForever+0xe>)
  movs r3, #0
 8002696:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002698:	e002      	b.n	80026a0 <LoopCopyDataInit>

0800269a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800269a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800269c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800269e:	3304      	adds	r3, #4

080026a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026a4:	d3f9      	bcc.n	800269a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026a6:	4a0a      	ldr	r2, [pc, #40]	@ (80026d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026a8:	4c0a      	ldr	r4, [pc, #40]	@ (80026d4 <LoopForever+0x16>)
  movs r3, #0
 80026aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026ac:	e001      	b.n	80026b2 <LoopFillZerobss>

080026ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026b0:	3204      	adds	r2, #4

080026b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026b4:	d3fb      	bcc.n	80026ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026b6:	f006 f8b1 	bl	800881c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026ba:	f7fe fdf3 	bl	80012a4 <main>

080026be <LoopForever>:

LoopForever:
    b LoopForever
 80026be:	e7fe      	b.n	80026be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80026c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026c8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80026cc:	0800b4fc 	.word	0x0800b4fc
  ldr r2, =_sbss
 80026d0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80026d4:	200009f4 	.word	0x200009f4

080026d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026d8:	e7fe      	b.n	80026d8 <ADC1_2_IRQHandler>
	...

080026dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026e2:	2300      	movs	r3, #0
 80026e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002718 <HAL_Init+0x3c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002718 <HAL_Init+0x3c>)
 80026ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026f2:	2003      	movs	r0, #3
 80026f4:	f001 fc4c 	bl	8003f90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026f8:	2000      	movs	r0, #0
 80026fa:	f000 f80f 	bl	800271c <HAL_InitTick>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	71fb      	strb	r3, [r7, #7]
 8002708:	e001      	b.n	800270e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800270a:	f7ff fc8f 	bl	800202c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800270e:	79fb      	ldrb	r3, [r7, #7]
}
 8002710:	4618      	mov	r0, r3
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40022000 	.word	0x40022000

0800271c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002728:	4b17      	ldr	r3, [pc, #92]	@ (8002788 <HAL_InitTick+0x6c>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d023      	beq.n	8002778 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002730:	4b16      	ldr	r3, [pc, #88]	@ (800278c <HAL_InitTick+0x70>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4b14      	ldr	r3, [pc, #80]	@ (8002788 <HAL_InitTick+0x6c>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	4619      	mov	r1, r3
 800273a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800273e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002742:	fbb2 f3f3 	udiv	r3, r2, r3
 8002746:	4618      	mov	r0, r3
 8002748:	f001 fc57 	bl	8003ffa <HAL_SYSTICK_Config>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10f      	bne.n	8002772 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b0f      	cmp	r3, #15
 8002756:	d809      	bhi.n	800276c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002758:	2200      	movs	r2, #0
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	f04f 30ff 	mov.w	r0, #4294967295
 8002760:	f001 fc21 	bl	8003fa6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002764:	4a0a      	ldr	r2, [pc, #40]	@ (8002790 <HAL_InitTick+0x74>)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e007      	b.n	800277c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	73fb      	strb	r3, [r7, #15]
 8002770:	e004      	b.n	800277c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
 8002776:	e001      	b.n	800277c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800277c:	7bfb      	ldrb	r3, [r7, #15]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000010 	.word	0x20000010
 800278c:	20000008 	.word	0x20000008
 8002790:	2000000c 	.word	0x2000000c

08002794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002798:	4b06      	ldr	r3, [pc, #24]	@ (80027b4 <HAL_IncTick+0x20>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	461a      	mov	r2, r3
 800279e:	4b06      	ldr	r3, [pc, #24]	@ (80027b8 <HAL_IncTick+0x24>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4413      	add	r3, r2
 80027a4:	4a04      	ldr	r2, [pc, #16]	@ (80027b8 <HAL_IncTick+0x24>)
 80027a6:	6013      	str	r3, [r2, #0]
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20000010 	.word	0x20000010
 80027b8:	200008a4 	.word	0x200008a4

080027bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return uwTick;
 80027c0:	4b03      	ldr	r3, [pc, #12]	@ (80027d0 <HAL_GetTick+0x14>)
 80027c2:	681b      	ldr	r3, [r3, #0]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	200008a4 	.word	0x200008a4

080027d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027dc:	f7ff ffee 	bl	80027bc <HAL_GetTick>
 80027e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ec:	d005      	beq.n	80027fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80027ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002818 <HAL_Delay+0x44>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4413      	add	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027fa:	bf00      	nop
 80027fc:	f7ff ffde 	bl	80027bc <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	429a      	cmp	r2, r3
 800280a:	d8f7      	bhi.n	80027fc <HAL_Delay+0x28>
  {
  }
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000010 	.word	0x20000010

0800281c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	431a      	orrs	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	609a      	str	r2, [r3, #8]
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
 800284a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	609a      	str	r2, [r3, #8]
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002878:	4618      	mov	r0, r3
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	3360      	adds	r3, #96	@ 0x60
 8002896:	461a      	mov	r2, r3
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b08      	ldr	r3, [pc, #32]	@ (80028c8 <LL_ADC_SetOffset+0x44>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80028bc:	bf00      	nop
 80028be:	371c      	adds	r7, #28
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	03fff000 	.word	0x03fff000

080028cc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3360      	adds	r3, #96	@ 0x60
 80028da:	461a      	mov	r2, r3
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	3360      	adds	r3, #96	@ 0x60
 8002908:	461a      	mov	r2, r3
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	431a      	orrs	r2, r3
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002942:	2301      	movs	r3, #1
 8002944:	e000      	b.n	8002948 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002954:	b480      	push	{r7}
 8002956:	b087      	sub	sp, #28
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	3330      	adds	r3, #48	@ 0x30
 8002964:	461a      	mov	r2, r3
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	0a1b      	lsrs	r3, r3, #8
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	f003 030c 	and.w	r3, r3, #12
 8002970:	4413      	add	r3, r2
 8002972:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f003 031f 	and.w	r3, r3, #31
 800297e:	211f      	movs	r1, #31
 8002980:	fa01 f303 	lsl.w	r3, r1, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	401a      	ands	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	0e9b      	lsrs	r3, r3, #26
 800298c:	f003 011f 	and.w	r1, r3, #31
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f003 031f 	and.w	r3, r3, #31
 8002996:	fa01 f303 	lsl.w	r3, r1, r3
 800299a:	431a      	orrs	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029a0:	bf00      	nop
 80029a2:	371c      	adds	r7, #28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b087      	sub	sp, #28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	3314      	adds	r3, #20
 80029bc:	461a      	mov	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	0e5b      	lsrs	r3, r3, #25
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	4413      	add	r3, r2
 80029ca:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	0d1b      	lsrs	r3, r3, #20
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	2107      	movs	r1, #7
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	401a      	ands	r2, r3
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	0d1b      	lsrs	r3, r3, #20
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	fa01 f303 	lsl.w	r3, r1, r3
 80029f0:	431a      	orrs	r2, r3
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029f6:	bf00      	nop
 80029f8:	371c      	adds	r7, #28
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	401a      	ands	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f003 0318 	and.w	r3, r3, #24
 8002a26:	4908      	ldr	r1, [pc, #32]	@ (8002a48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a28:	40d9      	lsrs	r1, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	400b      	ands	r3, r1
 8002a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a32:	431a      	orrs	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a3a:	bf00      	nop
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	0007ffff 	.word	0x0007ffff

08002a4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 031f 	and.w	r3, r3, #31
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002a78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6093      	str	r3, [r2, #8]
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002aa0:	d101      	bne.n	8002aa6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e000      	b.n	8002aa8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002ac4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ac8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002af0:	d101      	bne.n	8002af6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b18:	f043 0201 	orr.w	r2, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b40:	f043 0202 	orr.w	r2, r3, #2
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d101      	bne.n	8002b6c <LL_ADC_IsEnabled+0x18>
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e000      	b.n	8002b6e <LL_ADC_IsEnabled+0x1a>
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d101      	bne.n	8002b92 <LL_ADC_IsDisableOngoing+0x18>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <LL_ADC_IsDisableOngoing+0x1a>
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bb0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bb4:	f043 0204 	orr.w	r2, r3, #4
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	2b04      	cmp	r3, #4
 8002bda:	d101      	bne.n	8002be0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b083      	sub	sp, #12
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b08      	cmp	r3, #8
 8002c00:	d101      	bne.n	8002c06 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c14:	b590      	push	{r4, r7, lr}
 8002c16:	b089      	sub	sp, #36	@ 0x24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c20:	2300      	movs	r3, #0
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e130      	b.n	8002e90 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d109      	bne.n	8002c50 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff fa19 	bl	8002074 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff19 	bl	8002a8c <LL_ADC_IsDeepPowerDownEnabled>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d004      	beq.n	8002c6a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff feff 	bl	8002a68 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff ff34 	bl	8002adc <LL_ADC_IsInternalRegulatorEnabled>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d115      	bne.n	8002ca6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff ff18 	bl	8002ab4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c84:	4b84      	ldr	r3, [pc, #528]	@ (8002e98 <HAL_ADC_Init+0x284>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	099b      	lsrs	r3, r3, #6
 8002c8a:	4a84      	ldr	r2, [pc, #528]	@ (8002e9c <HAL_ADC_Init+0x288>)
 8002c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c90:	099b      	lsrs	r3, r3, #6
 8002c92:	3301      	adds	r3, #1
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c98:	e002      	b.n	8002ca0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f9      	bne.n	8002c9a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff ff16 	bl	8002adc <LL_ADC_IsInternalRegulatorEnabled>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10d      	bne.n	8002cd2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cba:	f043 0210 	orr.w	r2, r3, #16
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc6:	f043 0201 	orr.w	r2, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff ff76 	bl	8002bc8 <LL_ADC_REG_IsConversionOngoing>
 8002cdc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce2:	f003 0310 	and.w	r3, r3, #16
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f040 80c9 	bne.w	8002e7e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f040 80c5 	bne.w	8002e7e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002cfc:	f043 0202 	orr.w	r2, r3, #2
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff ff23 	bl	8002b54 <LL_ADC_IsEnabled>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d115      	bne.n	8002d40 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d14:	4862      	ldr	r0, [pc, #392]	@ (8002ea0 <HAL_ADC_Init+0x28c>)
 8002d16:	f7ff ff1d 	bl	8002b54 <LL_ADC_IsEnabled>
 8002d1a:	4604      	mov	r4, r0
 8002d1c:	4861      	ldr	r0, [pc, #388]	@ (8002ea4 <HAL_ADC_Init+0x290>)
 8002d1e:	f7ff ff19 	bl	8002b54 <LL_ADC_IsEnabled>
 8002d22:	4603      	mov	r3, r0
 8002d24:	431c      	orrs	r4, r3
 8002d26:	4860      	ldr	r0, [pc, #384]	@ (8002ea8 <HAL_ADC_Init+0x294>)
 8002d28:	f7ff ff14 	bl	8002b54 <LL_ADC_IsEnabled>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	4323      	orrs	r3, r4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d105      	bne.n	8002d40 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4619      	mov	r1, r3
 8002d3a:	485c      	ldr	r0, [pc, #368]	@ (8002eac <HAL_ADC_Init+0x298>)
 8002d3c:	f7ff fd6e 	bl	800281c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	7e5b      	ldrb	r3, [r3, #25]
 8002d44:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d4a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d50:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d56:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d5e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d106      	bne.n	8002d7c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d72:	3b01      	subs	r3, #1
 8002d74:	045b      	lsls	r3, r3, #17
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d009      	beq.n	8002d98 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d88:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d90:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	4b44      	ldr	r3, [pc, #272]	@ (8002eb0 <HAL_ADC_Init+0x29c>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	69b9      	ldr	r1, [r7, #24]
 8002da8:	430b      	orrs	r3, r1
 8002daa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff1c 	bl	8002bee <LL_ADC_INJ_IsConversionOngoing>
 8002db6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d13d      	bne.n	8002e3a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d13a      	bne.n	8002e3a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dc8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002dd0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002de0:	f023 0302 	bic.w	r3, r3, #2
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	69b9      	ldr	r1, [r7, #24]
 8002dea:	430b      	orrs	r3, r1
 8002dec:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d118      	bne.n	8002e2a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002e02:	f023 0304 	bic.w	r3, r3, #4
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e0e:	4311      	orrs	r1, r2
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002e14:	4311      	orrs	r1, r2
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f042 0201 	orr.w	r2, r2, #1
 8002e26:	611a      	str	r2, [r3, #16]
 8002e28:	e007      	b.n	8002e3a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0201 	bic.w	r2, r2, #1
 8002e38:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d10c      	bne.n	8002e5c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e48:	f023 010f 	bic.w	r1, r3, #15
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69db      	ldr	r3, [r3, #28]
 8002e50:	1e5a      	subs	r2, r3, #1
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e5a:	e007      	b.n	8002e6c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 020f 	bic.w	r2, r2, #15
 8002e6a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e70:	f023 0303 	bic.w	r3, r3, #3
 8002e74:	f043 0201 	orr.w	r2, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e7c:	e007      	b.n	8002e8e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e82:	f043 0210 	orr.w	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3724      	adds	r7, #36	@ 0x24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd90      	pop	{r4, r7, pc}
 8002e98:	20000008 	.word	0x20000008
 8002e9c:	053e2d63 	.word	0x053e2d63
 8002ea0:	50040000 	.word	0x50040000
 8002ea4:	50040100 	.word	0x50040100
 8002ea8:	50040200 	.word	0x50040200
 8002eac:	50040300 	.word	0x50040300
 8002eb0:	fff0c007 	.word	0xfff0c007

08002eb4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ec0:	4853      	ldr	r0, [pc, #332]	@ (8003010 <HAL_ADC_Start_DMA+0x15c>)
 8002ec2:	f7ff fdc3 	bl	8002a4c <LL_ADC_GetMultimode>
 8002ec6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff fe7b 	bl	8002bc8 <LL_ADC_REG_IsConversionOngoing>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f040 8093 	bne.w	8003000 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_ADC_Start_DMA+0x34>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e08e      	b.n	8003006 <HAL_ADC_Start_DMA+0x152>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a47      	ldr	r2, [pc, #284]	@ (8003014 <HAL_ADC_Start_DMA+0x160>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d008      	beq.n	8002f0c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	2b05      	cmp	r3, #5
 8002f04:	d002      	beq.n	8002f0c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	2b09      	cmp	r3, #9
 8002f0a:	d172      	bne.n	8002ff2 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f000 fc93 	bl	8003838 <ADC_Enable>
 8002f12:	4603      	mov	r3, r0
 8002f14:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f16:	7dfb      	ldrb	r3, [r7, #23]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d165      	bne.n	8002fe8 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f20:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f24:	f023 0301 	bic.w	r3, r3, #1
 8002f28:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a38      	ldr	r2, [pc, #224]	@ (8003018 <HAL_ADC_Start_DMA+0x164>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d002      	beq.n	8002f40 <HAL_ADC_Start_DMA+0x8c>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	e000      	b.n	8002f42 <HAL_ADC_Start_DMA+0x8e>
 8002f40:	4b36      	ldr	r3, [pc, #216]	@ (800301c <HAL_ADC_Start_DMA+0x168>)
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	6812      	ldr	r2, [r2, #0]
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d002      	beq.n	8002f50 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d105      	bne.n	8002f5c <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f54:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d006      	beq.n	8002f76 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6c:	f023 0206 	bic.w	r2, r3, #6
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f74:	e002      	b.n	8002f7c <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f80:	4a27      	ldr	r2, [pc, #156]	@ (8003020 <HAL_ADC_Start_DMA+0x16c>)
 8002f82:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f88:	4a26      	ldr	r2, [pc, #152]	@ (8003024 <HAL_ADC_Start_DMA+0x170>)
 8002f8a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f90:	4a25      	ldr	r2, [pc, #148]	@ (8003028 <HAL_ADC_Start_DMA+0x174>)
 8002f92:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	221c      	movs	r2, #28
 8002f9a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f042 0210 	orr.w	r2, r2, #16
 8002fb2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	3340      	adds	r3, #64	@ 0x40
 8002fce:	4619      	mov	r1, r3
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f001 f8d6 	bl	8004184 <HAL_DMA_Start_IT>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff fddd 	bl	8002ba0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002fe6:	e00d      	b.n	8003004 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8002ff0:	e008      	b.n	8003004 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002ffe:	e001      	b.n	8003004 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003000:	2302      	movs	r3, #2
 8003002:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003004:	7dfb      	ldrb	r3, [r7, #23]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	50040300 	.word	0x50040300
 8003014:	50040200 	.word	0x50040200
 8003018:	50040100 	.word	0x50040100
 800301c:	50040000 	.word	0x50040000
 8003020:	08003a03 	.word	0x08003a03
 8003024:	08003adb 	.word	0x08003adb
 8003028:	08003af7 	.word	0x08003af7

0800302c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b0b6      	sub	sp, #216	@ 0xd8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800305e:	2300      	movs	r3, #0
 8003060:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003064:	2300      	movs	r3, #0
 8003066:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800306e:	2b01      	cmp	r3, #1
 8003070:	d101      	bne.n	8003076 <HAL_ADC_ConfigChannel+0x22>
 8003072:	2302      	movs	r3, #2
 8003074:	e3c9      	b.n	800380a <HAL_ADC_ConfigChannel+0x7b6>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2201      	movs	r2, #1
 800307a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f7ff fda0 	bl	8002bc8 <LL_ADC_REG_IsConversionOngoing>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	f040 83aa 	bne.w	80037e4 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	2b05      	cmp	r3, #5
 800309e:	d824      	bhi.n	80030ea <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	3b02      	subs	r3, #2
 80030a6:	2b03      	cmp	r3, #3
 80030a8:	d81b      	bhi.n	80030e2 <HAL_ADC_ConfigChannel+0x8e>
 80030aa:	a201      	add	r2, pc, #4	@ (adr r2, 80030b0 <HAL_ADC_ConfigChannel+0x5c>)
 80030ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b0:	080030c1 	.word	0x080030c1
 80030b4:	080030c9 	.word	0x080030c9
 80030b8:	080030d1 	.word	0x080030d1
 80030bc:	080030d9 	.word	0x080030d9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80030c0:	230c      	movs	r3, #12
 80030c2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030c6:	e010      	b.n	80030ea <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80030c8:	2312      	movs	r3, #18
 80030ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030ce:	e00c      	b.n	80030ea <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80030d0:	2318      	movs	r3, #24
 80030d2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030d6:	e008      	b.n	80030ea <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80030d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030e0:	e003      	b.n	80030ea <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80030e2:	2306      	movs	r3, #6
 80030e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030e8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6818      	ldr	r0, [r3, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	461a      	mov	r2, r3
 80030f4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80030f8:	f7ff fc2c 	bl	8002954 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff fd61 	bl	8002bc8 <LL_ADC_REG_IsConversionOngoing>
 8003106:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff fd6d 	bl	8002bee <LL_ADC_INJ_IsConversionOngoing>
 8003114:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003118:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800311c:	2b00      	cmp	r3, #0
 800311e:	f040 81a4 	bne.w	800346a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003122:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003126:	2b00      	cmp	r3, #0
 8003128:	f040 819f 	bne.w	800346a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6818      	ldr	r0, [r3, #0]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	6819      	ldr	r1, [r3, #0]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	461a      	mov	r2, r3
 800313a:	f7ff fc37 	bl	80029ac <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	695a      	ldr	r2, [r3, #20]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	08db      	lsrs	r3, r3, #3
 800314a:	f003 0303 	and.w	r3, r3, #3
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	2b04      	cmp	r3, #4
 800315e:	d00a      	beq.n	8003176 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6818      	ldr	r0, [r3, #0]
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	6919      	ldr	r1, [r3, #16]
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003170:	f7ff fb88 	bl	8002884 <LL_ADC_SetOffset>
 8003174:	e179      	b.n	800346a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2100      	movs	r1, #0
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff fba5 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003182:	4603      	mov	r3, r0
 8003184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10a      	bne.n	80031a2 <HAL_ADC_ConfigChannel+0x14e>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2100      	movs	r1, #0
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff fb9a 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003198:	4603      	mov	r3, r0
 800319a:	0e9b      	lsrs	r3, r3, #26
 800319c:	f003 021f 	and.w	r2, r3, #31
 80031a0:	e01e      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x18c>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2100      	movs	r1, #0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fb8f 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80031b8:	fa93 f3a3 	rbit	r3, r3
 80031bc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80031c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80031d0:	2320      	movs	r3, #32
 80031d2:	e004      	b.n	80031de <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80031d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031d8:	fab3 f383 	clz	r3, r3
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d105      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x1a4>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	0e9b      	lsrs	r3, r3, #26
 80031f2:	f003 031f 	and.w	r3, r3, #31
 80031f6:	e018      	b.n	800322a <HAL_ADC_ConfigChannel+0x1d6>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003204:	fa93 f3a3 	rbit	r3, r3
 8003208:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800320c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003210:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003214:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800321c:	2320      	movs	r3, #32
 800321e:	e004      	b.n	800322a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003220:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003224:	fab3 f383 	clz	r3, r3
 8003228:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800322a:	429a      	cmp	r2, r3
 800322c:	d106      	bne.n	800323c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2200      	movs	r2, #0
 8003234:	2100      	movs	r1, #0
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fb5e 	bl	80028f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2101      	movs	r1, #1
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fb42 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003248:	4603      	mov	r3, r0
 800324a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10a      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x214>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2101      	movs	r1, #1
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff fb37 	bl	80028cc <LL_ADC_GetOffsetChannel>
 800325e:	4603      	mov	r3, r0
 8003260:	0e9b      	lsrs	r3, r3, #26
 8003262:	f003 021f 	and.w	r2, r3, #31
 8003266:	e01e      	b.n	80032a6 <HAL_ADC_ConfigChannel+0x252>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2101      	movs	r1, #1
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fb2c 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003274:	4603      	mov	r3, r0
 8003276:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800327e:	fa93 f3a3 	rbit	r3, r3
 8003282:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003286:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800328a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800328e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003296:	2320      	movs	r3, #32
 8003298:	e004      	b.n	80032a4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800329a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800329e:	fab3 f383 	clz	r3, r3
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d105      	bne.n	80032be <HAL_ADC_ConfigChannel+0x26a>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	0e9b      	lsrs	r3, r3, #26
 80032b8:	f003 031f 	and.w	r3, r3, #31
 80032bc:	e018      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x29c>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032ca:	fa93 f3a3 	rbit	r3, r3
 80032ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80032d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80032d6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80032da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80032e2:	2320      	movs	r3, #32
 80032e4:	e004      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80032e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032ea:	fab3 f383 	clz	r3, r3
 80032ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d106      	bne.n	8003302 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2200      	movs	r2, #0
 80032fa:	2101      	movs	r1, #1
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff fafb 	bl	80028f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2102      	movs	r1, #2
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fadf 	bl	80028cc <LL_ADC_GetOffsetChannel>
 800330e:	4603      	mov	r3, r0
 8003310:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10a      	bne.n	800332e <HAL_ADC_ConfigChannel+0x2da>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2102      	movs	r1, #2
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff fad4 	bl	80028cc <LL_ADC_GetOffsetChannel>
 8003324:	4603      	mov	r3, r0
 8003326:	0e9b      	lsrs	r3, r3, #26
 8003328:	f003 021f 	and.w	r2, r3, #31
 800332c:	e01e      	b.n	800336c <HAL_ADC_ConfigChannel+0x318>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2102      	movs	r1, #2
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff fac9 	bl	80028cc <LL_ADC_GetOffsetChannel>
 800333a:	4603      	mov	r3, r0
 800333c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003340:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003344:	fa93 f3a3 	rbit	r3, r3
 8003348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800334c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003350:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003354:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800335c:	2320      	movs	r3, #32
 800335e:	e004      	b.n	800336a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003360:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003364:	fab3 f383 	clz	r3, r3
 8003368:	b2db      	uxtb	r3, r3
 800336a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003374:	2b00      	cmp	r3, #0
 8003376:	d105      	bne.n	8003384 <HAL_ADC_ConfigChannel+0x330>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	0e9b      	lsrs	r3, r3, #26
 800337e:	f003 031f 	and.w	r3, r3, #31
 8003382:	e014      	b.n	80033ae <HAL_ADC_ConfigChannel+0x35a>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800338c:	fa93 f3a3 	rbit	r3, r3
 8003390:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003392:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003394:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003398:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800339c:	2b00      	cmp	r3, #0
 800339e:	d101      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80033a0:	2320      	movs	r3, #32
 80033a2:	e004      	b.n	80033ae <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80033a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033a8:	fab3 f383 	clz	r3, r3
 80033ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d106      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2200      	movs	r2, #0
 80033b8:	2102      	movs	r1, #2
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff fa9c 	bl	80028f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2103      	movs	r1, #3
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fa80 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10a      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x398>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2103      	movs	r1, #3
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff fa75 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80033e2:	4603      	mov	r3, r0
 80033e4:	0e9b      	lsrs	r3, r3, #26
 80033e6:	f003 021f 	and.w	r2, r3, #31
 80033ea:	e017      	b.n	800341c <HAL_ADC_ConfigChannel+0x3c8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2103      	movs	r1, #3
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fa6a 	bl	80028cc <LL_ADC_GetOffsetChannel>
 80033f8:	4603      	mov	r3, r0
 80033fa:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003406:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003408:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800340e:	2320      	movs	r3, #32
 8003410:	e003      	b.n	800341a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003412:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003414:	fab3 f383 	clz	r3, r3
 8003418:	b2db      	uxtb	r3, r3
 800341a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003424:	2b00      	cmp	r3, #0
 8003426:	d105      	bne.n	8003434 <HAL_ADC_ConfigChannel+0x3e0>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	0e9b      	lsrs	r3, r3, #26
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	e011      	b.n	8003458 <HAL_ADC_ConfigChannel+0x404>
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800343c:	fa93 f3a3 	rbit	r3, r3
 8003440:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003442:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003444:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003446:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800344c:	2320      	movs	r3, #32
 800344e:	e003      	b.n	8003458 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003450:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003452:	fab3 f383 	clz	r3, r3
 8003456:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003458:	429a      	cmp	r2, r3
 800345a:	d106      	bne.n	800346a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2200      	movs	r2, #0
 8003462:	2103      	movs	r1, #3
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff fa47 	bl	80028f8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff fb70 	bl	8002b54 <LL_ADC_IsEnabled>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	f040 8140 	bne.w	80036fc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6818      	ldr	r0, [r3, #0]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	6819      	ldr	r1, [r3, #0]
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	461a      	mov	r2, r3
 800348a:	f7ff fabb 	bl	8002a04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	4a8f      	ldr	r2, [pc, #572]	@ (80036d0 <HAL_ADC_ConfigChannel+0x67c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	f040 8131 	bne.w	80036fc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10b      	bne.n	80034c2 <HAL_ADC_ConfigChannel+0x46e>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	0e9b      	lsrs	r3, r3, #26
 80034b0:	3301      	adds	r3, #1
 80034b2:	f003 031f 	and.w	r3, r3, #31
 80034b6:	2b09      	cmp	r3, #9
 80034b8:	bf94      	ite	ls
 80034ba:	2301      	movls	r3, #1
 80034bc:	2300      	movhi	r3, #0
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	e019      	b.n	80034f6 <HAL_ADC_ConfigChannel+0x4a2>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034ca:	fa93 f3a3 	rbit	r3, r3
 80034ce:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80034d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80034d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80034da:	2320      	movs	r3, #32
 80034dc:	e003      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80034de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034e0:	fab3 f383 	clz	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	3301      	adds	r3, #1
 80034e8:	f003 031f 	and.w	r3, r3, #31
 80034ec:	2b09      	cmp	r3, #9
 80034ee:	bf94      	ite	ls
 80034f0:	2301      	movls	r3, #1
 80034f2:	2300      	movhi	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d079      	beq.n	80035ee <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003502:	2b00      	cmp	r3, #0
 8003504:	d107      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x4c2>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	0e9b      	lsrs	r3, r3, #26
 800350c:	3301      	adds	r3, #1
 800350e:	069b      	lsls	r3, r3, #26
 8003510:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003514:	e015      	b.n	8003542 <HAL_ADC_ConfigChannel+0x4ee>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800351e:	fa93 f3a3 	rbit	r3, r3
 8003522:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003526:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003528:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800352e:	2320      	movs	r3, #32
 8003530:	e003      	b.n	800353a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003534:	fab3 f383 	clz	r3, r3
 8003538:	b2db      	uxtb	r3, r3
 800353a:	3301      	adds	r3, #1
 800353c:	069b      	lsls	r3, r3, #26
 800353e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354a:	2b00      	cmp	r3, #0
 800354c:	d109      	bne.n	8003562 <HAL_ADC_ConfigChannel+0x50e>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	0e9b      	lsrs	r3, r3, #26
 8003554:	3301      	adds	r3, #1
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	2101      	movs	r1, #1
 800355c:	fa01 f303 	lsl.w	r3, r1, r3
 8003560:	e017      	b.n	8003592 <HAL_ADC_ConfigChannel+0x53e>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800356a:	fa93 f3a3 	rbit	r3, r3
 800356e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003572:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800357a:	2320      	movs	r3, #32
 800357c:	e003      	b.n	8003586 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800357e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003580:	fab3 f383 	clz	r3, r3
 8003584:	b2db      	uxtb	r3, r3
 8003586:	3301      	adds	r3, #1
 8003588:	f003 031f 	and.w	r3, r3, #31
 800358c:	2101      	movs	r1, #1
 800358e:	fa01 f303 	lsl.w	r3, r1, r3
 8003592:	ea42 0103 	orr.w	r1, r2, r3
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10a      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x564>
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	0e9b      	lsrs	r3, r3, #26
 80035a8:	3301      	adds	r3, #1
 80035aa:	f003 021f 	and.w	r2, r3, #31
 80035ae:	4613      	mov	r3, r2
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	4413      	add	r3, r2
 80035b4:	051b      	lsls	r3, r3, #20
 80035b6:	e018      	b.n	80035ea <HAL_ADC_ConfigChannel+0x596>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c0:	fa93 f3a3 	rbit	r3, r3
 80035c4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80035c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80035ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80035d0:	2320      	movs	r3, #32
 80035d2:	e003      	b.n	80035dc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80035d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035d6:	fab3 f383 	clz	r3, r3
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	3301      	adds	r3, #1
 80035de:	f003 021f 	and.w	r2, r3, #31
 80035e2:	4613      	mov	r3, r2
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	4413      	add	r3, r2
 80035e8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035ea:	430b      	orrs	r3, r1
 80035ec:	e081      	b.n	80036f2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d107      	bne.n	800360a <HAL_ADC_ConfigChannel+0x5b6>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	0e9b      	lsrs	r3, r3, #26
 8003600:	3301      	adds	r3, #1
 8003602:	069b      	lsls	r3, r3, #26
 8003604:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003608:	e015      	b.n	8003636 <HAL_ADC_ConfigChannel+0x5e2>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003612:	fa93 f3a3 	rbit	r3, r3
 8003616:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800361c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003622:	2320      	movs	r3, #32
 8003624:	e003      	b.n	800362e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
 800362e:	3301      	adds	r3, #1
 8003630:	069b      	lsls	r3, r3, #26
 8003632:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800363e:	2b00      	cmp	r3, #0
 8003640:	d109      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x602>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	0e9b      	lsrs	r3, r3, #26
 8003648:	3301      	adds	r3, #1
 800364a:	f003 031f 	and.w	r3, r3, #31
 800364e:	2101      	movs	r1, #1
 8003650:	fa01 f303 	lsl.w	r3, r1, r3
 8003654:	e017      	b.n	8003686 <HAL_ADC_ConfigChannel+0x632>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	fa93 f3a3 	rbit	r3, r3
 8003662:	61bb      	str	r3, [r7, #24]
  return result;
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800366e:	2320      	movs	r3, #32
 8003670:	e003      	b.n	800367a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	fab3 f383 	clz	r3, r3
 8003678:	b2db      	uxtb	r3, r3
 800367a:	3301      	adds	r3, #1
 800367c:	f003 031f 	and.w	r3, r3, #31
 8003680:	2101      	movs	r1, #1
 8003682:	fa01 f303 	lsl.w	r3, r1, r3
 8003686:	ea42 0103 	orr.w	r1, r2, r3
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003692:	2b00      	cmp	r3, #0
 8003694:	d10d      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x65e>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	0e9b      	lsrs	r3, r3, #26
 800369c:	3301      	adds	r3, #1
 800369e:	f003 021f 	and.w	r2, r3, #31
 80036a2:	4613      	mov	r3, r2
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	4413      	add	r3, r2
 80036a8:	3b1e      	subs	r3, #30
 80036aa:	051b      	lsls	r3, r3, #20
 80036ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036b0:	e01e      	b.n	80036f0 <HAL_ADC_ConfigChannel+0x69c>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	60fb      	str	r3, [r7, #12]
  return result;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d104      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80036ca:	2320      	movs	r3, #32
 80036cc:	e006      	b.n	80036dc <HAL_ADC_ConfigChannel+0x688>
 80036ce:	bf00      	nop
 80036d0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	fab3 f383 	clz	r3, r3
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	3301      	adds	r3, #1
 80036de:	f003 021f 	and.w	r2, r3, #31
 80036e2:	4613      	mov	r3, r2
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	4413      	add	r3, r2
 80036e8:	3b1e      	subs	r3, #30
 80036ea:	051b      	lsls	r3, r3, #20
 80036ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036f0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036f6:	4619      	mov	r1, r3
 80036f8:	f7ff f958 	bl	80029ac <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	4b44      	ldr	r3, [pc, #272]	@ (8003814 <HAL_ADC_ConfigChannel+0x7c0>)
 8003702:	4013      	ands	r3, r2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d07a      	beq.n	80037fe <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003708:	4843      	ldr	r0, [pc, #268]	@ (8003818 <HAL_ADC_ConfigChannel+0x7c4>)
 800370a:	f7ff f8ad 	bl	8002868 <LL_ADC_GetCommonPathInternalCh>
 800370e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a41      	ldr	r2, [pc, #260]	@ (800381c <HAL_ADC_ConfigChannel+0x7c8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d12c      	bne.n	8003776 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800371c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003720:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d126      	bne.n	8003776 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a3c      	ldr	r2, [pc, #240]	@ (8003820 <HAL_ADC_ConfigChannel+0x7cc>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d004      	beq.n	800373c <HAL_ADC_ConfigChannel+0x6e8>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a3b      	ldr	r2, [pc, #236]	@ (8003824 <HAL_ADC_ConfigChannel+0x7d0>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d15d      	bne.n	80037f8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800373c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003740:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003744:	4619      	mov	r1, r3
 8003746:	4834      	ldr	r0, [pc, #208]	@ (8003818 <HAL_ADC_ConfigChannel+0x7c4>)
 8003748:	f7ff f87b 	bl	8002842 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800374c:	4b36      	ldr	r3, [pc, #216]	@ (8003828 <HAL_ADC_ConfigChannel+0x7d4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	099b      	lsrs	r3, r3, #6
 8003752:	4a36      	ldr	r2, [pc, #216]	@ (800382c <HAL_ADC_ConfigChannel+0x7d8>)
 8003754:	fba2 2303 	umull	r2, r3, r2, r3
 8003758:	099b      	lsrs	r3, r3, #6
 800375a:	1c5a      	adds	r2, r3, #1
 800375c:	4613      	mov	r3, r2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	4413      	add	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003766:	e002      	b.n	800376e <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	3b01      	subs	r3, #1
 800376c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1f9      	bne.n	8003768 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003774:	e040      	b.n	80037f8 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a2d      	ldr	r2, [pc, #180]	@ (8003830 <HAL_ADC_ConfigChannel+0x7dc>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d118      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003780:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003784:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d112      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a23      	ldr	r2, [pc, #140]	@ (8003820 <HAL_ADC_ConfigChannel+0x7cc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d004      	beq.n	80037a0 <HAL_ADC_ConfigChannel+0x74c>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a22      	ldr	r2, [pc, #136]	@ (8003824 <HAL_ADC_ConfigChannel+0x7d0>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d12d      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037a8:	4619      	mov	r1, r3
 80037aa:	481b      	ldr	r0, [pc, #108]	@ (8003818 <HAL_ADC_ConfigChannel+0x7c4>)
 80037ac:	f7ff f849 	bl	8002842 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037b0:	e024      	b.n	80037fc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003834 <HAL_ADC_ConfigChannel+0x7e0>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d120      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d11a      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a14      	ldr	r2, [pc, #80]	@ (8003820 <HAL_ADC_ConfigChannel+0x7cc>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d115      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037da:	4619      	mov	r1, r3
 80037dc:	480e      	ldr	r0, [pc, #56]	@ (8003818 <HAL_ADC_ConfigChannel+0x7c4>)
 80037de:	f7ff f830 	bl	8002842 <LL_ADC_SetCommonPathInternalCh>
 80037e2:	e00c      	b.n	80037fe <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e8:	f043 0220 	orr.w	r2, r3, #32
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80037f6:	e002      	b.n	80037fe <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037f8:	bf00      	nop
 80037fa:	e000      	b.n	80037fe <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003806:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800380a:	4618      	mov	r0, r3
 800380c:	37d8      	adds	r7, #216	@ 0xd8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	80080000 	.word	0x80080000
 8003818:	50040300 	.word	0x50040300
 800381c:	c7520000 	.word	0xc7520000
 8003820:	50040000 	.word	0x50040000
 8003824:	50040200 	.word	0x50040200
 8003828:	20000008 	.word	0x20000008
 800382c:	053e2d63 	.word	0x053e2d63
 8003830:	cb840000 	.word	0xcb840000
 8003834:	80000001 	.word	0x80000001

08003838 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003840:	2300      	movs	r3, #0
 8003842:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff f983 	bl	8002b54 <LL_ADC_IsEnabled>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d169      	bne.n	8003928 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	4b36      	ldr	r3, [pc, #216]	@ (8003934 <ADC_Enable+0xfc>)
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00d      	beq.n	800387e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003866:	f043 0210 	orr.w	r2, r3, #16
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003872:	f043 0201 	orr.w	r2, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e055      	b.n	800392a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f7ff f93e 	bl	8002b04 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003888:	482b      	ldr	r0, [pc, #172]	@ (8003938 <ADC_Enable+0x100>)
 800388a:	f7fe ffed 	bl	8002868 <LL_ADC_GetCommonPathInternalCh>
 800388e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003890:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003894:	2b00      	cmp	r3, #0
 8003896:	d013      	beq.n	80038c0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003898:	4b28      	ldr	r3, [pc, #160]	@ (800393c <ADC_Enable+0x104>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	099b      	lsrs	r3, r3, #6
 800389e:	4a28      	ldr	r2, [pc, #160]	@ (8003940 <ADC_Enable+0x108>)
 80038a0:	fba2 2303 	umull	r2, r3, r2, r3
 80038a4:	099b      	lsrs	r3, r3, #6
 80038a6:	1c5a      	adds	r2, r3, #1
 80038a8:	4613      	mov	r3, r2
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	4413      	add	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038b2:	e002      	b.n	80038ba <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1f9      	bne.n	80038b4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80038c0:	f7fe ff7c 	bl	80027bc <HAL_GetTick>
 80038c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038c6:	e028      	b.n	800391a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff f941 	bl	8002b54 <LL_ADC_IsEnabled>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d104      	bne.n	80038e2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff f911 	bl	8002b04 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038e2:	f7fe ff6b 	bl	80027bc <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d914      	bls.n	800391a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d00d      	beq.n	800391a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003902:	f043 0210 	orr.w	r2, r3, #16
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800390e:	f043 0201 	orr.w	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e007      	b.n	800392a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b01      	cmp	r3, #1
 8003926:	d1cf      	bne.n	80038c8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	8000003f 	.word	0x8000003f
 8003938:	50040300 	.word	0x50040300
 800393c:	20000008 	.word	0x20000008
 8003940:	053e2d63 	.word	0x053e2d63

08003944 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff f912 	bl	8002b7a <LL_ADC_IsDisableOngoing>
 8003956:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff f8f9 	bl	8002b54 <LL_ADC_IsEnabled>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d047      	beq.n	80039f8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d144      	bne.n	80039f8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f003 030d 	and.w	r3, r3, #13
 8003978:	2b01      	cmp	r3, #1
 800397a:	d10c      	bne.n	8003996 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff f8d3 	bl	8002b2c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2203      	movs	r2, #3
 800398c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800398e:	f7fe ff15 	bl	80027bc <HAL_GetTick>
 8003992:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003994:	e029      	b.n	80039ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800399a:	f043 0210 	orr.w	r2, r3, #16
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a6:	f043 0201 	orr.w	r2, r3, #1
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e023      	b.n	80039fa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039b2:	f7fe ff03 	bl	80027bc <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d914      	bls.n	80039ea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00d      	beq.n	80039ea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d2:	f043 0210 	orr.w	r2, r3, #16
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039de:	f043 0201 	orr.w	r2, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e007      	b.n	80039fa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1dc      	bne.n	80039b2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b084      	sub	sp, #16
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a14:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d14b      	bne.n	8003ab4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a20:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d021      	beq.n	8003a7a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fe ff77 	bl	800292e <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d032      	beq.n	8003aac <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d12b      	bne.n	8003aac <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d11f      	bne.n	8003aac <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a70:	f043 0201 	orr.w	r2, r3, #1
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	655a      	str	r2, [r3, #84]	@ 0x54
 8003a78:	e018      	b.n	8003aac <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d111      	bne.n	8003aac <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d105      	bne.n	8003aac <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa4:	f043 0201 	orr.w	r2, r3, #1
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f7fd ff93 	bl	80019d8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ab2:	e00e      	b.n	8003ad2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab8:	f003 0310 	and.w	r3, r3, #16
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f7ff fabd 	bl	8003040 <HAL_ADC_ErrorCallback>
}
 8003ac6:	e004      	b.n	8003ad2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	4798      	blx	r3
}
 8003ad2:	bf00      	nop
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b084      	sub	sp, #16
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f7ff fa9f 	bl	800302c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003aee:	bf00      	nop
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b084      	sub	sp, #16
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b14:	f043 0204 	orr.w	r2, r3, #4
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f7ff fa8f 	bl	8003040 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b22:	bf00      	nop
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <LL_ADC_IsEnabled>:
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d101      	bne.n	8003b42 <LL_ADC_IsEnabled+0x18>
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e000      	b.n	8003b44 <LL_ADC_IsEnabled+0x1a>
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <LL_ADC_StartCalibration>:
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003b62:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b66:	683a      	ldr	r2, [r7, #0]
 8003b68:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	609a      	str	r2, [r3, #8]
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <LL_ADC_IsCalibrationOnGoing>:
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b96:	d101      	bne.n	8003b9c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e000      	b.n	8003b9e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <LL_ADC_REG_IsConversionOngoing>:
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 0304 	and.w	r3, r3, #4
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	d101      	bne.n	8003bc2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e000      	b.n	8003bc4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d101      	bne.n	8003bec <HAL_ADCEx_Calibration_Start+0x1c>
 8003be8:	2302      	movs	r3, #2
 8003bea:	e04d      	b.n	8003c88 <HAL_ADCEx_Calibration_Start+0xb8>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f7ff fea5 	bl	8003944 <ADC_Disable>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003bfe:	7bfb      	ldrb	r3, [r7, #15]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d136      	bne.n	8003c72 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c08:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003c0c:	f023 0302 	bic.w	r3, r3, #2
 8003c10:	f043 0202 	orr.w	r2, r3, #2
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6839      	ldr	r1, [r7, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff ff96 	bl	8003b50 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c24:	e014      	b.n	8003c50 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003c32:	d30d      	bcc.n	8003c50 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c38:	f023 0312 	bic.w	r3, r3, #18
 8003c3c:	f043 0210 	orr.w	r2, r3, #16
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e01b      	b.n	8003c88 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7ff ff94 	bl	8003b82 <LL_ADC_IsCalibrationOnGoing>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e2      	bne.n	8003c26 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c64:	f023 0303 	bic.w	r3, r3, #3
 8003c68:	f043 0201 	orr.w	r2, r3, #1
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003c70:	e005      	b.n	8003c7e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c76:	f043 0210 	orr.w	r2, r3, #16
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003c90:	b590      	push	{r4, r7, lr}
 8003c92:	b09f      	sub	sp, #124	@ 0x7c
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003caa:	2302      	movs	r3, #2
 8003cac:	e093      	b.n	8003dd6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003cba:	2300      	movs	r3, #0
 8003cbc:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a47      	ldr	r2, [pc, #284]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d102      	bne.n	8003cce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003cc8:	4b46      	ldr	r3, [pc, #280]	@ (8003de4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	e001      	b.n	8003cd2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10b      	bne.n	8003cf0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cdc:	f043 0220 	orr.w	r2, r3, #32
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e072      	b.n	8003dd6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff ff59 	bl	8003baa <LL_ADC_REG_IsConversionOngoing>
 8003cf8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff ff53 	bl	8003baa <LL_ADC_REG_IsConversionOngoing>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d154      	bne.n	8003db4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003d0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d151      	bne.n	8003db4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d10:	4b35      	ldr	r3, [pc, #212]	@ (8003de8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003d12:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d02c      	beq.n	8003d76 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003d1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	6859      	ldr	r1, [r3, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003d2e:	035b      	lsls	r3, r3, #13
 8003d30:	430b      	orrs	r3, r1
 8003d32:	431a      	orrs	r2, r3
 8003d34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d36:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d38:	4829      	ldr	r0, [pc, #164]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003d3a:	f7ff fef6 	bl	8003b2a <LL_ADC_IsEnabled>
 8003d3e:	4604      	mov	r4, r0
 8003d40:	4828      	ldr	r0, [pc, #160]	@ (8003de4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003d42:	f7ff fef2 	bl	8003b2a <LL_ADC_IsEnabled>
 8003d46:	4603      	mov	r3, r0
 8003d48:	431c      	orrs	r4, r3
 8003d4a:	4828      	ldr	r0, [pc, #160]	@ (8003dec <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003d4c:	f7ff feed 	bl	8003b2a <LL_ADC_IsEnabled>
 8003d50:	4603      	mov	r3, r0
 8003d52:	4323      	orrs	r3, r4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d137      	bne.n	8003dc8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003d60:	f023 030f 	bic.w	r3, r3, #15
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	6811      	ldr	r1, [r2, #0]
 8003d68:	683a      	ldr	r2, [r7, #0]
 8003d6a:	6892      	ldr	r2, [r2, #8]
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d72:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d74:	e028      	b.n	8003dc8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d80:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d82:	4817      	ldr	r0, [pc, #92]	@ (8003de0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003d84:	f7ff fed1 	bl	8003b2a <LL_ADC_IsEnabled>
 8003d88:	4604      	mov	r4, r0
 8003d8a:	4816      	ldr	r0, [pc, #88]	@ (8003de4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003d8c:	f7ff fecd 	bl	8003b2a <LL_ADC_IsEnabled>
 8003d90:	4603      	mov	r3, r0
 8003d92:	431c      	orrs	r4, r3
 8003d94:	4815      	ldr	r0, [pc, #84]	@ (8003dec <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003d96:	f7ff fec8 	bl	8003b2a <LL_ADC_IsEnabled>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	4323      	orrs	r3, r4
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d112      	bne.n	8003dc8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003daa:	f023 030f 	bic.w	r3, r3, #15
 8003dae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003db0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003db2:	e009      	b.n	8003dc8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db8:	f043 0220 	orr.w	r2, r3, #32
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003dc6:	e000      	b.n	8003dca <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003dc8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003dd2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	377c      	adds	r7, #124	@ 0x7c
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd90      	pop	{r4, r7, pc}
 8003dde:	bf00      	nop
 8003de0:	50040000 	.word	0x50040000
 8003de4:	50040100 	.word	0x50040100
 8003de8:	50040300 	.word	0x50040300
 8003dec:	50040200 	.word	0x50040200

08003df0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e00:	4b0c      	ldr	r3, [pc, #48]	@ (8003e34 <__NVIC_SetPriorityGrouping+0x44>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e22:	4a04      	ldr	r2, [pc, #16]	@ (8003e34 <__NVIC_SetPriorityGrouping+0x44>)
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	60d3      	str	r3, [r2, #12]
}
 8003e28:	bf00      	nop
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	e000ed00 	.word	0xe000ed00

08003e38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e3c:	4b04      	ldr	r3, [pc, #16]	@ (8003e50 <__NVIC_GetPriorityGrouping+0x18>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	0a1b      	lsrs	r3, r3, #8
 8003e42:	f003 0307 	and.w	r3, r3, #7
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	e000ed00 	.word	0xe000ed00

08003e54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	db0b      	blt.n	8003e7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e66:	79fb      	ldrb	r3, [r7, #7]
 8003e68:	f003 021f 	and.w	r2, r3, #31
 8003e6c:	4907      	ldr	r1, [pc, #28]	@ (8003e8c <__NVIC_EnableIRQ+0x38>)
 8003e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	2001      	movs	r0, #1
 8003e76:	fa00 f202 	lsl.w	r2, r0, r2
 8003e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	e000e100 	.word	0xe000e100

08003e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	4603      	mov	r3, r0
 8003e98:	6039      	str	r1, [r7, #0]
 8003e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	db0a      	blt.n	8003eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	490c      	ldr	r1, [pc, #48]	@ (8003edc <__NVIC_SetPriority+0x4c>)
 8003eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eae:	0112      	lsls	r2, r2, #4
 8003eb0:	b2d2      	uxtb	r2, r2
 8003eb2:	440b      	add	r3, r1
 8003eb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003eb8:	e00a      	b.n	8003ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	b2da      	uxtb	r2, r3
 8003ebe:	4908      	ldr	r1, [pc, #32]	@ (8003ee0 <__NVIC_SetPriority+0x50>)
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	f003 030f 	and.w	r3, r3, #15
 8003ec6:	3b04      	subs	r3, #4
 8003ec8:	0112      	lsls	r2, r2, #4
 8003eca:	b2d2      	uxtb	r2, r2
 8003ecc:	440b      	add	r3, r1
 8003ece:	761a      	strb	r2, [r3, #24]
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	e000e100 	.word	0xe000e100
 8003ee0:	e000ed00 	.word	0xe000ed00

08003ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b089      	sub	sp, #36	@ 0x24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f003 0307 	and.w	r3, r3, #7
 8003ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f1c3 0307 	rsb	r3, r3, #7
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	bf28      	it	cs
 8003f02:	2304      	movcs	r3, #4
 8003f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	3304      	adds	r3, #4
 8003f0a:	2b06      	cmp	r3, #6
 8003f0c:	d902      	bls.n	8003f14 <NVIC_EncodePriority+0x30>
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	3b03      	subs	r3, #3
 8003f12:	e000      	b.n	8003f16 <NVIC_EncodePriority+0x32>
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f18:	f04f 32ff 	mov.w	r2, #4294967295
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f22:	43da      	mvns	r2, r3
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	401a      	ands	r2, r3
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	fa01 f303 	lsl.w	r3, r1, r3
 8003f36:	43d9      	mvns	r1, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f3c:	4313      	orrs	r3, r2
         );
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3724      	adds	r7, #36	@ 0x24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
	...

08003f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3b01      	subs	r3, #1
 8003f58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f5c:	d301      	bcc.n	8003f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e00f      	b.n	8003f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f62:	4a0a      	ldr	r2, [pc, #40]	@ (8003f8c <SysTick_Config+0x40>)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3b01      	subs	r3, #1
 8003f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f6a:	210f      	movs	r1, #15
 8003f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f70:	f7ff ff8e 	bl	8003e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f74:	4b05      	ldr	r3, [pc, #20]	@ (8003f8c <SysTick_Config+0x40>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f7a:	4b04      	ldr	r3, [pc, #16]	@ (8003f8c <SysTick_Config+0x40>)
 8003f7c:	2207      	movs	r2, #7
 8003f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3708      	adds	r7, #8
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	e000e010 	.word	0xe000e010

08003f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7ff ff29 	bl	8003df0 <__NVIC_SetPriorityGrouping>
}
 8003f9e:	bf00      	nop
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b086      	sub	sp, #24
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	4603      	mov	r3, r0
 8003fae:	60b9      	str	r1, [r7, #8]
 8003fb0:	607a      	str	r2, [r7, #4]
 8003fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fb8:	f7ff ff3e 	bl	8003e38 <__NVIC_GetPriorityGrouping>
 8003fbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	68b9      	ldr	r1, [r7, #8]
 8003fc2:	6978      	ldr	r0, [r7, #20]
 8003fc4:	f7ff ff8e 	bl	8003ee4 <NVIC_EncodePriority>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fce:	4611      	mov	r1, r2
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff ff5d 	bl	8003e90 <__NVIC_SetPriority>
}
 8003fd6:	bf00      	nop
 8003fd8:	3718      	adds	r7, #24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b082      	sub	sp, #8
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff ff31 	bl	8003e54 <__NVIC_EnableIRQ>
}
 8003ff2:	bf00      	nop
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7ff ffa2 	bl	8003f4c <SysTick_Config>
 8004008:	4603      	mov	r3, r0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e098      	b.n	8004158 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	4b4d      	ldr	r3, [pc, #308]	@ (8004164 <HAL_DMA_Init+0x150>)
 800402e:	429a      	cmp	r2, r3
 8004030:	d80f      	bhi.n	8004052 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	4b4b      	ldr	r3, [pc, #300]	@ (8004168 <HAL_DMA_Init+0x154>)
 800403a:	4413      	add	r3, r2
 800403c:	4a4b      	ldr	r2, [pc, #300]	@ (800416c <HAL_DMA_Init+0x158>)
 800403e:	fba2 2303 	umull	r2, r3, r2, r3
 8004042:	091b      	lsrs	r3, r3, #4
 8004044:	009a      	lsls	r2, r3, #2
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a48      	ldr	r2, [pc, #288]	@ (8004170 <HAL_DMA_Init+0x15c>)
 800404e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004050:	e00e      	b.n	8004070 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	461a      	mov	r2, r3
 8004058:	4b46      	ldr	r3, [pc, #280]	@ (8004174 <HAL_DMA_Init+0x160>)
 800405a:	4413      	add	r3, r2
 800405c:	4a43      	ldr	r2, [pc, #268]	@ (800416c <HAL_DMA_Init+0x158>)
 800405e:	fba2 2303 	umull	r2, r3, r2, r3
 8004062:	091b      	lsrs	r3, r3, #4
 8004064:	009a      	lsls	r2, r3, #2
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a42      	ldr	r2, [pc, #264]	@ (8004178 <HAL_DMA_Init+0x164>)
 800406e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2202      	movs	r2, #2
 8004074:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800408a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004094:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040ca:	d039      	beq.n	8004140 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d0:	4a27      	ldr	r2, [pc, #156]	@ (8004170 <HAL_DMA_Init+0x15c>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d11a      	bne.n	800410c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80040d6:	4b29      	ldr	r3, [pc, #164]	@ (800417c <HAL_DMA_Init+0x168>)
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040de:	f003 031c 	and.w	r3, r3, #28
 80040e2:	210f      	movs	r1, #15
 80040e4:	fa01 f303 	lsl.w	r3, r1, r3
 80040e8:	43db      	mvns	r3, r3
 80040ea:	4924      	ldr	r1, [pc, #144]	@ (800417c <HAL_DMA_Init+0x168>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80040f0:	4b22      	ldr	r3, [pc, #136]	@ (800417c <HAL_DMA_Init+0x168>)
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6859      	ldr	r1, [r3, #4]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fc:	f003 031c 	and.w	r3, r3, #28
 8004100:	fa01 f303 	lsl.w	r3, r1, r3
 8004104:	491d      	ldr	r1, [pc, #116]	@ (800417c <HAL_DMA_Init+0x168>)
 8004106:	4313      	orrs	r3, r2
 8004108:	600b      	str	r3, [r1, #0]
 800410a:	e019      	b.n	8004140 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800410c:	4b1c      	ldr	r3, [pc, #112]	@ (8004180 <HAL_DMA_Init+0x16c>)
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004114:	f003 031c 	and.w	r3, r3, #28
 8004118:	210f      	movs	r1, #15
 800411a:	fa01 f303 	lsl.w	r3, r1, r3
 800411e:	43db      	mvns	r3, r3
 8004120:	4917      	ldr	r1, [pc, #92]	@ (8004180 <HAL_DMA_Init+0x16c>)
 8004122:	4013      	ands	r3, r2
 8004124:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004126:	4b16      	ldr	r3, [pc, #88]	@ (8004180 <HAL_DMA_Init+0x16c>)
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6859      	ldr	r1, [r3, #4]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004132:	f003 031c 	and.w	r3, r3, #28
 8004136:	fa01 f303 	lsl.w	r3, r1, r3
 800413a:	4911      	ldr	r1, [pc, #68]	@ (8004180 <HAL_DMA_Init+0x16c>)
 800413c:	4313      	orrs	r3, r2
 800413e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	40020407 	.word	0x40020407
 8004168:	bffdfff8 	.word	0xbffdfff8
 800416c:	cccccccd 	.word	0xcccccccd
 8004170:	40020000 	.word	0x40020000
 8004174:	bffdfbf8 	.word	0xbffdfbf8
 8004178:	40020400 	.word	0x40020400
 800417c:	400200a8 	.word	0x400200a8
 8004180:	400204a8 	.word	0x400204a8

08004184 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
 8004190:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004192:	2300      	movs	r3, #0
 8004194:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800419c:	2b01      	cmp	r3, #1
 800419e:	d101      	bne.n	80041a4 <HAL_DMA_Start_IT+0x20>
 80041a0:	2302      	movs	r3, #2
 80041a2:	e04b      	b.n	800423c <HAL_DMA_Start_IT+0xb8>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d13a      	bne.n	800422e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0201 	bic.w	r2, r2, #1
 80041d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	68b9      	ldr	r1, [r7, #8]
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 f8e0 	bl	80043a2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d008      	beq.n	80041fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f042 020e 	orr.w	r2, r2, #14
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	e00f      	b.n	800421c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0204 	bic.w	r2, r2, #4
 800420a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 020a 	orr.w	r2, r2, #10
 800421a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0201 	orr.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	e005      	b.n	800423a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004236:	2302      	movs	r3, #2
 8004238:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800423a:	7dfb      	ldrb	r3, [r7, #23]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004260:	f003 031c 	and.w	r3, r3, #28
 8004264:	2204      	movs	r2, #4
 8004266:	409a      	lsls	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4013      	ands	r3, r2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d026      	beq.n	80042be <HAL_DMA_IRQHandler+0x7a>
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	2b00      	cmp	r3, #0
 8004278:	d021      	beq.n	80042be <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0320 	and.w	r3, r3, #32
 8004284:	2b00      	cmp	r3, #0
 8004286:	d107      	bne.n	8004298 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0204 	bic.w	r2, r2, #4
 8004296:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429c:	f003 021c 	and.w	r2, r3, #28
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	2104      	movs	r1, #4
 80042a6:	fa01 f202 	lsl.w	r2, r1, r2
 80042aa:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d071      	beq.n	8004398 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80042bc:	e06c      	b.n	8004398 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c2:	f003 031c 	and.w	r3, r3, #28
 80042c6:	2202      	movs	r2, #2
 80042c8:	409a      	lsls	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4013      	ands	r3, r2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d02e      	beq.n	8004330 <HAL_DMA_IRQHandler+0xec>
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d029      	beq.n	8004330 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0320 	and.w	r3, r3, #32
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10b      	bne.n	8004302 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 020a 	bic.w	r2, r2, #10
 80042f8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004306:	f003 021c 	and.w	r2, r3, #28
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	2102      	movs	r1, #2
 8004310:	fa01 f202 	lsl.w	r2, r1, r2
 8004314:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	2b00      	cmp	r3, #0
 8004324:	d038      	beq.n	8004398 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800432e:	e033      	b.n	8004398 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004334:	f003 031c 	and.w	r3, r3, #28
 8004338:	2208      	movs	r2, #8
 800433a:	409a      	lsls	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	4013      	ands	r3, r2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d02a      	beq.n	800439a <HAL_DMA_IRQHandler+0x156>
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f003 0308 	and.w	r3, r3, #8
 800434a:	2b00      	cmp	r3, #0
 800434c:	d025      	beq.n	800439a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f022 020e 	bic.w	r2, r2, #14
 800435c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004362:	f003 021c 	and.w	r2, r3, #28
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436a:	2101      	movs	r1, #1
 800436c:	fa01 f202 	lsl.w	r2, r1, r2
 8004370:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800438c:	2b00      	cmp	r3, #0
 800438e:	d004      	beq.n	800439a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004398:	bf00      	nop
 800439a:	bf00      	nop
}
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b085      	sub	sp, #20
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b4:	f003 021c 	and.w	r2, r3, #28
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043bc:	2101      	movs	r1, #1
 80043be:	fa01 f202 	lsl.w	r2, r1, r2
 80043c2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	2b10      	cmp	r3, #16
 80043d2:	d108      	bne.n	80043e6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043e4:	e007      	b.n	80043f6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	60da      	str	r2, [r3, #12]
}
 80043f6:	bf00      	nop
 80043f8:	3714      	adds	r7, #20
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
	...

08004404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004404:	b480      	push	{r7}
 8004406:	b087      	sub	sp, #28
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800440e:	2300      	movs	r3, #0
 8004410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004412:	e17f      	b.n	8004714 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	2101      	movs	r1, #1
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	fa01 f303 	lsl.w	r3, r1, r3
 8004420:	4013      	ands	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 8171 	beq.w	800470e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 0303 	and.w	r3, r3, #3
 8004434:	2b01      	cmp	r3, #1
 8004436:	d005      	beq.n	8004444 <HAL_GPIO_Init+0x40>
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d130      	bne.n	80044a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	2203      	movs	r2, #3
 8004450:	fa02 f303 	lsl.w	r3, r2, r3
 8004454:	43db      	mvns	r3, r3
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	4013      	ands	r3, r2
 800445a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	68da      	ldr	r2, [r3, #12]
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	4313      	orrs	r3, r2
 800446c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800447a:	2201      	movs	r2, #1
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	43db      	mvns	r3, r3
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4013      	ands	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	091b      	lsrs	r3, r3, #4
 8004490:	f003 0201 	and.w	r2, r3, #1
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	2b03      	cmp	r3, #3
 80044b0:	d118      	bne.n	80044e4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80044b8:	2201      	movs	r2, #1
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	43db      	mvns	r3, r3
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	4013      	ands	r3, r2
 80044c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	08db      	lsrs	r3, r3, #3
 80044ce:	f003 0201 	and.w	r2, r3, #1
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	fa02 f303 	lsl.w	r3, r2, r3
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	4313      	orrs	r3, r2
 80044dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f003 0303 	and.w	r3, r3, #3
 80044ec:	2b03      	cmp	r3, #3
 80044ee:	d017      	beq.n	8004520 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	2203      	movs	r2, #3
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	43db      	mvns	r3, r3
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4013      	ands	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f003 0303 	and.w	r3, r3, #3
 8004528:	2b02      	cmp	r3, #2
 800452a:	d123      	bne.n	8004574 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	08da      	lsrs	r2, r3, #3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3208      	adds	r2, #8
 8004534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004538:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	220f      	movs	r2, #15
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	43db      	mvns	r3, r3
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4013      	ands	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	691a      	ldr	r2, [r3, #16]
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f003 0307 	and.w	r3, r3, #7
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	4313      	orrs	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	08da      	lsrs	r2, r3, #3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	3208      	adds	r2, #8
 800456e:	6939      	ldr	r1, [r7, #16]
 8004570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	2203      	movs	r2, #3
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	43db      	mvns	r3, r3
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	4013      	ands	r3, r2
 800458a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f003 0203 	and.w	r2, r3, #3
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	4313      	orrs	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 80ac 	beq.w	800470e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045b6:	4b5f      	ldr	r3, [pc, #380]	@ (8004734 <HAL_GPIO_Init+0x330>)
 80045b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ba:	4a5e      	ldr	r2, [pc, #376]	@ (8004734 <HAL_GPIO_Init+0x330>)
 80045bc:	f043 0301 	orr.w	r3, r3, #1
 80045c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80045c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004734 <HAL_GPIO_Init+0x330>)
 80045c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	60bb      	str	r3, [r7, #8]
 80045cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045ce:	4a5a      	ldr	r2, [pc, #360]	@ (8004738 <HAL_GPIO_Init+0x334>)
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	089b      	lsrs	r3, r3, #2
 80045d4:	3302      	adds	r3, #2
 80045d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	220f      	movs	r2, #15
 80045e6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ea:	43db      	mvns	r3, r3
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4013      	ands	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80045f8:	d025      	beq.n	8004646 <HAL_GPIO_Init+0x242>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a4f      	ldr	r2, [pc, #316]	@ (800473c <HAL_GPIO_Init+0x338>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d01f      	beq.n	8004642 <HAL_GPIO_Init+0x23e>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a4e      	ldr	r2, [pc, #312]	@ (8004740 <HAL_GPIO_Init+0x33c>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d019      	beq.n	800463e <HAL_GPIO_Init+0x23a>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a4d      	ldr	r2, [pc, #308]	@ (8004744 <HAL_GPIO_Init+0x340>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d013      	beq.n	800463a <HAL_GPIO_Init+0x236>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a4c      	ldr	r2, [pc, #304]	@ (8004748 <HAL_GPIO_Init+0x344>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d00d      	beq.n	8004636 <HAL_GPIO_Init+0x232>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a4b      	ldr	r2, [pc, #300]	@ (800474c <HAL_GPIO_Init+0x348>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d007      	beq.n	8004632 <HAL_GPIO_Init+0x22e>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a4a      	ldr	r2, [pc, #296]	@ (8004750 <HAL_GPIO_Init+0x34c>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d101      	bne.n	800462e <HAL_GPIO_Init+0x22a>
 800462a:	2306      	movs	r3, #6
 800462c:	e00c      	b.n	8004648 <HAL_GPIO_Init+0x244>
 800462e:	2307      	movs	r3, #7
 8004630:	e00a      	b.n	8004648 <HAL_GPIO_Init+0x244>
 8004632:	2305      	movs	r3, #5
 8004634:	e008      	b.n	8004648 <HAL_GPIO_Init+0x244>
 8004636:	2304      	movs	r3, #4
 8004638:	e006      	b.n	8004648 <HAL_GPIO_Init+0x244>
 800463a:	2303      	movs	r3, #3
 800463c:	e004      	b.n	8004648 <HAL_GPIO_Init+0x244>
 800463e:	2302      	movs	r3, #2
 8004640:	e002      	b.n	8004648 <HAL_GPIO_Init+0x244>
 8004642:	2301      	movs	r3, #1
 8004644:	e000      	b.n	8004648 <HAL_GPIO_Init+0x244>
 8004646:	2300      	movs	r3, #0
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	f002 0203 	and.w	r2, r2, #3
 800464e:	0092      	lsls	r2, r2, #2
 8004650:	4093      	lsls	r3, r2
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	4313      	orrs	r3, r2
 8004656:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004658:	4937      	ldr	r1, [pc, #220]	@ (8004738 <HAL_GPIO_Init+0x334>)
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	089b      	lsrs	r3, r3, #2
 800465e:	3302      	adds	r3, #2
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004666:	4b3b      	ldr	r3, [pc, #236]	@ (8004754 <HAL_GPIO_Init+0x350>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	43db      	mvns	r3, r3
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	4013      	ands	r3, r2
 8004674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800468a:	4a32      	ldr	r2, [pc, #200]	@ (8004754 <HAL_GPIO_Init+0x350>)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004690:	4b30      	ldr	r3, [pc, #192]	@ (8004754 <HAL_GPIO_Init+0x350>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	43db      	mvns	r3, r3
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	4013      	ands	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046b4:	4a27      	ldr	r2, [pc, #156]	@ (8004754 <HAL_GPIO_Init+0x350>)
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80046ba:	4b26      	ldr	r3, [pc, #152]	@ (8004754 <HAL_GPIO_Init+0x350>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	43db      	mvns	r3, r3
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	4013      	ands	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046de:	4a1d      	ldr	r2, [pc, #116]	@ (8004754 <HAL_GPIO_Init+0x350>)
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80046e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004754 <HAL_GPIO_Init+0x350>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	43db      	mvns	r3, r3
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	4013      	ands	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004708:	4a12      	ldr	r2, [pc, #72]	@ (8004754 <HAL_GPIO_Init+0x350>)
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	3301      	adds	r3, #1
 8004712:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	fa22 f303 	lsr.w	r3, r2, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	f47f ae78 	bne.w	8004414 <HAL_GPIO_Init+0x10>
  }
}
 8004724:	bf00      	nop
 8004726:	bf00      	nop
 8004728:	371c      	adds	r7, #28
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	40021000 	.word	0x40021000
 8004738:	40010000 	.word	0x40010000
 800473c:	48000400 	.word	0x48000400
 8004740:	48000800 	.word	0x48000800
 8004744:	48000c00 	.word	0x48000c00
 8004748:	48001000 	.word	0x48001000
 800474c:	48001400 	.word	0x48001400
 8004750:	48001800 	.word	0x48001800
 8004754:	40010400 	.word	0x40010400

08004758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	807b      	strh	r3, [r7, #2]
 8004764:	4613      	mov	r3, r2
 8004766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004768:	787b      	ldrb	r3, [r7, #1]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800476e:	887a      	ldrh	r2, [r7, #2]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004774:	e002      	b.n	800477c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004776:	887a      	ldrh	r2, [r7, #2]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	4603      	mov	r3, r0
 8004790:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004792:	4b08      	ldr	r3, [pc, #32]	@ (80047b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004794:	695a      	ldr	r2, [r3, #20]
 8004796:	88fb      	ldrh	r3, [r7, #6]
 8004798:	4013      	ands	r3, r2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d006      	beq.n	80047ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800479e:	4a05      	ldr	r2, [pc, #20]	@ (80047b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047a0:	88fb      	ldrh	r3, [r7, #6]
 80047a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047a4:	88fb      	ldrh	r3, [r7, #6]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7fd f8cc 	bl	8001944 <HAL_GPIO_EXTI_Callback>
  }
}
 80047ac:	bf00      	nop
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40010400 	.word	0x40010400

080047b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e08d      	b.n	80048e6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d106      	bne.n	80047e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fd fcfe 	bl	80021e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2224      	movs	r2, #36	@ 0x24
 80047e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f022 0201 	bic.w	r2, r2, #1
 80047fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685a      	ldr	r2, [r3, #4]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004808:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004818:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d107      	bne.n	8004832 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689a      	ldr	r2, [r3, #8]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800482e:	609a      	str	r2, [r3, #8]
 8004830:	e006      	b.n	8004840 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800483e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	2b02      	cmp	r3, #2
 8004846:	d108      	bne.n	800485a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004856:	605a      	str	r2, [r3, #4]
 8004858:	e007      	b.n	800486a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004868:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	6812      	ldr	r2, [r2, #0]
 8004874:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004878:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800487c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68da      	ldr	r2, [r3, #12]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800488c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	69d9      	ldr	r1, [r3, #28]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a1a      	ldr	r2, [r3, #32]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0201 	orr.w	r2, r2, #1
 80048c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2220      	movs	r2, #32
 80048d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	607a      	str	r2, [r7, #4]
 80048fa:	461a      	mov	r2, r3
 80048fc:	460b      	mov	r3, r1
 80048fe:	817b      	strh	r3, [r7, #10]
 8004900:	4613      	mov	r3, r2
 8004902:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b20      	cmp	r3, #32
 800490e:	f040 80fd 	bne.w	8004b0c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_I2C_Master_Transmit+0x30>
 800491c:	2302      	movs	r3, #2
 800491e:	e0f6      	b.n	8004b0e <HAL_I2C_Master_Transmit+0x21e>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004928:	f7fd ff48 	bl	80027bc <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	2319      	movs	r3, #25
 8004934:	2201      	movs	r2, #1
 8004936:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 fa00 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d001      	beq.n	800494a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e0e1      	b.n	8004b0e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2221      	movs	r2, #33	@ 0x21
 800494e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2210      	movs	r2, #16
 8004956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	893a      	ldrh	r2, [r7, #8]
 800496a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004976:	b29b      	uxth	r3, r3
 8004978:	2bff      	cmp	r3, #255	@ 0xff
 800497a:	d906      	bls.n	800498a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	22ff      	movs	r2, #255	@ 0xff
 8004980:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004982:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004986:	617b      	str	r3, [r7, #20]
 8004988:	e007      	b.n	800499a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498e:	b29a      	uxth	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004994:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004998:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d024      	beq.n	80049ec <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a6:	781a      	ldrb	r2, [r3, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049bc:	b29b      	uxth	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	3301      	adds	r3, #1
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	8979      	ldrh	r1, [r7, #10]
 80049de:	4b4e      	ldr	r3, [pc, #312]	@ (8004b18 <HAL_I2C_Master_Transmit+0x228>)
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f000 fb6f 	bl	80050c8 <I2C_TransferConfig>
 80049ea:	e066      	b.n	8004aba <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	8979      	ldrh	r1, [r7, #10]
 80049f4:	4b48      	ldr	r3, [pc, #288]	@ (8004b18 <HAL_I2C_Master_Transmit+0x228>)
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 fb64 	bl	80050c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004a00:	e05b      	b.n	8004aba <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	6a39      	ldr	r1, [r7, #32]
 8004a06:	68f8      	ldr	r0, [r7, #12]
 8004a08:	f000 f9f3 	bl	8004df2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e07b      	b.n	8004b0e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	781a      	ldrb	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a26:	1c5a      	adds	r2, r3, #1
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d034      	beq.n	8004aba <HAL_I2C_Master_Transmit+0x1ca>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d130      	bne.n	8004aba <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	2180      	movs	r1, #128	@ 0x80
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f000 f96c 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e04d      	b.n	8004b0e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2bff      	cmp	r3, #255	@ 0xff
 8004a7a:	d90e      	bls.n	8004a9a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	22ff      	movs	r2, #255	@ 0xff
 8004a80:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a86:	b2da      	uxtb	r2, r3
 8004a88:	8979      	ldrh	r1, [r7, #10]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 fb18 	bl	80050c8 <I2C_TransferConfig>
 8004a98:	e00f      	b.n	8004aba <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aa8:	b2da      	uxtb	r2, r3
 8004aaa:	8979      	ldrh	r1, [r7, #10]
 8004aac:	2300      	movs	r3, #0
 8004aae:	9300      	str	r3, [sp, #0]
 8004ab0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	f000 fb07 	bl	80050c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d19e      	bne.n	8004a02 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	6a39      	ldr	r1, [r7, #32]
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f000 f9d9 	bl	8004e80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e01a      	b.n	8004b0e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2220      	movs	r2, #32
 8004ade:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6859      	ldr	r1, [r3, #4]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	4b0c      	ldr	r3, [pc, #48]	@ (8004b1c <HAL_I2C_Master_Transmit+0x22c>)
 8004aec:	400b      	ands	r3, r1
 8004aee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2220      	movs	r2, #32
 8004af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	e000      	b.n	8004b0e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004b0c:	2302      	movs	r3, #2
  }
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3718      	adds	r7, #24
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	80002000 	.word	0x80002000
 8004b1c:	fe00e800 	.word	0xfe00e800

08004b20 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b08a      	sub	sp, #40	@ 0x28
 8004b24:	af02      	add	r7, sp, #8
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	607a      	str	r2, [r7, #4]
 8004b2a:	603b      	str	r3, [r7, #0]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b20      	cmp	r3, #32
 8004b3e:	f040 80d6 	bne.w	8004cee <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b50:	d101      	bne.n	8004b56 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004b52:	2302      	movs	r3, #2
 8004b54:	e0cc      	b.n	8004cf0 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d101      	bne.n	8004b64 <HAL_I2C_IsDeviceReady+0x44>
 8004b60:	2302      	movs	r3, #2
 8004b62:	e0c5      	b.n	8004cf0 <HAL_I2C_IsDeviceReady+0x1d0>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2224      	movs	r2, #36	@ 0x24
 8004b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d107      	bne.n	8004b92 <HAL_I2C_IsDeviceReady+0x72>
 8004b82:	897b      	ldrh	r3, [r7, #10]
 8004b84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004b8c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004b90:	e006      	b.n	8004ba0 <HAL_I2C_IsDeviceReady+0x80>
 8004b92:	897b      	ldrh	r3, [r7, #10]
 8004b94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b98:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004b9c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	6812      	ldr	r2, [r2, #0]
 8004ba4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004ba6:	f7fd fe09 	bl	80027bc <HAL_GetTick>
 8004baa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	f003 0320 	and.w	r3, r3, #32
 8004bb6:	2b20      	cmp	r3, #32
 8004bb8:	bf0c      	ite	eq
 8004bba:	2301      	moveq	r3, #1
 8004bbc:	2300      	movne	r3, #0
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b10      	cmp	r3, #16
 8004bce:	bf0c      	ite	eq
 8004bd0:	2301      	moveq	r3, #1
 8004bd2:	2300      	movne	r3, #0
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004bd8:	e034      	b.n	8004c44 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be0:	d01a      	beq.n	8004c18 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004be2:	f7fd fdeb 	bl	80027bc <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	683a      	ldr	r2, [r7, #0]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <HAL_I2C_IsDeviceReady+0xd8>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10f      	bne.n	8004c18 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c04:	f043 0220 	orr.w	r2, r3, #32
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e06b      	b.n	8004cf0 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	f003 0320 	and.w	r3, r3, #32
 8004c22:	2b20      	cmp	r3, #32
 8004c24:	bf0c      	ite	eq
 8004c26:	2301      	moveq	r3, #1
 8004c28:	2300      	movne	r3, #0
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	f003 0310 	and.w	r3, r3, #16
 8004c38:	2b10      	cmp	r3, #16
 8004c3a:	bf0c      	ite	eq
 8004c3c:	2301      	moveq	r3, #1
 8004c3e:	2300      	movne	r3, #0
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004c44:	7ffb      	ldrb	r3, [r7, #31]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d102      	bne.n	8004c50 <HAL_I2C_IsDeviceReady+0x130>
 8004c4a:	7fbb      	ldrb	r3, [r7, #30]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d0c4      	beq.n	8004bda <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	f003 0310 	and.w	r3, r3, #16
 8004c5a:	2b10      	cmp	r3, #16
 8004c5c:	d01a      	beq.n	8004c94 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2200      	movs	r2, #0
 8004c66:	2120      	movs	r1, #32
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 f869 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e03b      	b.n	8004cf0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8004c90:	2300      	movs	r3, #0
 8004c92:	e02d      	b.n	8004cf0 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	2120      	movs	r1, #32
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f000 f84e 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e020      	b.n	8004cf0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2210      	movs	r2, #16
 8004cb4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	f63f af56 	bhi.w	8004b7a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cda:	f043 0220 	orr.w	r2, r3, #32
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8004cee:	2302      	movs	r3, #2
  }
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3720      	adds	r7, #32
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d103      	bne.n	8004d16 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2200      	movs	r2, #0
 8004d14:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d007      	beq.n	8004d34 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	699a      	ldr	r2, [r3, #24]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f042 0201 	orr.w	r2, r2, #1
 8004d32:	619a      	str	r2, [r3, #24]
  }
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	603b      	str	r3, [r7, #0]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d50:	e03b      	b.n	8004dca <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	6839      	ldr	r1, [r7, #0]
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f000 f8d6 	bl	8004f08 <I2C_IsErrorOccurred>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d001      	beq.n	8004d66 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e041      	b.n	8004dea <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6c:	d02d      	beq.n	8004dca <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6e:	f7fd fd25 	bl	80027bc <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d302      	bcc.n	8004d84 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d122      	bne.n	8004dca <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699a      	ldr	r2, [r3, #24]
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	bf0c      	ite	eq
 8004d94:	2301      	moveq	r3, #1
 8004d96:	2300      	movne	r3, #0
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	79fb      	ldrb	r3, [r7, #7]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d113      	bne.n	8004dca <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da6:	f043 0220 	orr.w	r2, r3, #32
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2220      	movs	r2, #32
 8004db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e00f      	b.n	8004dea <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	699a      	ldr	r2, [r3, #24]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	bf0c      	ite	eq
 8004dda:	2301      	moveq	r3, #1
 8004ddc:	2300      	movne	r3, #0
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	461a      	mov	r2, r3
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d0b4      	beq.n	8004d52 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b084      	sub	sp, #16
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004dfe:	e033      	b.n	8004e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	68b9      	ldr	r1, [r7, #8]
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 f87f 	bl	8004f08 <I2C_IsErrorOccurred>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d001      	beq.n	8004e14 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e031      	b.n	8004e78 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1a:	d025      	beq.n	8004e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e1c:	f7fd fcce 	bl	80027bc <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d302      	bcc.n	8004e32 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d11a      	bne.n	8004e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	f003 0302 	and.w	r3, r3, #2
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d013      	beq.n	8004e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e44:	f043 0220 	orr.w	r2, r3, #32
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e007      	b.n	8004e78 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d1c4      	bne.n	8004e00 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e8c:	e02f      	b.n	8004eee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68b9      	ldr	r1, [r7, #8]
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 f838 	bl	8004f08 <I2C_IsErrorOccurred>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e02d      	b.n	8004efe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea2:	f7fd fc8b 	bl	80027bc <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	68ba      	ldr	r2, [r7, #8]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d302      	bcc.n	8004eb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d11a      	bne.n	8004eee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	699b      	ldr	r3, [r3, #24]
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b20      	cmp	r3, #32
 8004ec4:	d013      	beq.n	8004eee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eca:	f043 0220 	orr.w	r2, r3, #32
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e007      	b.n	8004efe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	699b      	ldr	r3, [r3, #24]
 8004ef4:	f003 0320 	and.w	r3, r3, #32
 8004ef8:	2b20      	cmp	r3, #32
 8004efa:	d1c8      	bne.n	8004e8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
	...

08004f08 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b08a      	sub	sp, #40	@ 0x28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f14:	2300      	movs	r3, #0
 8004f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004f22:	2300      	movs	r3, #0
 8004f24:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	f003 0310 	and.w	r3, r3, #16
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d068      	beq.n	8005006 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2210      	movs	r2, #16
 8004f3a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f3c:	e049      	b.n	8004fd2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f44:	d045      	beq.n	8004fd2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f46:	f7fd fc39 	bl	80027bc <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d302      	bcc.n	8004f5c <I2C_IsErrorOccurred+0x54>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d13a      	bne.n	8004fd2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f66:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f6e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f7e:	d121      	bne.n	8004fc4 <I2C_IsErrorOccurred+0xbc>
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f86:	d01d      	beq.n	8004fc4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004f88:	7cfb      	ldrb	r3, [r7, #19]
 8004f8a:	2b20      	cmp	r3, #32
 8004f8c:	d01a      	beq.n	8004fc4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	685a      	ldr	r2, [r3, #4]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f9c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004f9e:	f7fd fc0d 	bl	80027bc <HAL_GetTick>
 8004fa2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fa4:	e00e      	b.n	8004fc4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004fa6:	f7fd fc09 	bl	80027bc <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	2b19      	cmp	r3, #25
 8004fb2:	d907      	bls.n	8004fc4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	f043 0320 	orr.w	r3, r3, #32
 8004fba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004fc2:	e006      	b.n	8004fd2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	f003 0320 	and.w	r3, r3, #32
 8004fce:	2b20      	cmp	r3, #32
 8004fd0:	d1e9      	bne.n	8004fa6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	f003 0320 	and.w	r3, r3, #32
 8004fdc:	2b20      	cmp	r3, #32
 8004fde:	d003      	beq.n	8004fe8 <I2C_IsErrorOccurred+0xe0>
 8004fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d0aa      	beq.n	8004f3e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d103      	bne.n	8004ff8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	f043 0304 	orr.w	r3, r3, #4
 8004ffe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00b      	beq.n	8005030 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005018:	6a3b      	ldr	r3, [r7, #32]
 800501a:	f043 0301 	orr.w	r3, r3, #1
 800501e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005028:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00b      	beq.n	8005052 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	f043 0308 	orr.w	r3, r3, #8
 8005040:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800504a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00b      	beq.n	8005074 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	f043 0302 	orr.w	r3, r3, #2
 8005062:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800506c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005074:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01c      	beq.n	80050b6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f7ff fe3b 	bl	8004cf8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	6859      	ldr	r1, [r3, #4]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	4b0d      	ldr	r3, [pc, #52]	@ (80050c4 <I2C_IsErrorOccurred+0x1bc>)
 800508e:	400b      	ands	r3, r1
 8005090:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	431a      	orrs	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80050b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3728      	adds	r7, #40	@ 0x28
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	fe00e800 	.word	0xfe00e800

080050c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	607b      	str	r3, [r7, #4]
 80050d2:	460b      	mov	r3, r1
 80050d4:	817b      	strh	r3, [r7, #10]
 80050d6:	4613      	mov	r3, r2
 80050d8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050da:	897b      	ldrh	r3, [r7, #10]
 80050dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80050e0:	7a7b      	ldrb	r3, [r7, #9]
 80050e2:	041b      	lsls	r3, r3, #16
 80050e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050e8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80050f6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	6a3b      	ldr	r3, [r7, #32]
 8005100:	0d5b      	lsrs	r3, r3, #21
 8005102:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005106:	4b08      	ldr	r3, [pc, #32]	@ (8005128 <I2C_TransferConfig+0x60>)
 8005108:	430b      	orrs	r3, r1
 800510a:	43db      	mvns	r3, r3
 800510c:	ea02 0103 	and.w	r1, r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	430a      	orrs	r2, r1
 8005118:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800511a:	bf00      	nop
 800511c:	371c      	adds	r7, #28
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	03ff63ff 	.word	0x03ff63ff

0800512c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b20      	cmp	r3, #32
 8005140:	d138      	bne.n	80051b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005148:	2b01      	cmp	r3, #1
 800514a:	d101      	bne.n	8005150 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800514c:	2302      	movs	r3, #2
 800514e:	e032      	b.n	80051b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2224      	movs	r2, #36	@ 0x24
 800515c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 0201 	bic.w	r2, r2, #1
 800516e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800517e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6819      	ldr	r1, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	430a      	orrs	r2, r1
 800518e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2220      	movs	r2, #32
 80051a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051b0:	2300      	movs	r3, #0
 80051b2:	e000      	b.n	80051b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051b4:	2302      	movs	r3, #2
  }
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b085      	sub	sp, #20
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
 80051ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	d139      	bne.n	800524c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d101      	bne.n	80051e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80051e2:	2302      	movs	r3, #2
 80051e4:	e033      	b.n	800524e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2224      	movs	r2, #36	@ 0x24
 80051f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 0201 	bic.w	r2, r2, #1
 8005204:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005214:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	021b      	lsls	r3, r3, #8
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	4313      	orrs	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68fa      	ldr	r2, [r7, #12]
 8005226:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0201 	orr.w	r2, r2, #1
 8005236:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	e000      	b.n	800524e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800524c:	2302      	movs	r3, #2
  }
}
 800524e:	4618      	mov	r0, r3
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
	...

0800525c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005260:	4b04      	ldr	r3, [pc, #16]	@ (8005274 <HAL_PWREx_GetVoltageRange+0x18>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005268:	4618      	mov	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40007000 	.word	0x40007000

08005278 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005286:	d130      	bne.n	80052ea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005288:	4b23      	ldr	r3, [pc, #140]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005294:	d038      	beq.n	8005308 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005296:	4b20      	ldr	r3, [pc, #128]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800529e:	4a1e      	ldr	r2, [pc, #120]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052a4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052a6:	4b1d      	ldr	r3, [pc, #116]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2232      	movs	r2, #50	@ 0x32
 80052ac:	fb02 f303 	mul.w	r3, r2, r3
 80052b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005320 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80052b2:	fba2 2303 	umull	r2, r3, r2, r3
 80052b6:	0c9b      	lsrs	r3, r3, #18
 80052b8:	3301      	adds	r3, #1
 80052ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052bc:	e002      	b.n	80052c4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	3b01      	subs	r3, #1
 80052c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052c4:	4b14      	ldr	r3, [pc, #80]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052d0:	d102      	bne.n	80052d8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1f2      	bne.n	80052be <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052da:	695b      	ldr	r3, [r3, #20]
 80052dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052e4:	d110      	bne.n	8005308 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e00f      	b.n	800530a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80052ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80052f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052f6:	d007      	beq.n	8005308 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80052f8:	4b07      	ldr	r3, [pc, #28]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005300:	4a05      	ldr	r2, [pc, #20]	@ (8005318 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005302:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005306:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3714      	adds	r7, #20
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	40007000 	.word	0x40007000
 800531c:	20000008 	.word	0x20000008
 8005320:	431bde83 	.word	0x431bde83

08005324 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b088      	sub	sp, #32
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e3ca      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005336:	4b97      	ldr	r3, [pc, #604]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f003 030c 	and.w	r3, r3, #12
 800533e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005340:	4b94      	ldr	r3, [pc, #592]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0310 	and.w	r3, r3, #16
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 80e4 	beq.w	8005520 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d007      	beq.n	800536e <HAL_RCC_OscConfig+0x4a>
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	2b0c      	cmp	r3, #12
 8005362:	f040 808b 	bne.w	800547c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2b01      	cmp	r3, #1
 800536a:	f040 8087 	bne.w	800547c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800536e:	4b89      	ldr	r3, [pc, #548]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0302 	and.w	r3, r3, #2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d005      	beq.n	8005386 <HAL_RCC_OscConfig+0x62>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e3a2      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1a      	ldr	r2, [r3, #32]
 800538a:	4b82      	ldr	r3, [pc, #520]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0308 	and.w	r3, r3, #8
 8005392:	2b00      	cmp	r3, #0
 8005394:	d004      	beq.n	80053a0 <HAL_RCC_OscConfig+0x7c>
 8005396:	4b7f      	ldr	r3, [pc, #508]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800539e:	e005      	b.n	80053ac <HAL_RCC_OscConfig+0x88>
 80053a0:	4b7c      	ldr	r3, [pc, #496]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053a6:	091b      	lsrs	r3, r3, #4
 80053a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d223      	bcs.n	80053f8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f000 fd55 	bl	8005e64 <RCC_SetFlashLatencyFromMSIRange>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e383      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053c4:	4b73      	ldr	r3, [pc, #460]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a72      	ldr	r2, [pc, #456]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053ca:	f043 0308 	orr.w	r3, r3, #8
 80053ce:	6013      	str	r3, [r2, #0]
 80053d0:	4b70      	ldr	r3, [pc, #448]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	496d      	ldr	r1, [pc, #436]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053e2:	4b6c      	ldr	r3, [pc, #432]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	021b      	lsls	r3, r3, #8
 80053f0:	4968      	ldr	r1, [pc, #416]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	604b      	str	r3, [r1, #4]
 80053f6:	e025      	b.n	8005444 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053f8:	4b66      	ldr	r3, [pc, #408]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a65      	ldr	r2, [pc, #404]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80053fe:	f043 0308 	orr.w	r3, r3, #8
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	4b63      	ldr	r3, [pc, #396]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	4960      	ldr	r1, [pc, #384]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005412:	4313      	orrs	r3, r2
 8005414:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005416:	4b5f      	ldr	r3, [pc, #380]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	021b      	lsls	r3, r3, #8
 8005424:	495b      	ldr	r1, [pc, #364]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005426:	4313      	orrs	r3, r2
 8005428:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d109      	bne.n	8005444 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a1b      	ldr	r3, [r3, #32]
 8005434:	4618      	mov	r0, r3
 8005436:	f000 fd15 	bl	8005e64 <RCC_SetFlashLatencyFromMSIRange>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e343      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005444:	f000 fc4a 	bl	8005cdc <HAL_RCC_GetSysClockFreq>
 8005448:	4602      	mov	r2, r0
 800544a:	4b52      	ldr	r3, [pc, #328]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	091b      	lsrs	r3, r3, #4
 8005450:	f003 030f 	and.w	r3, r3, #15
 8005454:	4950      	ldr	r1, [pc, #320]	@ (8005598 <HAL_RCC_OscConfig+0x274>)
 8005456:	5ccb      	ldrb	r3, [r1, r3]
 8005458:	f003 031f 	and.w	r3, r3, #31
 800545c:	fa22 f303 	lsr.w	r3, r2, r3
 8005460:	4a4e      	ldr	r2, [pc, #312]	@ (800559c <HAL_RCC_OscConfig+0x278>)
 8005462:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005464:	4b4e      	ldr	r3, [pc, #312]	@ (80055a0 <HAL_RCC_OscConfig+0x27c>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f7fd f957 	bl	800271c <HAL_InitTick>
 800546e:	4603      	mov	r3, r0
 8005470:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005472:	7bfb      	ldrb	r3, [r7, #15]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d052      	beq.n	800551e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005478:	7bfb      	ldrb	r3, [r7, #15]
 800547a:	e327      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d032      	beq.n	80054ea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005484:	4b43      	ldr	r3, [pc, #268]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a42      	ldr	r2, [pc, #264]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 800548a:	f043 0301 	orr.w	r3, r3, #1
 800548e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005490:	f7fd f994 	bl	80027bc <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005498:	f7fd f990 	bl	80027bc <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e310      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054aa:	4b3a      	ldr	r3, [pc, #232]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0302 	and.w	r3, r3, #2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0f0      	beq.n	8005498 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054b6:	4b37      	ldr	r3, [pc, #220]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a36      	ldr	r2, [pc, #216]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054bc:	f043 0308 	orr.w	r3, r3, #8
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	4b34      	ldr	r3, [pc, #208]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	4931      	ldr	r1, [pc, #196]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054d4:	4b2f      	ldr	r3, [pc, #188]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	021b      	lsls	r3, r3, #8
 80054e2:	492c      	ldr	r1, [pc, #176]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	604b      	str	r3, [r1, #4]
 80054e8:	e01a      	b.n	8005520 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80054ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a29      	ldr	r2, [pc, #164]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 80054f0:	f023 0301 	bic.w	r3, r3, #1
 80054f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80054f6:	f7fd f961 	bl	80027bc <HAL_GetTick>
 80054fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80054fc:	e008      	b.n	8005510 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054fe:	f7fd f95d 	bl	80027bc <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	2b02      	cmp	r3, #2
 800550a:	d901      	bls.n	8005510 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e2dd      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005510:	4b20      	ldr	r3, [pc, #128]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0302 	and.w	r3, r3, #2
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1f0      	bne.n	80054fe <HAL_RCC_OscConfig+0x1da>
 800551c:	e000      	b.n	8005520 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800551e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	2b00      	cmp	r3, #0
 800552a:	d074      	beq.n	8005616 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b08      	cmp	r3, #8
 8005530:	d005      	beq.n	800553e <HAL_RCC_OscConfig+0x21a>
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	2b0c      	cmp	r3, #12
 8005536:	d10e      	bne.n	8005556 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	2b03      	cmp	r3, #3
 800553c:	d10b      	bne.n	8005556 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800553e:	4b15      	ldr	r3, [pc, #84]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d064      	beq.n	8005614 <HAL_RCC_OscConfig+0x2f0>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d160      	bne.n	8005614 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e2ba      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800555e:	d106      	bne.n	800556e <HAL_RCC_OscConfig+0x24a>
 8005560:	4b0c      	ldr	r3, [pc, #48]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a0b      	ldr	r2, [pc, #44]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005566:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	e026      	b.n	80055bc <HAL_RCC_OscConfig+0x298>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005576:	d115      	bne.n	80055a4 <HAL_RCC_OscConfig+0x280>
 8005578:	4b06      	ldr	r3, [pc, #24]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a05      	ldr	r2, [pc, #20]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 800557e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005582:	6013      	str	r3, [r2, #0]
 8005584:	4b03      	ldr	r3, [pc, #12]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a02      	ldr	r2, [pc, #8]	@ (8005594 <HAL_RCC_OscConfig+0x270>)
 800558a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800558e:	6013      	str	r3, [r2, #0]
 8005590:	e014      	b.n	80055bc <HAL_RCC_OscConfig+0x298>
 8005592:	bf00      	nop
 8005594:	40021000 	.word	0x40021000
 8005598:	0800b130 	.word	0x0800b130
 800559c:	20000008 	.word	0x20000008
 80055a0:	2000000c 	.word	0x2000000c
 80055a4:	4ba0      	ldr	r3, [pc, #640]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a9f      	ldr	r2, [pc, #636]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80055aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ae:	6013      	str	r3, [r2, #0]
 80055b0:	4b9d      	ldr	r3, [pc, #628]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a9c      	ldr	r2, [pc, #624]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80055b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d013      	beq.n	80055ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055c4:	f7fd f8fa 	bl	80027bc <HAL_GetTick>
 80055c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055ca:	e008      	b.n	80055de <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055cc:	f7fd f8f6 	bl	80027bc <HAL_GetTick>
 80055d0:	4602      	mov	r2, r0
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	2b64      	cmp	r3, #100	@ 0x64
 80055d8:	d901      	bls.n	80055de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e276      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055de:	4b92      	ldr	r3, [pc, #584]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0f0      	beq.n	80055cc <HAL_RCC_OscConfig+0x2a8>
 80055ea:	e014      	b.n	8005616 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ec:	f7fd f8e6 	bl	80027bc <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055f4:	f7fd f8e2 	bl	80027bc <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b64      	cmp	r3, #100	@ 0x64
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e262      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005606:	4b88      	ldr	r3, [pc, #544]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1f0      	bne.n	80055f4 <HAL_RCC_OscConfig+0x2d0>
 8005612:	e000      	b.n	8005616 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0302 	and.w	r3, r3, #2
 800561e:	2b00      	cmp	r3, #0
 8005620:	d060      	beq.n	80056e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	2b04      	cmp	r3, #4
 8005626:	d005      	beq.n	8005634 <HAL_RCC_OscConfig+0x310>
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	2b0c      	cmp	r3, #12
 800562c:	d119      	bne.n	8005662 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2b02      	cmp	r3, #2
 8005632:	d116      	bne.n	8005662 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005634:	4b7c      	ldr	r3, [pc, #496]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800563c:	2b00      	cmp	r3, #0
 800563e:	d005      	beq.n	800564c <HAL_RCC_OscConfig+0x328>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e23f      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800564c:	4b76      	ldr	r3, [pc, #472]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	061b      	lsls	r3, r3, #24
 800565a:	4973      	ldr	r1, [pc, #460]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800565c:	4313      	orrs	r3, r2
 800565e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005660:	e040      	b.n	80056e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d023      	beq.n	80056b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800566a:	4b6f      	ldr	r3, [pc, #444]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a6e      	ldr	r2, [pc, #440]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005676:	f7fd f8a1 	bl	80027bc <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800567c:	e008      	b.n	8005690 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800567e:	f7fd f89d 	bl	80027bc <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e21d      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005690:	4b65      	ldr	r3, [pc, #404]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0f0      	beq.n	800567e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800569c:	4b62      	ldr	r3, [pc, #392]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	061b      	lsls	r3, r3, #24
 80056aa:	495f      	ldr	r1, [pc, #380]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	604b      	str	r3, [r1, #4]
 80056b0:	e018      	b.n	80056e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056b2:	4b5d      	ldr	r3, [pc, #372]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a5c      	ldr	r2, [pc, #368]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80056b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056be:	f7fd f87d 	bl	80027bc <HAL_GetTick>
 80056c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056c4:	e008      	b.n	80056d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c6:	f7fd f879 	bl	80027bc <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e1f9      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056d8:	4b53      	ldr	r3, [pc, #332]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1f0      	bne.n	80056c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0308 	and.w	r3, r3, #8
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d03c      	beq.n	800576a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d01c      	beq.n	8005732 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056f8:	4b4b      	ldr	r3, [pc, #300]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80056fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056fe:	4a4a      	ldr	r2, [pc, #296]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005700:	f043 0301 	orr.w	r3, r3, #1
 8005704:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005708:	f7fd f858 	bl	80027bc <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005710:	f7fd f854 	bl	80027bc <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e1d4      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005722:	4b41      	ldr	r3, [pc, #260]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005728:	f003 0302 	and.w	r3, r3, #2
 800572c:	2b00      	cmp	r3, #0
 800572e:	d0ef      	beq.n	8005710 <HAL_RCC_OscConfig+0x3ec>
 8005730:	e01b      	b.n	800576a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005732:	4b3d      	ldr	r3, [pc, #244]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005734:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005738:	4a3b      	ldr	r2, [pc, #236]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800573a:	f023 0301 	bic.w	r3, r3, #1
 800573e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005742:	f7fd f83b 	bl	80027bc <HAL_GetTick>
 8005746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005748:	e008      	b.n	800575c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800574a:	f7fd f837 	bl	80027bc <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d901      	bls.n	800575c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e1b7      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800575c:	4b32      	ldr	r3, [pc, #200]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800575e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1ef      	bne.n	800574a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b00      	cmp	r3, #0
 8005774:	f000 80a6 	beq.w	80058c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005778:	2300      	movs	r3, #0
 800577a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800577c:	4b2a      	ldr	r3, [pc, #168]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800577e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10d      	bne.n	80057a4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005788:	4b27      	ldr	r3, [pc, #156]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800578a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800578c:	4a26      	ldr	r2, [pc, #152]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800578e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005792:	6593      	str	r3, [r2, #88]	@ 0x58
 8005794:	4b24      	ldr	r3, [pc, #144]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800579c:	60bb      	str	r3, [r7, #8]
 800579e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057a0:	2301      	movs	r3, #1
 80057a2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057a4:	4b21      	ldr	r3, [pc, #132]	@ (800582c <HAL_RCC_OscConfig+0x508>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d118      	bne.n	80057e2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057b0:	4b1e      	ldr	r3, [pc, #120]	@ (800582c <HAL_RCC_OscConfig+0x508>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a1d      	ldr	r2, [pc, #116]	@ (800582c <HAL_RCC_OscConfig+0x508>)
 80057b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057bc:	f7fc fffe 	bl	80027bc <HAL_GetTick>
 80057c0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057c2:	e008      	b.n	80057d6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057c4:	f7fc fffa 	bl	80027bc <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e17a      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057d6:	4b15      	ldr	r3, [pc, #84]	@ (800582c <HAL_RCC_OscConfig+0x508>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0f0      	beq.n	80057c4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d108      	bne.n	80057fc <HAL_RCC_OscConfig+0x4d8>
 80057ea:	4b0f      	ldr	r3, [pc, #60]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80057ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057f0:	4a0d      	ldr	r2, [pc, #52]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 80057f2:	f043 0301 	orr.w	r3, r3, #1
 80057f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80057fa:	e029      	b.n	8005850 <HAL_RCC_OscConfig+0x52c>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	2b05      	cmp	r3, #5
 8005802:	d115      	bne.n	8005830 <HAL_RCC_OscConfig+0x50c>
 8005804:	4b08      	ldr	r3, [pc, #32]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800580a:	4a07      	ldr	r2, [pc, #28]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800580c:	f043 0304 	orr.w	r3, r3, #4
 8005810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005814:	4b04      	ldr	r3, [pc, #16]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 8005816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800581a:	4a03      	ldr	r2, [pc, #12]	@ (8005828 <HAL_RCC_OscConfig+0x504>)
 800581c:	f043 0301 	orr.w	r3, r3, #1
 8005820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005824:	e014      	b.n	8005850 <HAL_RCC_OscConfig+0x52c>
 8005826:	bf00      	nop
 8005828:	40021000 	.word	0x40021000
 800582c:	40007000 	.word	0x40007000
 8005830:	4b9c      	ldr	r3, [pc, #624]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005836:	4a9b      	ldr	r2, [pc, #620]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005838:	f023 0301 	bic.w	r3, r3, #1
 800583c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005840:	4b98      	ldr	r3, [pc, #608]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005846:	4a97      	ldr	r2, [pc, #604]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005848:	f023 0304 	bic.w	r3, r3, #4
 800584c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d016      	beq.n	8005886 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005858:	f7fc ffb0 	bl	80027bc <HAL_GetTick>
 800585c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800585e:	e00a      	b.n	8005876 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005860:	f7fc ffac 	bl	80027bc <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800586e:	4293      	cmp	r3, r2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e12a      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005876:	4b8b      	ldr	r3, [pc, #556]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800587c:	f003 0302 	and.w	r3, r3, #2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0ed      	beq.n	8005860 <HAL_RCC_OscConfig+0x53c>
 8005884:	e015      	b.n	80058b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005886:	f7fc ff99 	bl	80027bc <HAL_GetTick>
 800588a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800588c:	e00a      	b.n	80058a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800588e:	f7fc ff95 	bl	80027bc <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	f241 3288 	movw	r2, #5000	@ 0x1388
 800589c:	4293      	cmp	r3, r2
 800589e:	d901      	bls.n	80058a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e113      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058a4:	4b7f      	ldr	r3, [pc, #508]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80058a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1ed      	bne.n	800588e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058b2:	7ffb      	ldrb	r3, [r7, #31]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d105      	bne.n	80058c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058b8:	4b7a      	ldr	r3, [pc, #488]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80058ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058bc:	4a79      	ldr	r2, [pc, #484]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80058be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058c2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f000 80fe 	beq.w	8005aca <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	f040 80d0 	bne.w	8005a78 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80058d8:	4b72      	ldr	r3, [pc, #456]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f003 0203 	and.w	r2, r3, #3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d130      	bne.n	800594e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f6:	3b01      	subs	r3, #1
 80058f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d127      	bne.n	800594e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005908:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800590a:	429a      	cmp	r2, r3
 800590c:	d11f      	bne.n	800594e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005918:	2a07      	cmp	r2, #7
 800591a:	bf14      	ite	ne
 800591c:	2201      	movne	r2, #1
 800591e:	2200      	moveq	r2, #0
 8005920:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005922:	4293      	cmp	r3, r2
 8005924:	d113      	bne.n	800594e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005930:	085b      	lsrs	r3, r3, #1
 8005932:	3b01      	subs	r3, #1
 8005934:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005936:	429a      	cmp	r2, r3
 8005938:	d109      	bne.n	800594e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005944:	085b      	lsrs	r3, r3, #1
 8005946:	3b01      	subs	r3, #1
 8005948:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800594a:	429a      	cmp	r2, r3
 800594c:	d06e      	beq.n	8005a2c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	2b0c      	cmp	r3, #12
 8005952:	d069      	beq.n	8005a28 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005954:	4b53      	ldr	r3, [pc, #332]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d105      	bne.n	800596c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005960:	4b50      	ldr	r3, [pc, #320]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d001      	beq.n	8005970 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e0ad      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005970:	4b4c      	ldr	r3, [pc, #304]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a4b      	ldr	r2, [pc, #300]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005976:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800597a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800597c:	f7fc ff1e 	bl	80027bc <HAL_GetTick>
 8005980:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005984:	f7fc ff1a 	bl	80027bc <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b02      	cmp	r3, #2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e09a      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005996:	4b43      	ldr	r3, [pc, #268]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1f0      	bne.n	8005984 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059a2:	4b40      	ldr	r3, [pc, #256]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80059a4:	68da      	ldr	r2, [r3, #12]
 80059a6:	4b40      	ldr	r3, [pc, #256]	@ (8005aa8 <HAL_RCC_OscConfig+0x784>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80059b2:	3a01      	subs	r2, #1
 80059b4:	0112      	lsls	r2, r2, #4
 80059b6:	4311      	orrs	r1, r2
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80059bc:	0212      	lsls	r2, r2, #8
 80059be:	4311      	orrs	r1, r2
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80059c4:	0852      	lsrs	r2, r2, #1
 80059c6:	3a01      	subs	r2, #1
 80059c8:	0552      	lsls	r2, r2, #21
 80059ca:	4311      	orrs	r1, r2
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80059d0:	0852      	lsrs	r2, r2, #1
 80059d2:	3a01      	subs	r2, #1
 80059d4:	0652      	lsls	r2, r2, #25
 80059d6:	4311      	orrs	r1, r2
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80059dc:	0912      	lsrs	r2, r2, #4
 80059de:	0452      	lsls	r2, r2, #17
 80059e0:	430a      	orrs	r2, r1
 80059e2:	4930      	ldr	r1, [pc, #192]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80059e8:	4b2e      	ldr	r3, [pc, #184]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a2d      	ldr	r2, [pc, #180]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80059ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059f4:	4b2b      	ldr	r3, [pc, #172]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	4a2a      	ldr	r2, [pc, #168]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 80059fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a00:	f7fc fedc 	bl	80027bc <HAL_GetTick>
 8005a04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a06:	e008      	b.n	8005a1a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a08:	f7fc fed8 	bl	80027bc <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e058      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a1a:	4b22      	ldr	r3, [pc, #136]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d0f0      	beq.n	8005a08 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a26:	e050      	b.n	8005aca <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e04f      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d148      	bne.n	8005aca <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005a38:	4b1a      	ldr	r3, [pc, #104]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a19      	ldr	r2, [pc, #100]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a44:	4b17      	ldr	r3, [pc, #92]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	4a16      	ldr	r2, [pc, #88]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005a50:	f7fc feb4 	bl	80027bc <HAL_GetTick>
 8005a54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a56:	e008      	b.n	8005a6a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a58:	f7fc feb0 	bl	80027bc <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e030      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d0f0      	beq.n	8005a58 <HAL_RCC_OscConfig+0x734>
 8005a76:	e028      	b.n	8005aca <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	2b0c      	cmp	r3, #12
 8005a7c:	d023      	beq.n	8005ac6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a7e:	4b09      	ldr	r3, [pc, #36]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a08      	ldr	r2, [pc, #32]	@ (8005aa4 <HAL_RCC_OscConfig+0x780>)
 8005a84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a8a:	f7fc fe97 	bl	80027bc <HAL_GetTick>
 8005a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a90:	e00c      	b.n	8005aac <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a92:	f7fc fe93 	bl	80027bc <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d905      	bls.n	8005aac <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e013      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
 8005aa4:	40021000 	.word	0x40021000
 8005aa8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005aac:	4b09      	ldr	r3, [pc, #36]	@ (8005ad4 <HAL_RCC_OscConfig+0x7b0>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d1ec      	bne.n	8005a92 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005ab8:	4b06      	ldr	r3, [pc, #24]	@ (8005ad4 <HAL_RCC_OscConfig+0x7b0>)
 8005aba:	68da      	ldr	r2, [r3, #12]
 8005abc:	4905      	ldr	r1, [pc, #20]	@ (8005ad4 <HAL_RCC_OscConfig+0x7b0>)
 8005abe:	4b06      	ldr	r3, [pc, #24]	@ (8005ad8 <HAL_RCC_OscConfig+0x7b4>)
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	60cb      	str	r3, [r1, #12]
 8005ac4:	e001      	b.n	8005aca <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e000      	b.n	8005acc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3720      	adds	r7, #32
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	feeefffc 	.word	0xfeeefffc

08005adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d101      	bne.n	8005af0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e0e7      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005af0:	4b75      	ldr	r3, [pc, #468]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0307 	and.w	r3, r3, #7
 8005af8:	683a      	ldr	r2, [r7, #0]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d910      	bls.n	8005b20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005afe:	4b72      	ldr	r3, [pc, #456]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f023 0207 	bic.w	r2, r3, #7
 8005b06:	4970      	ldr	r1, [pc, #448]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b0e:	4b6e      	ldr	r3, [pc, #440]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0307 	and.w	r3, r3, #7
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d001      	beq.n	8005b20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e0cf      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d010      	beq.n	8005b4e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	4b66      	ldr	r3, [pc, #408]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d908      	bls.n	8005b4e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b3c:	4b63      	ldr	r3, [pc, #396]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	4960      	ldr	r1, [pc, #384]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d04c      	beq.n	8005bf4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	2b03      	cmp	r3, #3
 8005b60:	d107      	bne.n	8005b72 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b62:	4b5a      	ldr	r3, [pc, #360]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d121      	bne.n	8005bb2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e0a6      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d107      	bne.n	8005b8a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b7a:	4b54      	ldr	r3, [pc, #336]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d115      	bne.n	8005bb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e09a      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d107      	bne.n	8005ba2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005b92:	4b4e      	ldr	r3, [pc, #312]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d109      	bne.n	8005bb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e08e      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d101      	bne.n	8005bb2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e086      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005bb2:	4b46      	ldr	r3, [pc, #280]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f023 0203 	bic.w	r2, r3, #3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	4943      	ldr	r1, [pc, #268]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bc4:	f7fc fdfa 	bl	80027bc <HAL_GetTick>
 8005bc8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bca:	e00a      	b.n	8005be2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bcc:	f7fc fdf6 	bl	80027bc <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e06e      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005be2:	4b3a      	ldr	r3, [pc, #232]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f003 020c 	and.w	r2, r3, #12
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d1eb      	bne.n	8005bcc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d010      	beq.n	8005c22 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	4b31      	ldr	r3, [pc, #196]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d208      	bcs.n	8005c22 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c10:	4b2e      	ldr	r3, [pc, #184]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	492b      	ldr	r1, [pc, #172]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c22:	4b29      	ldr	r3, [pc, #164]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0307 	and.w	r3, r3, #7
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d210      	bcs.n	8005c52 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c30:	4b25      	ldr	r3, [pc, #148]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f023 0207 	bic.w	r2, r3, #7
 8005c38:	4923      	ldr	r1, [pc, #140]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c40:	4b21      	ldr	r3, [pc, #132]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1ec>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0307 	and.w	r3, r3, #7
 8005c48:	683a      	ldr	r2, [r7, #0]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d001      	beq.n	8005c52 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e036      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0304 	and.w	r3, r3, #4
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	4918      	ldr	r1, [pc, #96]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0308 	and.w	r3, r3, #8
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d009      	beq.n	8005c90 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c7c:	4b13      	ldr	r3, [pc, #76]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	00db      	lsls	r3, r3, #3
 8005c8a:	4910      	ldr	r1, [pc, #64]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c90:	f000 f824 	bl	8005cdc <HAL_RCC_GetSysClockFreq>
 8005c94:	4602      	mov	r2, r0
 8005c96:	4b0d      	ldr	r3, [pc, #52]	@ (8005ccc <HAL_RCC_ClockConfig+0x1f0>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	091b      	lsrs	r3, r3, #4
 8005c9c:	f003 030f 	and.w	r3, r3, #15
 8005ca0:	490b      	ldr	r1, [pc, #44]	@ (8005cd0 <HAL_RCC_ClockConfig+0x1f4>)
 8005ca2:	5ccb      	ldrb	r3, [r1, r3]
 8005ca4:	f003 031f 	and.w	r3, r3, #31
 8005ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cac:	4a09      	ldr	r2, [pc, #36]	@ (8005cd4 <HAL_RCC_ClockConfig+0x1f8>)
 8005cae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005cb0:	4b09      	ldr	r3, [pc, #36]	@ (8005cd8 <HAL_RCC_ClockConfig+0x1fc>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fc fd31 	bl	800271c <HAL_InitTick>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	72fb      	strb	r3, [r7, #11]

  return status;
 8005cbe:	7afb      	ldrb	r3, [r7, #11]
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	40022000 	.word	0x40022000
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	0800b130 	.word	0x0800b130
 8005cd4:	20000008 	.word	0x20000008
 8005cd8:	2000000c 	.word	0x2000000c

08005cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b089      	sub	sp, #36	@ 0x24
 8005ce0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	61fb      	str	r3, [r7, #28]
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cea:	4b3e      	ldr	r3, [pc, #248]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f003 030c 	and.w	r3, r3, #12
 8005cf2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cf4:	4b3b      	ldr	r3, [pc, #236]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	f003 0303 	and.w	r3, r3, #3
 8005cfc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <HAL_RCC_GetSysClockFreq+0x34>
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	2b0c      	cmp	r3, #12
 8005d08:	d121      	bne.n	8005d4e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d11e      	bne.n	8005d4e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005d10:	4b34      	ldr	r3, [pc, #208]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0308 	and.w	r3, r3, #8
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d107      	bne.n	8005d2c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005d1c:	4b31      	ldr	r3, [pc, #196]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d22:	0a1b      	lsrs	r3, r3, #8
 8005d24:	f003 030f 	and.w	r3, r3, #15
 8005d28:	61fb      	str	r3, [r7, #28]
 8005d2a:	e005      	b.n	8005d38 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	091b      	lsrs	r3, r3, #4
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005d38:	4a2b      	ldr	r2, [pc, #172]	@ (8005de8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d40:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10d      	bne.n	8005d64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d4c:	e00a      	b.n	8005d64 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	2b04      	cmp	r3, #4
 8005d52:	d102      	bne.n	8005d5a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d54:	4b25      	ldr	r3, [pc, #148]	@ (8005dec <HAL_RCC_GetSysClockFreq+0x110>)
 8005d56:	61bb      	str	r3, [r7, #24]
 8005d58:	e004      	b.n	8005d64 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	2b08      	cmp	r3, #8
 8005d5e:	d101      	bne.n	8005d64 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d60:	4b23      	ldr	r3, [pc, #140]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005d62:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	2b0c      	cmp	r3, #12
 8005d68:	d134      	bne.n	8005dd4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	f003 0303 	and.w	r3, r3, #3
 8005d72:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d003      	beq.n	8005d82 <HAL_RCC_GetSysClockFreq+0xa6>
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	2b03      	cmp	r3, #3
 8005d7e:	d003      	beq.n	8005d88 <HAL_RCC_GetSysClockFreq+0xac>
 8005d80:	e005      	b.n	8005d8e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005d82:	4b1a      	ldr	r3, [pc, #104]	@ (8005dec <HAL_RCC_GetSysClockFreq+0x110>)
 8005d84:	617b      	str	r3, [r7, #20]
      break;
 8005d86:	e005      	b.n	8005d94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005d88:	4b19      	ldr	r3, [pc, #100]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005d8a:	617b      	str	r3, [r7, #20]
      break;
 8005d8c:	e002      	b.n	8005d94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	617b      	str	r3, [r7, #20]
      break;
 8005d92:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d94:	4b13      	ldr	r3, [pc, #76]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	091b      	lsrs	r3, r3, #4
 8005d9a:	f003 0307 	and.w	r3, r3, #7
 8005d9e:	3301      	adds	r3, #1
 8005da0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005da2:	4b10      	ldr	r3, [pc, #64]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	0a1b      	lsrs	r3, r3, #8
 8005da8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	fb03 f202 	mul.w	r2, r3, r2
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005dba:	4b0a      	ldr	r3, [pc, #40]	@ (8005de4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	0e5b      	lsrs	r3, r3, #25
 8005dc0:	f003 0303 	and.w	r3, r3, #3
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005dd4:	69bb      	ldr	r3, [r7, #24]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3724      	adds	r7, #36	@ 0x24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	40021000 	.word	0x40021000
 8005de8:	0800b148 	.word	0x0800b148
 8005dec:	00f42400 	.word	0x00f42400
 8005df0:	007a1200 	.word	0x007a1200

08005df4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005df4:	b480      	push	{r7}
 8005df6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005df8:	4b03      	ldr	r3, [pc, #12]	@ (8005e08 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	20000008 	.word	0x20000008

08005e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005e10:	f7ff fff0 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005e14:	4602      	mov	r2, r0
 8005e16:	4b06      	ldr	r3, [pc, #24]	@ (8005e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	0a1b      	lsrs	r3, r3, #8
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	4904      	ldr	r1, [pc, #16]	@ (8005e34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e22:	5ccb      	ldrb	r3, [r1, r3]
 8005e24:	f003 031f 	and.w	r3, r3, #31
 8005e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	40021000 	.word	0x40021000
 8005e34:	0800b140 	.word	0x0800b140

08005e38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005e3c:	f7ff ffda 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005e40:	4602      	mov	r2, r0
 8005e42:	4b06      	ldr	r3, [pc, #24]	@ (8005e5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	0adb      	lsrs	r3, r3, #11
 8005e48:	f003 0307 	and.w	r3, r3, #7
 8005e4c:	4904      	ldr	r1, [pc, #16]	@ (8005e60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005e4e:	5ccb      	ldrb	r3, [r1, r3]
 8005e50:	f003 031f 	and.w	r3, r3, #31
 8005e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	40021000 	.word	0x40021000
 8005e60:	0800b140 	.word	0x0800b140

08005e64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b086      	sub	sp, #24
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005e70:	4b2a      	ldr	r3, [pc, #168]	@ (8005f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005e7c:	f7ff f9ee 	bl	800525c <HAL_PWREx_GetVoltageRange>
 8005e80:	6178      	str	r0, [r7, #20]
 8005e82:	e014      	b.n	8005eae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e84:	4b25      	ldr	r3, [pc, #148]	@ (8005f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e88:	4a24      	ldr	r2, [pc, #144]	@ (8005f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e90:	4b22      	ldr	r3, [pc, #136]	@ (8005f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e98:	60fb      	str	r3, [r7, #12]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005e9c:	f7ff f9de 	bl	800525c <HAL_PWREx_GetVoltageRange>
 8005ea0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8005f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8005f1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ea8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005eac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eb4:	d10b      	bne.n	8005ece <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2b80      	cmp	r3, #128	@ 0x80
 8005eba:	d919      	bls.n	8005ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2ba0      	cmp	r3, #160	@ 0xa0
 8005ec0:	d902      	bls.n	8005ec8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	613b      	str	r3, [r7, #16]
 8005ec6:	e013      	b.n	8005ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ec8:	2301      	movs	r3, #1
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	e010      	b.n	8005ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b80      	cmp	r3, #128	@ 0x80
 8005ed2:	d902      	bls.n	8005eda <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	613b      	str	r3, [r7, #16]
 8005ed8:	e00a      	b.n	8005ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2b80      	cmp	r3, #128	@ 0x80
 8005ede:	d102      	bne.n	8005ee6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	613b      	str	r3, [r7, #16]
 8005ee4:	e004      	b.n	8005ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b70      	cmp	r3, #112	@ 0x70
 8005eea:	d101      	bne.n	8005ef0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005eec:	2301      	movs	r3, #1
 8005eee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8005f20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f023 0207 	bic.w	r2, r3, #7
 8005ef8:	4909      	ldr	r1, [pc, #36]	@ (8005f20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005f00:	4b07      	ldr	r3, [pc, #28]	@ (8005f20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d001      	beq.n	8005f12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e000      	b.n	8005f14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	40021000 	.word	0x40021000
 8005f20:	40022000 	.word	0x40022000

08005f24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f30:	2300      	movs	r3, #0
 8005f32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d041      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f44:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005f48:	d02a      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005f4a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005f4e:	d824      	bhi.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005f50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f54:	d008      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005f56:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f5a:	d81e      	bhi.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00a      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005f60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f64:	d010      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005f66:	e018      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f68:	4b86      	ldr	r3, [pc, #536]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	4a85      	ldr	r2, [pc, #532]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f72:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f74:	e015      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f000 fabb 	bl	80064f8 <RCCEx_PLLSAI1_Config>
 8005f82:	4603      	mov	r3, r0
 8005f84:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f86:	e00c      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	3320      	adds	r3, #32
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 fba6 	bl	80066e0 <RCCEx_PLLSAI2_Config>
 8005f94:	4603      	mov	r3, r0
 8005f96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f98:	e003      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	74fb      	strb	r3, [r7, #19]
      break;
 8005f9e:	e000      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005fa0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fa2:	7cfb      	ldrb	r3, [r7, #19]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d10b      	bne.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005fa8:	4b76      	ldr	r3, [pc, #472]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fb6:	4973      	ldr	r1, [pc, #460]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005fbe:	e001      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fc0:	7cfb      	ldrb	r3, [r7, #19]
 8005fc2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d041      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005fd4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005fd8:	d02a      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005fda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005fde:	d824      	bhi.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005fe0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005fe4:	d008      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005fe6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005fea:	d81e      	bhi.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00a      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ff4:	d010      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005ff6:	e018      	b.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005ff8:	4b62      	ldr	r3, [pc, #392]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	4a61      	ldr	r2, [pc, #388]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ffe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006002:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006004:	e015      	b.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	3304      	adds	r3, #4
 800600a:	2100      	movs	r1, #0
 800600c:	4618      	mov	r0, r3
 800600e:	f000 fa73 	bl	80064f8 <RCCEx_PLLSAI1_Config>
 8006012:	4603      	mov	r3, r0
 8006014:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006016:	e00c      	b.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	3320      	adds	r3, #32
 800601c:	2100      	movs	r1, #0
 800601e:	4618      	mov	r0, r3
 8006020:	f000 fb5e 	bl	80066e0 <RCCEx_PLLSAI2_Config>
 8006024:	4603      	mov	r3, r0
 8006026:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006028:	e003      	b.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	74fb      	strb	r3, [r7, #19]
      break;
 800602e:	e000      	b.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006030:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006032:	7cfb      	ldrb	r3, [r7, #19]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10b      	bne.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006038:	4b52      	ldr	r3, [pc, #328]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800603a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800603e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006046:	494f      	ldr	r1, [pc, #316]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006048:	4313      	orrs	r3, r2
 800604a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800604e:	e001      	b.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006050:	7cfb      	ldrb	r3, [r7, #19]
 8006052:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 80a0 	beq.w	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006062:	2300      	movs	r3, #0
 8006064:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006066:	4b47      	ldr	r3, [pc, #284]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800606a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006072:	2301      	movs	r3, #1
 8006074:	e000      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006076:	2300      	movs	r3, #0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d00d      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800607c:	4b41      	ldr	r3, [pc, #260]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800607e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006080:	4a40      	ldr	r2, [pc, #256]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006082:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006086:	6593      	str	r3, [r2, #88]	@ 0x58
 8006088:	4b3e      	ldr	r3, [pc, #248]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800608a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006090:	60bb      	str	r3, [r7, #8]
 8006092:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006094:	2301      	movs	r3, #1
 8006096:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006098:	4b3b      	ldr	r3, [pc, #236]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a3a      	ldr	r2, [pc, #232]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800609e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060a4:	f7fc fb8a 	bl	80027bc <HAL_GetTick>
 80060a8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060aa:	e009      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ac:	f7fc fb86 	bl	80027bc <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d902      	bls.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	74fb      	strb	r3, [r7, #19]
        break;
 80060be:	e005      	b.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060c0:	4b31      	ldr	r3, [pc, #196]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0ef      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80060cc:	7cfb      	ldrb	r3, [r7, #19]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d15c      	bne.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80060d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060dc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d01f      	beq.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d019      	beq.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060f0:	4b24      	ldr	r3, [pc, #144]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060fc:	4b21      	ldr	r3, [pc, #132]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006102:	4a20      	ldr	r2, [pc, #128]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800610c:	4b1d      	ldr	r3, [pc, #116]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800610e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006112:	4a1c      	ldr	r2, [pc, #112]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006114:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006118:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800611c:	4a19      	ldr	r2, [pc, #100]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d016      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800612e:	f7fc fb45 	bl	80027bc <HAL_GetTick>
 8006132:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006134:	e00b      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006136:	f7fc fb41 	bl	80027bc <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006144:	4293      	cmp	r3, r2
 8006146:	d902      	bls.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	74fb      	strb	r3, [r7, #19]
            break;
 800614c:	e006      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800614e:	4b0d      	ldr	r3, [pc, #52]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006154:	f003 0302 	and.w	r3, r3, #2
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0ec      	beq.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800615c:	7cfb      	ldrb	r3, [r7, #19]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10c      	bne.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006162:	4b08      	ldr	r3, [pc, #32]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006168:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006172:	4904      	ldr	r1, [pc, #16]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006174:	4313      	orrs	r3, r2
 8006176:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800617a:	e009      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800617c:	7cfb      	ldrb	r3, [r7, #19]
 800617e:	74bb      	strb	r3, [r7, #18]
 8006180:	e006      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006182:	bf00      	nop
 8006184:	40021000 	.word	0x40021000
 8006188:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618c:	7cfb      	ldrb	r3, [r7, #19]
 800618e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006190:	7c7b      	ldrb	r3, [r7, #17]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d105      	bne.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006196:	4b9e      	ldr	r3, [pc, #632]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800619a:	4a9d      	ldr	r2, [pc, #628]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800619c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00a      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061ae:	4b98      	ldr	r3, [pc, #608]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b4:	f023 0203 	bic.w	r2, r3, #3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061bc:	4994      	ldr	r1, [pc, #592]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0302 	and.w	r3, r3, #2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00a      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061d0:	4b8f      	ldr	r3, [pc, #572]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d6:	f023 020c 	bic.w	r2, r3, #12
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061de:	498c      	ldr	r1, [pc, #560]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0304 	and.w	r3, r3, #4
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00a      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80061f2:	4b87      	ldr	r3, [pc, #540]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006200:	4983      	ldr	r1, [pc, #524]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006202:	4313      	orrs	r3, r2
 8006204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0308 	and.w	r3, r3, #8
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00a      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006214:	4b7e      	ldr	r3, [pc, #504]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800621a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006222:	497b      	ldr	r1, [pc, #492]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0310 	and.w	r3, r3, #16
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00a      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006236:	4b76      	ldr	r3, [pc, #472]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800623c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006244:	4972      	ldr	r1, [pc, #456]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006246:	4313      	orrs	r3, r2
 8006248:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0320 	and.w	r3, r3, #32
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00a      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006258:	4b6d      	ldr	r3, [pc, #436]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800625a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800625e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006266:	496a      	ldr	r1, [pc, #424]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006268:	4313      	orrs	r3, r2
 800626a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00a      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800627a:	4b65      	ldr	r3, [pc, #404]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800627c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006280:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006288:	4961      	ldr	r1, [pc, #388]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800628a:	4313      	orrs	r3, r2
 800628c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00a      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800629c:	4b5c      	ldr	r3, [pc, #368]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800629e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062aa:	4959      	ldr	r1, [pc, #356]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d00a      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062be:	4b54      	ldr	r3, [pc, #336]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062cc:	4950      	ldr	r1, [pc, #320]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00a      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062e0:	4b4b      	ldr	r3, [pc, #300]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ee:	4948      	ldr	r1, [pc, #288]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062f0:	4313      	orrs	r3, r2
 80062f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00a      	beq.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006302:	4b43      	ldr	r3, [pc, #268]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006304:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006308:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006310:	493f      	ldr	r1, [pc, #252]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006312:	4313      	orrs	r3, r2
 8006314:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d028      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006324:	4b3a      	ldr	r3, [pc, #232]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800632a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006332:	4937      	ldr	r1, [pc, #220]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006334:	4313      	orrs	r3, r2
 8006336:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800633e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006342:	d106      	bne.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006344:	4b32      	ldr	r3, [pc, #200]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	4a31      	ldr	r2, [pc, #196]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800634a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800634e:	60d3      	str	r3, [r2, #12]
 8006350:	e011      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006356:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800635a:	d10c      	bne.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	3304      	adds	r3, #4
 8006360:	2101      	movs	r1, #1
 8006362:	4618      	mov	r0, r3
 8006364:	f000 f8c8 	bl	80064f8 <RCCEx_PLLSAI1_Config>
 8006368:	4603      	mov	r3, r0
 800636a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800636c:	7cfb      	ldrb	r3, [r7, #19]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d001      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006372:	7cfb      	ldrb	r3, [r7, #19]
 8006374:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d028      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006382:	4b23      	ldr	r3, [pc, #140]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006388:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006390:	491f      	ldr	r1, [pc, #124]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006392:	4313      	orrs	r3, r2
 8006394:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800639c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063a0:	d106      	bne.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	4a1a      	ldr	r2, [pc, #104]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063ac:	60d3      	str	r3, [r2, #12]
 80063ae:	e011      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80063b8:	d10c      	bne.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	3304      	adds	r3, #4
 80063be:	2101      	movs	r1, #1
 80063c0:	4618      	mov	r0, r3
 80063c2:	f000 f899 	bl	80064f8 <RCCEx_PLLSAI1_Config>
 80063c6:	4603      	mov	r3, r0
 80063c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063ca:	7cfb      	ldrb	r3, [r7, #19]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80063d0:	7cfb      	ldrb	r3, [r7, #19]
 80063d2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d02b      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80063e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063ee:	4908      	ldr	r1, [pc, #32]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063fe:	d109      	bne.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006400:	4b03      	ldr	r3, [pc, #12]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	4a02      	ldr	r2, [pc, #8]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800640a:	60d3      	str	r3, [r2, #12]
 800640c:	e014      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800640e:	bf00      	nop
 8006410:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006418:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800641c:	d10c      	bne.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	3304      	adds	r3, #4
 8006422:	2101      	movs	r1, #1
 8006424:	4618      	mov	r0, r3
 8006426:	f000 f867 	bl	80064f8 <RCCEx_PLLSAI1_Config>
 800642a:	4603      	mov	r3, r0
 800642c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800642e:	7cfb      	ldrb	r3, [r7, #19]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006434:	7cfb      	ldrb	r3, [r7, #19]
 8006436:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d02f      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006444:	4b2b      	ldr	r3, [pc, #172]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006452:	4928      	ldr	r1, [pc, #160]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006454:	4313      	orrs	r3, r2
 8006456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800645e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006462:	d10d      	bne.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	3304      	adds	r3, #4
 8006468:	2102      	movs	r1, #2
 800646a:	4618      	mov	r0, r3
 800646c:	f000 f844 	bl	80064f8 <RCCEx_PLLSAI1_Config>
 8006470:	4603      	mov	r3, r0
 8006472:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006474:	7cfb      	ldrb	r3, [r7, #19]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d014      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800647a:	7cfb      	ldrb	r3, [r7, #19]
 800647c:	74bb      	strb	r3, [r7, #18]
 800647e:	e011      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006484:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006488:	d10c      	bne.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	3320      	adds	r3, #32
 800648e:	2102      	movs	r1, #2
 8006490:	4618      	mov	r0, r3
 8006492:	f000 f925 	bl	80066e0 <RCCEx_PLLSAI2_Config>
 8006496:	4603      	mov	r3, r0
 8006498:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800649a:	7cfb      	ldrb	r3, [r7, #19]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d001      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80064a0:	7cfb      	ldrb	r3, [r7, #19]
 80064a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d00a      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80064b0:	4b10      	ldr	r3, [pc, #64]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064be:	490d      	ldr	r1, [pc, #52]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064c0:	4313      	orrs	r3, r2
 80064c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00b      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80064d2:	4b08      	ldr	r3, [pc, #32]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064e2:	4904      	ldr	r1, [pc, #16]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80064ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3718      	adds	r7, #24
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	40021000 	.word	0x40021000

080064f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006502:	2300      	movs	r3, #0
 8006504:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006506:	4b75      	ldr	r3, [pc, #468]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f003 0303 	and.w	r3, r3, #3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d018      	beq.n	8006544 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006512:	4b72      	ldr	r3, [pc, #456]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	f003 0203 	and.w	r2, r3, #3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	429a      	cmp	r2, r3
 8006520:	d10d      	bne.n	800653e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
       ||
 8006526:	2b00      	cmp	r3, #0
 8006528:	d009      	beq.n	800653e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800652a:	4b6c      	ldr	r3, [pc, #432]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	091b      	lsrs	r3, r3, #4
 8006530:	f003 0307 	and.w	r3, r3, #7
 8006534:	1c5a      	adds	r2, r3, #1
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
       ||
 800653a:	429a      	cmp	r2, r3
 800653c:	d047      	beq.n	80065ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	73fb      	strb	r3, [r7, #15]
 8006542:	e044      	b.n	80065ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2b03      	cmp	r3, #3
 800654a:	d018      	beq.n	800657e <RCCEx_PLLSAI1_Config+0x86>
 800654c:	2b03      	cmp	r3, #3
 800654e:	d825      	bhi.n	800659c <RCCEx_PLLSAI1_Config+0xa4>
 8006550:	2b01      	cmp	r3, #1
 8006552:	d002      	beq.n	800655a <RCCEx_PLLSAI1_Config+0x62>
 8006554:	2b02      	cmp	r3, #2
 8006556:	d009      	beq.n	800656c <RCCEx_PLLSAI1_Config+0x74>
 8006558:	e020      	b.n	800659c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800655a:	4b60      	ldr	r3, [pc, #384]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0302 	and.w	r3, r3, #2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d11d      	bne.n	80065a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800656a:	e01a      	b.n	80065a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800656c:	4b5b      	ldr	r3, [pc, #364]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006574:	2b00      	cmp	r3, #0
 8006576:	d116      	bne.n	80065a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800657c:	e013      	b.n	80065a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800657e:	4b57      	ldr	r3, [pc, #348]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10f      	bne.n	80065aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800658a:	4b54      	ldr	r3, [pc, #336]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d109      	bne.n	80065aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800659a:	e006      	b.n	80065aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	73fb      	strb	r3, [r7, #15]
      break;
 80065a0:	e004      	b.n	80065ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80065a2:	bf00      	nop
 80065a4:	e002      	b.n	80065ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80065a6:	bf00      	nop
 80065a8:	e000      	b.n	80065ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80065aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80065ac:	7bfb      	ldrb	r3, [r7, #15]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10d      	bne.n	80065ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80065b2:	4b4a      	ldr	r3, [pc, #296]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6819      	ldr	r1, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	3b01      	subs	r3, #1
 80065c4:	011b      	lsls	r3, r3, #4
 80065c6:	430b      	orrs	r3, r1
 80065c8:	4944      	ldr	r1, [pc, #272]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80065ce:	7bfb      	ldrb	r3, [r7, #15]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d17d      	bne.n	80066d0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80065d4:	4b41      	ldr	r3, [pc, #260]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a40      	ldr	r2, [pc, #256]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80065da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065e0:	f7fc f8ec 	bl	80027bc <HAL_GetTick>
 80065e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065e6:	e009      	b.n	80065fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065e8:	f7fc f8e8 	bl	80027bc <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d902      	bls.n	80065fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	73fb      	strb	r3, [r7, #15]
        break;
 80065fa:	e005      	b.n	8006608 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065fc:	4b37      	ldr	r3, [pc, #220]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1ef      	bne.n	80065e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006608:	7bfb      	ldrb	r3, [r7, #15]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d160      	bne.n	80066d0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d111      	bne.n	8006638 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006614:	4b31      	ldr	r3, [pc, #196]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800661c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6892      	ldr	r2, [r2, #8]
 8006624:	0211      	lsls	r1, r2, #8
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	68d2      	ldr	r2, [r2, #12]
 800662a:	0912      	lsrs	r2, r2, #4
 800662c:	0452      	lsls	r2, r2, #17
 800662e:	430a      	orrs	r2, r1
 8006630:	492a      	ldr	r1, [pc, #168]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006632:	4313      	orrs	r3, r2
 8006634:	610b      	str	r3, [r1, #16]
 8006636:	e027      	b.n	8006688 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	2b01      	cmp	r3, #1
 800663c:	d112      	bne.n	8006664 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800663e:	4b27      	ldr	r3, [pc, #156]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006646:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	6892      	ldr	r2, [r2, #8]
 800664e:	0211      	lsls	r1, r2, #8
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	6912      	ldr	r2, [r2, #16]
 8006654:	0852      	lsrs	r2, r2, #1
 8006656:	3a01      	subs	r2, #1
 8006658:	0552      	lsls	r2, r2, #21
 800665a:	430a      	orrs	r2, r1
 800665c:	491f      	ldr	r1, [pc, #124]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800665e:	4313      	orrs	r3, r2
 8006660:	610b      	str	r3, [r1, #16]
 8006662:	e011      	b.n	8006688 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006664:	4b1d      	ldr	r3, [pc, #116]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800666c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	6892      	ldr	r2, [r2, #8]
 8006674:	0211      	lsls	r1, r2, #8
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6952      	ldr	r2, [r2, #20]
 800667a:	0852      	lsrs	r2, r2, #1
 800667c:	3a01      	subs	r2, #1
 800667e:	0652      	lsls	r2, r2, #25
 8006680:	430a      	orrs	r2, r1
 8006682:	4916      	ldr	r1, [pc, #88]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006684:	4313      	orrs	r3, r2
 8006686:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006688:	4b14      	ldr	r3, [pc, #80]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a13      	ldr	r2, [pc, #76]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800668e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006692:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006694:	f7fc f892 	bl	80027bc <HAL_GetTick>
 8006698:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800669a:	e009      	b.n	80066b0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800669c:	f7fc f88e 	bl	80027bc <HAL_GetTick>
 80066a0:	4602      	mov	r2, r0
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	1ad3      	subs	r3, r2, r3
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d902      	bls.n	80066b0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80066aa:	2303      	movs	r3, #3
 80066ac:	73fb      	strb	r3, [r7, #15]
          break;
 80066ae:	e005      	b.n	80066bc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80066b0:	4b0a      	ldr	r3, [pc, #40]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0ef      	beq.n	800669c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d106      	bne.n	80066d0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80066c2:	4b06      	ldr	r3, [pc, #24]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80066c4:	691a      	ldr	r2, [r3, #16]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	4904      	ldr	r1, [pc, #16]	@ (80066dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	40021000 	.word	0x40021000

080066e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b084      	sub	sp, #16
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066ea:	2300      	movs	r3, #0
 80066ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80066ee:	4b6a      	ldr	r3, [pc, #424]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	f003 0303 	and.w	r3, r3, #3
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d018      	beq.n	800672c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80066fa:	4b67      	ldr	r3, [pc, #412]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f003 0203 	and.w	r2, r3, #3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	429a      	cmp	r2, r3
 8006708:	d10d      	bne.n	8006726 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
       ||
 800670e:	2b00      	cmp	r3, #0
 8006710:	d009      	beq.n	8006726 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006712:	4b61      	ldr	r3, [pc, #388]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	091b      	lsrs	r3, r3, #4
 8006718:	f003 0307 	and.w	r3, r3, #7
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
       ||
 8006722:	429a      	cmp	r2, r3
 8006724:	d047      	beq.n	80067b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	73fb      	strb	r3, [r7, #15]
 800672a:	e044      	b.n	80067b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2b03      	cmp	r3, #3
 8006732:	d018      	beq.n	8006766 <RCCEx_PLLSAI2_Config+0x86>
 8006734:	2b03      	cmp	r3, #3
 8006736:	d825      	bhi.n	8006784 <RCCEx_PLLSAI2_Config+0xa4>
 8006738:	2b01      	cmp	r3, #1
 800673a:	d002      	beq.n	8006742 <RCCEx_PLLSAI2_Config+0x62>
 800673c:	2b02      	cmp	r3, #2
 800673e:	d009      	beq.n	8006754 <RCCEx_PLLSAI2_Config+0x74>
 8006740:	e020      	b.n	8006784 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006742:	4b55      	ldr	r3, [pc, #340]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0302 	and.w	r3, r3, #2
 800674a:	2b00      	cmp	r3, #0
 800674c:	d11d      	bne.n	800678a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006752:	e01a      	b.n	800678a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006754:	4b50      	ldr	r3, [pc, #320]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800675c:	2b00      	cmp	r3, #0
 800675e:	d116      	bne.n	800678e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006764:	e013      	b.n	800678e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006766:	4b4c      	ldr	r3, [pc, #304]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d10f      	bne.n	8006792 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006772:	4b49      	ldr	r3, [pc, #292]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800677a:	2b00      	cmp	r3, #0
 800677c:	d109      	bne.n	8006792 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006782:	e006      	b.n	8006792 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	73fb      	strb	r3, [r7, #15]
      break;
 8006788:	e004      	b.n	8006794 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800678a:	bf00      	nop
 800678c:	e002      	b.n	8006794 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800678e:	bf00      	nop
 8006790:	e000      	b.n	8006794 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006792:	bf00      	nop
    }

    if(status == HAL_OK)
 8006794:	7bfb      	ldrb	r3, [r7, #15]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10d      	bne.n	80067b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800679a:	4b3f      	ldr	r3, [pc, #252]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6819      	ldr	r1, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	3b01      	subs	r3, #1
 80067ac:	011b      	lsls	r3, r3, #4
 80067ae:	430b      	orrs	r3, r1
 80067b0:	4939      	ldr	r1, [pc, #228]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80067b6:	7bfb      	ldrb	r3, [r7, #15]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d167      	bne.n	800688c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80067bc:	4b36      	ldr	r3, [pc, #216]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a35      	ldr	r2, [pc, #212]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067c8:	f7fb fff8 	bl	80027bc <HAL_GetTick>
 80067cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80067ce:	e009      	b.n	80067e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80067d0:	f7fb fff4 	bl	80027bc <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d902      	bls.n	80067e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	73fb      	strb	r3, [r7, #15]
        break;
 80067e2:	e005      	b.n	80067f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80067e4:	4b2c      	ldr	r3, [pc, #176]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1ef      	bne.n	80067d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d14a      	bne.n	800688c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d111      	bne.n	8006820 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067fc:	4b26      	ldr	r3, [pc, #152]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006804:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	6892      	ldr	r2, [r2, #8]
 800680c:	0211      	lsls	r1, r2, #8
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	68d2      	ldr	r2, [r2, #12]
 8006812:	0912      	lsrs	r2, r2, #4
 8006814:	0452      	lsls	r2, r2, #17
 8006816:	430a      	orrs	r2, r1
 8006818:	491f      	ldr	r1, [pc, #124]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 800681a:	4313      	orrs	r3, r2
 800681c:	614b      	str	r3, [r1, #20]
 800681e:	e011      	b.n	8006844 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006820:	4b1d      	ldr	r3, [pc, #116]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006828:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6892      	ldr	r2, [r2, #8]
 8006830:	0211      	lsls	r1, r2, #8
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	6912      	ldr	r2, [r2, #16]
 8006836:	0852      	lsrs	r2, r2, #1
 8006838:	3a01      	subs	r2, #1
 800683a:	0652      	lsls	r2, r2, #25
 800683c:	430a      	orrs	r2, r1
 800683e:	4916      	ldr	r1, [pc, #88]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006840:	4313      	orrs	r3, r2
 8006842:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006844:	4b14      	ldr	r3, [pc, #80]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a13      	ldr	r2, [pc, #76]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 800684a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800684e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006850:	f7fb ffb4 	bl	80027bc <HAL_GetTick>
 8006854:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006856:	e009      	b.n	800686c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006858:	f7fb ffb0 	bl	80027bc <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	2b02      	cmp	r3, #2
 8006864:	d902      	bls.n	800686c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	73fb      	strb	r3, [r7, #15]
          break;
 800686a:	e005      	b.n	8006878 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800686c:	4b0a      	ldr	r3, [pc, #40]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d0ef      	beq.n	8006858 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006878:	7bfb      	ldrb	r3, [r7, #15]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d106      	bne.n	800688c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800687e:	4b06      	ldr	r3, [pc, #24]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006880:	695a      	ldr	r2, [r3, #20]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	695b      	ldr	r3, [r3, #20]
 8006886:	4904      	ldr	r1, [pc, #16]	@ (8006898 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006888:	4313      	orrs	r3, r2
 800688a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800688c:	7bfb      	ldrb	r3, [r7, #15]
}
 800688e:	4618      	mov	r0, r3
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	40021000 	.word	0x40021000

0800689c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d101      	bne.n	80068ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e049      	b.n	8006942 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d106      	bne.n	80068c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f7fb fcea 	bl	800229c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	3304      	adds	r3, #4
 80068d8:	4619      	mov	r1, r3
 80068da:	4610      	mov	r0, r2
 80068dc:	f000 fa38 	bl	8006d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3708      	adds	r7, #8
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800694a:	b580      	push	{r7, lr}
 800694c:	b084      	sub	sp, #16
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b00      	cmp	r3, #0
 800696a:	d020      	beq.n	80069ae <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d01b      	beq.n	80069ae <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f06f 0202 	mvn.w	r2, #2
 800697e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	f003 0303 	and.w	r3, r3, #3
 8006990:	2b00      	cmp	r3, #0
 8006992:	d003      	beq.n	800699c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f000 f9bc 	bl	8006d12 <HAL_TIM_IC_CaptureCallback>
 800699a:	e005      	b.n	80069a8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 f9ae 	bl	8006cfe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f9bf 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d020      	beq.n	80069fa <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f003 0304 	and.w	r3, r3, #4
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d01b      	beq.n	80069fa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f06f 0204 	mvn.w	r2, #4
 80069ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2202      	movs	r2, #2
 80069d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d003      	beq.n	80069e8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 f996 	bl	8006d12 <HAL_TIM_IC_CaptureCallback>
 80069e6:	e005      	b.n	80069f4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f988 	bl	8006cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f999 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	f003 0308 	and.w	r3, r3, #8
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d020      	beq.n	8006a46 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f003 0308 	and.w	r3, r3, #8
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d01b      	beq.n	8006a46 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f06f 0208 	mvn.w	r2, #8
 8006a16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2204      	movs	r2, #4
 8006a1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	f003 0303 	and.w	r3, r3, #3
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 f970 	bl	8006d12 <HAL_TIM_IC_CaptureCallback>
 8006a32:	e005      	b.n	8006a40 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 f962 	bl	8006cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 f973 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f003 0310 	and.w	r3, r3, #16
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d020      	beq.n	8006a92 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f003 0310 	and.w	r3, r3, #16
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d01b      	beq.n	8006a92 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f06f 0210 	mvn.w	r2, #16
 8006a62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2208      	movs	r2, #8
 8006a68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d003      	beq.n	8006a80 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 f94a 	bl	8006d12 <HAL_TIM_IC_CaptureCallback>
 8006a7e:	e005      	b.n	8006a8c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 f93c 	bl	8006cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 f94d 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d00c      	beq.n	8006ab6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d007      	beq.n	8006ab6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f06f 0201 	mvn.w	r2, #1
 8006aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f91a 	bl	8006cea <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d104      	bne.n	8006aca <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00c      	beq.n	8006ae4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d007      	beq.n	8006ae4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 fb08 	bl	80070f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00c      	beq.n	8006b08 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d007      	beq.n	8006b08 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fb00 	bl	8007108 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d00c      	beq.n	8006b2c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d007      	beq.n	8006b2c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f907 	bl	8006d3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f003 0320 	and.w	r3, r3, #32
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00c      	beq.n	8006b50 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f003 0320 	and.w	r3, r3, #32
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d007      	beq.n	8006b50 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f06f 0220 	mvn.w	r2, #32
 8006b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 fac8 	bl	80070e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b50:	bf00      	nop
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d101      	bne.n	8006b74 <HAL_TIM_ConfigClockSource+0x1c>
 8006b70:	2302      	movs	r3, #2
 8006b72:	e0b6      	b.n	8006ce2 <HAL_TIM_ConfigClockSource+0x18a>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006b96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68ba      	ldr	r2, [r7, #8]
 8006ba6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bb0:	d03e      	beq.n	8006c30 <HAL_TIM_ConfigClockSource+0xd8>
 8006bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bb6:	f200 8087 	bhi.w	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bbe:	f000 8086 	beq.w	8006cce <HAL_TIM_ConfigClockSource+0x176>
 8006bc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bc6:	d87f      	bhi.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006bc8:	2b70      	cmp	r3, #112	@ 0x70
 8006bca:	d01a      	beq.n	8006c02 <HAL_TIM_ConfigClockSource+0xaa>
 8006bcc:	2b70      	cmp	r3, #112	@ 0x70
 8006bce:	d87b      	bhi.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006bd0:	2b60      	cmp	r3, #96	@ 0x60
 8006bd2:	d050      	beq.n	8006c76 <HAL_TIM_ConfigClockSource+0x11e>
 8006bd4:	2b60      	cmp	r3, #96	@ 0x60
 8006bd6:	d877      	bhi.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006bd8:	2b50      	cmp	r3, #80	@ 0x50
 8006bda:	d03c      	beq.n	8006c56 <HAL_TIM_ConfigClockSource+0xfe>
 8006bdc:	2b50      	cmp	r3, #80	@ 0x50
 8006bde:	d873      	bhi.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006be0:	2b40      	cmp	r3, #64	@ 0x40
 8006be2:	d058      	beq.n	8006c96 <HAL_TIM_ConfigClockSource+0x13e>
 8006be4:	2b40      	cmp	r3, #64	@ 0x40
 8006be6:	d86f      	bhi.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006be8:	2b30      	cmp	r3, #48	@ 0x30
 8006bea:	d064      	beq.n	8006cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8006bec:	2b30      	cmp	r3, #48	@ 0x30
 8006bee:	d86b      	bhi.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006bf0:	2b20      	cmp	r3, #32
 8006bf2:	d060      	beq.n	8006cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8006bf4:	2b20      	cmp	r3, #32
 8006bf6:	d867      	bhi.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d05c      	beq.n	8006cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8006bfc:	2b10      	cmp	r3, #16
 8006bfe:	d05a      	beq.n	8006cb6 <HAL_TIM_ConfigClockSource+0x15e>
 8006c00:	e062      	b.n	8006cc8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c12:	f000 f9bd 	bl	8006f90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006c24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	609a      	str	r2, [r3, #8]
      break;
 8006c2e:	e04f      	b.n	8006cd0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c40:	f000 f9a6 	bl	8006f90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	689a      	ldr	r2, [r3, #8]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c52:	609a      	str	r2, [r3, #8]
      break;
 8006c54:	e03c      	b.n	8006cd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c62:	461a      	mov	r2, r3
 8006c64:	f000 f91a 	bl	8006e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2150      	movs	r1, #80	@ 0x50
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f000 f973 	bl	8006f5a <TIM_ITRx_SetConfig>
      break;
 8006c74:	e02c      	b.n	8006cd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c82:	461a      	mov	r2, r3
 8006c84:	f000 f939 	bl	8006efa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2160      	movs	r1, #96	@ 0x60
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 f963 	bl	8006f5a <TIM_ITRx_SetConfig>
      break;
 8006c94:	e01c      	b.n	8006cd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	f000 f8fa 	bl	8006e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2140      	movs	r1, #64	@ 0x40
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f000 f953 	bl	8006f5a <TIM_ITRx_SetConfig>
      break;
 8006cb4:	e00c      	b.n	8006cd0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	4610      	mov	r0, r2
 8006cc2:	f000 f94a 	bl	8006f5a <TIM_ITRx_SetConfig>
      break;
 8006cc6:	e003      	b.n	8006cd0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	73fb      	strb	r3, [r7, #15]
      break;
 8006ccc:	e000      	b.n	8006cd0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006cce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cea:	b480      	push	{r7}
 8006cec:	b083      	sub	sp, #12
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006cf2:	bf00      	nop
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr

08006cfe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b083      	sub	sp, #12
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d06:	bf00      	nop
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d12:	b480      	push	{r7}
 8006d14:	b083      	sub	sp, #12
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d1a:	bf00      	nop
 8006d1c:	370c      	adds	r7, #12
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr

08006d26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b083      	sub	sp, #12
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d2e:	bf00      	nop
 8006d30:	370c      	adds	r7, #12
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b083      	sub	sp, #12
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d42:	bf00      	nop
 8006d44:	370c      	adds	r7, #12
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr
	...

08006d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a46      	ldr	r2, [pc, #280]	@ (8006e7c <TIM_Base_SetConfig+0x12c>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d013      	beq.n	8006d90 <TIM_Base_SetConfig+0x40>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d6e:	d00f      	beq.n	8006d90 <TIM_Base_SetConfig+0x40>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a43      	ldr	r2, [pc, #268]	@ (8006e80 <TIM_Base_SetConfig+0x130>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d00b      	beq.n	8006d90 <TIM_Base_SetConfig+0x40>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a42      	ldr	r2, [pc, #264]	@ (8006e84 <TIM_Base_SetConfig+0x134>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d007      	beq.n	8006d90 <TIM_Base_SetConfig+0x40>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a41      	ldr	r2, [pc, #260]	@ (8006e88 <TIM_Base_SetConfig+0x138>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d003      	beq.n	8006d90 <TIM_Base_SetConfig+0x40>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a40      	ldr	r2, [pc, #256]	@ (8006e8c <TIM_Base_SetConfig+0x13c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d108      	bne.n	8006da2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a35      	ldr	r2, [pc, #212]	@ (8006e7c <TIM_Base_SetConfig+0x12c>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d01f      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006db0:	d01b      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a32      	ldr	r2, [pc, #200]	@ (8006e80 <TIM_Base_SetConfig+0x130>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d017      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a31      	ldr	r2, [pc, #196]	@ (8006e84 <TIM_Base_SetConfig+0x134>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d013      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a30      	ldr	r2, [pc, #192]	@ (8006e88 <TIM_Base_SetConfig+0x138>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d00f      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a2f      	ldr	r2, [pc, #188]	@ (8006e8c <TIM_Base_SetConfig+0x13c>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d00b      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a2e      	ldr	r2, [pc, #184]	@ (8006e90 <TIM_Base_SetConfig+0x140>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d007      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a2d      	ldr	r2, [pc, #180]	@ (8006e94 <TIM_Base_SetConfig+0x144>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d003      	beq.n	8006dea <TIM_Base_SetConfig+0x9a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a2c      	ldr	r2, [pc, #176]	@ (8006e98 <TIM_Base_SetConfig+0x148>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d108      	bne.n	8006dfc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006df0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	689a      	ldr	r2, [r3, #8]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a16      	ldr	r2, [pc, #88]	@ (8006e7c <TIM_Base_SetConfig+0x12c>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d00f      	beq.n	8006e48 <TIM_Base_SetConfig+0xf8>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a18      	ldr	r2, [pc, #96]	@ (8006e8c <TIM_Base_SetConfig+0x13c>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00b      	beq.n	8006e48 <TIM_Base_SetConfig+0xf8>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a17      	ldr	r2, [pc, #92]	@ (8006e90 <TIM_Base_SetConfig+0x140>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d007      	beq.n	8006e48 <TIM_Base_SetConfig+0xf8>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a16      	ldr	r2, [pc, #88]	@ (8006e94 <TIM_Base_SetConfig+0x144>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d003      	beq.n	8006e48 <TIM_Base_SetConfig+0xf8>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a15      	ldr	r2, [pc, #84]	@ (8006e98 <TIM_Base_SetConfig+0x148>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d103      	bne.n	8006e50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	691a      	ldr	r2, [r3, #16]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	f003 0301 	and.w	r3, r3, #1
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d105      	bne.n	8006e6e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	f023 0201 	bic.w	r2, r3, #1
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	611a      	str	r2, [r3, #16]
  }
}
 8006e6e:	bf00      	nop
 8006e70:	3714      	adds	r7, #20
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	40012c00 	.word	0x40012c00
 8006e80:	40000400 	.word	0x40000400
 8006e84:	40000800 	.word	0x40000800
 8006e88:	40000c00 	.word	0x40000c00
 8006e8c:	40013400 	.word	0x40013400
 8006e90:	40014000 	.word	0x40014000
 8006e94:	40014400 	.word	0x40014400
 8006e98:	40014800 	.word	0x40014800

08006e9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6a1b      	ldr	r3, [r3, #32]
 8006eb2:	f023 0201 	bic.w	r2, r3, #1
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ec6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	011b      	lsls	r3, r3, #4
 8006ecc:	693a      	ldr	r2, [r7, #16]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	f023 030a 	bic.w	r3, r3, #10
 8006ed8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	697a      	ldr	r2, [r7, #20]
 8006eec:	621a      	str	r2, [r3, #32]
}
 8006eee:	bf00      	nop
 8006ef0:	371c      	adds	r7, #28
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b087      	sub	sp, #28
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	60f8      	str	r0, [r7, #12]
 8006f02:	60b9      	str	r1, [r7, #8]
 8006f04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	f023 0210 	bic.w	r2, r3, #16
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	031b      	lsls	r3, r3, #12
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	011b      	lsls	r3, r3, #4
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	693a      	ldr	r2, [r7, #16]
 8006f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	621a      	str	r2, [r3, #32]
}
 8006f4e:	bf00      	nop
 8006f50:	371c      	adds	r7, #28
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr

08006f5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b085      	sub	sp, #20
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
 8006f62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f72:	683a      	ldr	r2, [r7, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	f043 0307 	orr.w	r3, r3, #7
 8006f7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	68fa      	ldr	r2, [r7, #12]
 8006f82:	609a      	str	r2, [r3, #8]
}
 8006f84:	bf00      	nop
 8006f86:	3714      	adds	r7, #20
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]
 8006f9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006faa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	021a      	lsls	r2, r3, #8
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	431a      	orrs	r2, r3
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	697a      	ldr	r2, [r7, #20]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	697a      	ldr	r2, [r7, #20]
 8006fc2:	609a      	str	r2, [r3, #8]
}
 8006fc4:	bf00      	nop
 8006fc6:	371c      	adds	r7, #28
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d101      	bne.n	8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	e068      	b.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a2e      	ldr	r2, [pc, #184]	@ (80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d004      	beq.n	800701c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a2d      	ldr	r2, [pc, #180]	@ (80070cc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d108      	bne.n	800702e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007022:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	4313      	orrs	r3, r2
 800702c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007034:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a1e      	ldr	r2, [pc, #120]	@ (80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d01d      	beq.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800705a:	d018      	beq.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a1b      	ldr	r2, [pc, #108]	@ (80070d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d013      	beq.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a1a      	ldr	r2, [pc, #104]	@ (80070d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d00e      	beq.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a18      	ldr	r2, [pc, #96]	@ (80070d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d009      	beq.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a13      	ldr	r2, [pc, #76]	@ (80070cc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d004      	beq.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a14      	ldr	r2, [pc, #80]	@ (80070dc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d10c      	bne.n	80070a8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007094:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	68ba      	ldr	r2, [r7, #8]
 800709c:	4313      	orrs	r3, r2
 800709e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3714      	adds	r7, #20
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	40012c00 	.word	0x40012c00
 80070cc:	40013400 	.word	0x40013400
 80070d0:	40000400 	.word	0x40000400
 80070d4:	40000800 	.word	0x40000800
 80070d8:	40000c00 	.word	0x40000c00
 80070dc:	40014000 	.word	0x40014000

080070e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b083      	sub	sp, #12
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070e8:	bf00      	nop
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d101      	bne.n	800712e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e040      	b.n	80071b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007132:	2b00      	cmp	r3, #0
 8007134:	d106      	bne.n	8007144 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7fb f8fa 	bl	8002338 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2224      	movs	r2, #36	@ 0x24
 8007148:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f022 0201 	bic.w	r2, r2, #1
 8007158:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800715e:	2b00      	cmp	r3, #0
 8007160:	d002      	beq.n	8007168 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 fb6a 	bl	800783c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 f8af 	bl	80072cc <UART_SetConfig>
 800716e:	4603      	mov	r3, r0
 8007170:	2b01      	cmp	r3, #1
 8007172:	d101      	bne.n	8007178 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e01b      	b.n	80071b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	685a      	ldr	r2, [r3, #4]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007186:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689a      	ldr	r2, [r3, #8]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007196:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f042 0201 	orr.w	r2, r2, #1
 80071a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 fbe9 	bl	8007980 <UART_CheckIdleState>
 80071ae:	4603      	mov	r3, r0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3708      	adds	r7, #8
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b08a      	sub	sp, #40	@ 0x28
 80071bc:	af02      	add	r7, sp, #8
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	603b      	str	r3, [r7, #0]
 80071c4:	4613      	mov	r3, r2
 80071c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071cc:	2b20      	cmp	r3, #32
 80071ce:	d177      	bne.n	80072c0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d002      	beq.n	80071dc <HAL_UART_Transmit+0x24>
 80071d6:	88fb      	ldrh	r3, [r7, #6]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d101      	bne.n	80071e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	e070      	b.n	80072c2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2200      	movs	r2, #0
 80071e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2221      	movs	r2, #33	@ 0x21
 80071ec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071ee:	f7fb fae5 	bl	80027bc <HAL_GetTick>
 80071f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	88fa      	ldrh	r2, [r7, #6]
 80071f8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	88fa      	ldrh	r2, [r7, #6]
 8007200:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800720c:	d108      	bne.n	8007220 <HAL_UART_Transmit+0x68>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d104      	bne.n	8007220 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007216:	2300      	movs	r3, #0
 8007218:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	61bb      	str	r3, [r7, #24]
 800721e:	e003      	b.n	8007228 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007224:	2300      	movs	r3, #0
 8007226:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007228:	e02f      	b.n	800728a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	2200      	movs	r2, #0
 8007232:	2180      	movs	r1, #128	@ 0x80
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 fc4b 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d004      	beq.n	800724a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2220      	movs	r2, #32
 8007244:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e03b      	b.n	80072c2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10b      	bne.n	8007268 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	881a      	ldrh	r2, [r3, #0]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800725c:	b292      	uxth	r2, r2
 800725e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007260:	69bb      	ldr	r3, [r7, #24]
 8007262:	3302      	adds	r3, #2
 8007264:	61bb      	str	r3, [r7, #24]
 8007266:	e007      	b.n	8007278 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	781a      	ldrb	r2, [r3, #0]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	3301      	adds	r3, #1
 8007276:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800727e:	b29b      	uxth	r3, r3
 8007280:	3b01      	subs	r3, #1
 8007282:	b29a      	uxth	r2, r3
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007290:	b29b      	uxth	r3, r3
 8007292:	2b00      	cmp	r3, #0
 8007294:	d1c9      	bne.n	800722a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	2200      	movs	r2, #0
 800729e:	2140      	movs	r1, #64	@ 0x40
 80072a0:	68f8      	ldr	r0, [r7, #12]
 80072a2:	f000 fc15 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d004      	beq.n	80072b6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2220      	movs	r2, #32
 80072b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e005      	b.n	80072c2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2220      	movs	r2, #32
 80072ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80072bc:	2300      	movs	r3, #0
 80072be:	e000      	b.n	80072c2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80072c0:	2302      	movs	r3, #2
  }
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3720      	adds	r7, #32
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
	...

080072cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072d0:	b08a      	sub	sp, #40	@ 0x28
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072d6:	2300      	movs	r3, #0
 80072d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	689a      	ldr	r2, [r3, #8]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	431a      	orrs	r2, r3
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	431a      	orrs	r2, r3
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	69db      	ldr	r3, [r3, #28]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	4ba4      	ldr	r3, [pc, #656]	@ (800758c <UART_SetConfig+0x2c0>)
 80072fc:	4013      	ands	r3, r2
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	6812      	ldr	r2, [r2, #0]
 8007302:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007304:	430b      	orrs	r3, r1
 8007306:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	68da      	ldr	r2, [r3, #12]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	430a      	orrs	r2, r1
 800731c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a99      	ldr	r2, [pc, #612]	@ (8007590 <UART_SetConfig+0x2c4>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d004      	beq.n	8007338 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6a1b      	ldr	r3, [r3, #32]
 8007332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007334:	4313      	orrs	r3, r2
 8007336:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007348:	430a      	orrs	r2, r1
 800734a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a90      	ldr	r2, [pc, #576]	@ (8007594 <UART_SetConfig+0x2c8>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d126      	bne.n	80073a4 <UART_SetConfig+0xd8>
 8007356:	4b90      	ldr	r3, [pc, #576]	@ (8007598 <UART_SetConfig+0x2cc>)
 8007358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800735c:	f003 0303 	and.w	r3, r3, #3
 8007360:	2b03      	cmp	r3, #3
 8007362:	d81b      	bhi.n	800739c <UART_SetConfig+0xd0>
 8007364:	a201      	add	r2, pc, #4	@ (adr r2, 800736c <UART_SetConfig+0xa0>)
 8007366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800736a:	bf00      	nop
 800736c:	0800737d 	.word	0x0800737d
 8007370:	0800738d 	.word	0x0800738d
 8007374:	08007385 	.word	0x08007385
 8007378:	08007395 	.word	0x08007395
 800737c:	2301      	movs	r3, #1
 800737e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007382:	e116      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007384:	2302      	movs	r3, #2
 8007386:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800738a:	e112      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800738c:	2304      	movs	r3, #4
 800738e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007392:	e10e      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007394:	2308      	movs	r3, #8
 8007396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800739a:	e10a      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800739c:	2310      	movs	r3, #16
 800739e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073a2:	e106      	b.n	80075b2 <UART_SetConfig+0x2e6>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a7c      	ldr	r2, [pc, #496]	@ (800759c <UART_SetConfig+0x2d0>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d138      	bne.n	8007420 <UART_SetConfig+0x154>
 80073ae:	4b7a      	ldr	r3, [pc, #488]	@ (8007598 <UART_SetConfig+0x2cc>)
 80073b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073b4:	f003 030c 	and.w	r3, r3, #12
 80073b8:	2b0c      	cmp	r3, #12
 80073ba:	d82d      	bhi.n	8007418 <UART_SetConfig+0x14c>
 80073bc:	a201      	add	r2, pc, #4	@ (adr r2, 80073c4 <UART_SetConfig+0xf8>)
 80073be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c2:	bf00      	nop
 80073c4:	080073f9 	.word	0x080073f9
 80073c8:	08007419 	.word	0x08007419
 80073cc:	08007419 	.word	0x08007419
 80073d0:	08007419 	.word	0x08007419
 80073d4:	08007409 	.word	0x08007409
 80073d8:	08007419 	.word	0x08007419
 80073dc:	08007419 	.word	0x08007419
 80073e0:	08007419 	.word	0x08007419
 80073e4:	08007401 	.word	0x08007401
 80073e8:	08007419 	.word	0x08007419
 80073ec:	08007419 	.word	0x08007419
 80073f0:	08007419 	.word	0x08007419
 80073f4:	08007411 	.word	0x08007411
 80073f8:	2300      	movs	r3, #0
 80073fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073fe:	e0d8      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007400:	2302      	movs	r3, #2
 8007402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007406:	e0d4      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007408:	2304      	movs	r3, #4
 800740a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800740e:	e0d0      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007410:	2308      	movs	r3, #8
 8007412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007416:	e0cc      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007418:	2310      	movs	r3, #16
 800741a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800741e:	e0c8      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a5e      	ldr	r2, [pc, #376]	@ (80075a0 <UART_SetConfig+0x2d4>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d125      	bne.n	8007476 <UART_SetConfig+0x1aa>
 800742a:	4b5b      	ldr	r3, [pc, #364]	@ (8007598 <UART_SetConfig+0x2cc>)
 800742c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007430:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007434:	2b30      	cmp	r3, #48	@ 0x30
 8007436:	d016      	beq.n	8007466 <UART_SetConfig+0x19a>
 8007438:	2b30      	cmp	r3, #48	@ 0x30
 800743a:	d818      	bhi.n	800746e <UART_SetConfig+0x1a2>
 800743c:	2b20      	cmp	r3, #32
 800743e:	d00a      	beq.n	8007456 <UART_SetConfig+0x18a>
 8007440:	2b20      	cmp	r3, #32
 8007442:	d814      	bhi.n	800746e <UART_SetConfig+0x1a2>
 8007444:	2b00      	cmp	r3, #0
 8007446:	d002      	beq.n	800744e <UART_SetConfig+0x182>
 8007448:	2b10      	cmp	r3, #16
 800744a:	d008      	beq.n	800745e <UART_SetConfig+0x192>
 800744c:	e00f      	b.n	800746e <UART_SetConfig+0x1a2>
 800744e:	2300      	movs	r3, #0
 8007450:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007454:	e0ad      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007456:	2302      	movs	r3, #2
 8007458:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800745c:	e0a9      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800745e:	2304      	movs	r3, #4
 8007460:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007464:	e0a5      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007466:	2308      	movs	r3, #8
 8007468:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800746c:	e0a1      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800746e:	2310      	movs	r3, #16
 8007470:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007474:	e09d      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a4a      	ldr	r2, [pc, #296]	@ (80075a4 <UART_SetConfig+0x2d8>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d125      	bne.n	80074cc <UART_SetConfig+0x200>
 8007480:	4b45      	ldr	r3, [pc, #276]	@ (8007598 <UART_SetConfig+0x2cc>)
 8007482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007486:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800748a:	2bc0      	cmp	r3, #192	@ 0xc0
 800748c:	d016      	beq.n	80074bc <UART_SetConfig+0x1f0>
 800748e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007490:	d818      	bhi.n	80074c4 <UART_SetConfig+0x1f8>
 8007492:	2b80      	cmp	r3, #128	@ 0x80
 8007494:	d00a      	beq.n	80074ac <UART_SetConfig+0x1e0>
 8007496:	2b80      	cmp	r3, #128	@ 0x80
 8007498:	d814      	bhi.n	80074c4 <UART_SetConfig+0x1f8>
 800749a:	2b00      	cmp	r3, #0
 800749c:	d002      	beq.n	80074a4 <UART_SetConfig+0x1d8>
 800749e:	2b40      	cmp	r3, #64	@ 0x40
 80074a0:	d008      	beq.n	80074b4 <UART_SetConfig+0x1e8>
 80074a2:	e00f      	b.n	80074c4 <UART_SetConfig+0x1f8>
 80074a4:	2300      	movs	r3, #0
 80074a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074aa:	e082      	b.n	80075b2 <UART_SetConfig+0x2e6>
 80074ac:	2302      	movs	r3, #2
 80074ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074b2:	e07e      	b.n	80075b2 <UART_SetConfig+0x2e6>
 80074b4:	2304      	movs	r3, #4
 80074b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ba:	e07a      	b.n	80075b2 <UART_SetConfig+0x2e6>
 80074bc:	2308      	movs	r3, #8
 80074be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074c2:	e076      	b.n	80075b2 <UART_SetConfig+0x2e6>
 80074c4:	2310      	movs	r3, #16
 80074c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ca:	e072      	b.n	80075b2 <UART_SetConfig+0x2e6>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a35      	ldr	r2, [pc, #212]	@ (80075a8 <UART_SetConfig+0x2dc>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d12a      	bne.n	800752c <UART_SetConfig+0x260>
 80074d6:	4b30      	ldr	r3, [pc, #192]	@ (8007598 <UART_SetConfig+0x2cc>)
 80074d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074e4:	d01a      	beq.n	800751c <UART_SetConfig+0x250>
 80074e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074ea:	d81b      	bhi.n	8007524 <UART_SetConfig+0x258>
 80074ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074f0:	d00c      	beq.n	800750c <UART_SetConfig+0x240>
 80074f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074f6:	d815      	bhi.n	8007524 <UART_SetConfig+0x258>
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d003      	beq.n	8007504 <UART_SetConfig+0x238>
 80074fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007500:	d008      	beq.n	8007514 <UART_SetConfig+0x248>
 8007502:	e00f      	b.n	8007524 <UART_SetConfig+0x258>
 8007504:	2300      	movs	r3, #0
 8007506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800750a:	e052      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800750c:	2302      	movs	r3, #2
 800750e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007512:	e04e      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007514:	2304      	movs	r3, #4
 8007516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800751a:	e04a      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800751c:	2308      	movs	r3, #8
 800751e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007522:	e046      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007524:	2310      	movs	r3, #16
 8007526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800752a:	e042      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a17      	ldr	r2, [pc, #92]	@ (8007590 <UART_SetConfig+0x2c4>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d13a      	bne.n	80075ac <UART_SetConfig+0x2e0>
 8007536:	4b18      	ldr	r3, [pc, #96]	@ (8007598 <UART_SetConfig+0x2cc>)
 8007538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007540:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007544:	d01a      	beq.n	800757c <UART_SetConfig+0x2b0>
 8007546:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800754a:	d81b      	bhi.n	8007584 <UART_SetConfig+0x2b8>
 800754c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007550:	d00c      	beq.n	800756c <UART_SetConfig+0x2a0>
 8007552:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007556:	d815      	bhi.n	8007584 <UART_SetConfig+0x2b8>
 8007558:	2b00      	cmp	r3, #0
 800755a:	d003      	beq.n	8007564 <UART_SetConfig+0x298>
 800755c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007560:	d008      	beq.n	8007574 <UART_SetConfig+0x2a8>
 8007562:	e00f      	b.n	8007584 <UART_SetConfig+0x2b8>
 8007564:	2300      	movs	r3, #0
 8007566:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800756a:	e022      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800756c:	2302      	movs	r3, #2
 800756e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007572:	e01e      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007574:	2304      	movs	r3, #4
 8007576:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800757a:	e01a      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800757c:	2308      	movs	r3, #8
 800757e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007582:	e016      	b.n	80075b2 <UART_SetConfig+0x2e6>
 8007584:	2310      	movs	r3, #16
 8007586:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800758a:	e012      	b.n	80075b2 <UART_SetConfig+0x2e6>
 800758c:	efff69f3 	.word	0xefff69f3
 8007590:	40008000 	.word	0x40008000
 8007594:	40013800 	.word	0x40013800
 8007598:	40021000 	.word	0x40021000
 800759c:	40004400 	.word	0x40004400
 80075a0:	40004800 	.word	0x40004800
 80075a4:	40004c00 	.word	0x40004c00
 80075a8:	40005000 	.word	0x40005000
 80075ac:	2310      	movs	r3, #16
 80075ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a9f      	ldr	r2, [pc, #636]	@ (8007834 <UART_SetConfig+0x568>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d17a      	bne.n	80076b2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80075c0:	2b08      	cmp	r3, #8
 80075c2:	d824      	bhi.n	800760e <UART_SetConfig+0x342>
 80075c4:	a201      	add	r2, pc, #4	@ (adr r2, 80075cc <UART_SetConfig+0x300>)
 80075c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ca:	bf00      	nop
 80075cc:	080075f1 	.word	0x080075f1
 80075d0:	0800760f 	.word	0x0800760f
 80075d4:	080075f9 	.word	0x080075f9
 80075d8:	0800760f 	.word	0x0800760f
 80075dc:	080075ff 	.word	0x080075ff
 80075e0:	0800760f 	.word	0x0800760f
 80075e4:	0800760f 	.word	0x0800760f
 80075e8:	0800760f 	.word	0x0800760f
 80075ec:	08007607 	.word	0x08007607
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075f0:	f7fe fc0c 	bl	8005e0c <HAL_RCC_GetPCLK1Freq>
 80075f4:	61f8      	str	r0, [r7, #28]
        break;
 80075f6:	e010      	b.n	800761a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075f8:	4b8f      	ldr	r3, [pc, #572]	@ (8007838 <UART_SetConfig+0x56c>)
 80075fa:	61fb      	str	r3, [r7, #28]
        break;
 80075fc:	e00d      	b.n	800761a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075fe:	f7fe fb6d 	bl	8005cdc <HAL_RCC_GetSysClockFreq>
 8007602:	61f8      	str	r0, [r7, #28]
        break;
 8007604:	e009      	b.n	800761a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800760a:	61fb      	str	r3, [r7, #28]
        break;
 800760c:	e005      	b.n	800761a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800760e:	2300      	movs	r3, #0
 8007610:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007618:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	2b00      	cmp	r3, #0
 800761e:	f000 80fb 	beq.w	8007818 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	685a      	ldr	r2, [r3, #4]
 8007626:	4613      	mov	r3, r2
 8007628:	005b      	lsls	r3, r3, #1
 800762a:	4413      	add	r3, r2
 800762c:	69fa      	ldr	r2, [r7, #28]
 800762e:	429a      	cmp	r2, r3
 8007630:	d305      	bcc.n	800763e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007638:	69fa      	ldr	r2, [r7, #28]
 800763a:	429a      	cmp	r2, r3
 800763c:	d903      	bls.n	8007646 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007644:	e0e8      	b.n	8007818 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	2200      	movs	r2, #0
 800764a:	461c      	mov	r4, r3
 800764c:	4615      	mov	r5, r2
 800764e:	f04f 0200 	mov.w	r2, #0
 8007652:	f04f 0300 	mov.w	r3, #0
 8007656:	022b      	lsls	r3, r5, #8
 8007658:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800765c:	0222      	lsls	r2, r4, #8
 800765e:	68f9      	ldr	r1, [r7, #12]
 8007660:	6849      	ldr	r1, [r1, #4]
 8007662:	0849      	lsrs	r1, r1, #1
 8007664:	2000      	movs	r0, #0
 8007666:	4688      	mov	r8, r1
 8007668:	4681      	mov	r9, r0
 800766a:	eb12 0a08 	adds.w	sl, r2, r8
 800766e:	eb43 0b09 	adc.w	fp, r3, r9
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	603b      	str	r3, [r7, #0]
 800767a:	607a      	str	r2, [r7, #4]
 800767c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007680:	4650      	mov	r0, sl
 8007682:	4659      	mov	r1, fp
 8007684:	f7f9 fa90 	bl	8000ba8 <__aeabi_uldivmod>
 8007688:	4602      	mov	r2, r0
 800768a:	460b      	mov	r3, r1
 800768c:	4613      	mov	r3, r2
 800768e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007696:	d308      	bcc.n	80076aa <UART_SetConfig+0x3de>
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800769e:	d204      	bcs.n	80076aa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	69ba      	ldr	r2, [r7, #24]
 80076a6:	60da      	str	r2, [r3, #12]
 80076a8:	e0b6      	b.n	8007818 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80076b0:	e0b2      	b.n	8007818 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	69db      	ldr	r3, [r3, #28]
 80076b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076ba:	d15e      	bne.n	800777a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80076bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80076c0:	2b08      	cmp	r3, #8
 80076c2:	d828      	bhi.n	8007716 <UART_SetConfig+0x44a>
 80076c4:	a201      	add	r2, pc, #4	@ (adr r2, 80076cc <UART_SetConfig+0x400>)
 80076c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ca:	bf00      	nop
 80076cc:	080076f1 	.word	0x080076f1
 80076d0:	080076f9 	.word	0x080076f9
 80076d4:	08007701 	.word	0x08007701
 80076d8:	08007717 	.word	0x08007717
 80076dc:	08007707 	.word	0x08007707
 80076e0:	08007717 	.word	0x08007717
 80076e4:	08007717 	.word	0x08007717
 80076e8:	08007717 	.word	0x08007717
 80076ec:	0800770f 	.word	0x0800770f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076f0:	f7fe fb8c 	bl	8005e0c <HAL_RCC_GetPCLK1Freq>
 80076f4:	61f8      	str	r0, [r7, #28]
        break;
 80076f6:	e014      	b.n	8007722 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80076f8:	f7fe fb9e 	bl	8005e38 <HAL_RCC_GetPCLK2Freq>
 80076fc:	61f8      	str	r0, [r7, #28]
        break;
 80076fe:	e010      	b.n	8007722 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007700:	4b4d      	ldr	r3, [pc, #308]	@ (8007838 <UART_SetConfig+0x56c>)
 8007702:	61fb      	str	r3, [r7, #28]
        break;
 8007704:	e00d      	b.n	8007722 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007706:	f7fe fae9 	bl	8005cdc <HAL_RCC_GetSysClockFreq>
 800770a:	61f8      	str	r0, [r7, #28]
        break;
 800770c:	e009      	b.n	8007722 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800770e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007712:	61fb      	str	r3, [r7, #28]
        break;
 8007714:	e005      	b.n	8007722 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007720:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d077      	beq.n	8007818 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	005a      	lsls	r2, r3, #1
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	085b      	lsrs	r3, r3, #1
 8007732:	441a      	add	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	fbb2 f3f3 	udiv	r3, r2, r3
 800773c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	2b0f      	cmp	r3, #15
 8007742:	d916      	bls.n	8007772 <UART_SetConfig+0x4a6>
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800774a:	d212      	bcs.n	8007772 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	b29b      	uxth	r3, r3
 8007750:	f023 030f 	bic.w	r3, r3, #15
 8007754:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	085b      	lsrs	r3, r3, #1
 800775a:	b29b      	uxth	r3, r3
 800775c:	f003 0307 	and.w	r3, r3, #7
 8007760:	b29a      	uxth	r2, r3
 8007762:	8afb      	ldrh	r3, [r7, #22]
 8007764:	4313      	orrs	r3, r2
 8007766:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	8afa      	ldrh	r2, [r7, #22]
 800776e:	60da      	str	r2, [r3, #12]
 8007770:	e052      	b.n	8007818 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007778:	e04e      	b.n	8007818 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800777a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800777e:	2b08      	cmp	r3, #8
 8007780:	d827      	bhi.n	80077d2 <UART_SetConfig+0x506>
 8007782:	a201      	add	r2, pc, #4	@ (adr r2, 8007788 <UART_SetConfig+0x4bc>)
 8007784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007788:	080077ad 	.word	0x080077ad
 800778c:	080077b5 	.word	0x080077b5
 8007790:	080077bd 	.word	0x080077bd
 8007794:	080077d3 	.word	0x080077d3
 8007798:	080077c3 	.word	0x080077c3
 800779c:	080077d3 	.word	0x080077d3
 80077a0:	080077d3 	.word	0x080077d3
 80077a4:	080077d3 	.word	0x080077d3
 80077a8:	080077cb 	.word	0x080077cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077ac:	f7fe fb2e 	bl	8005e0c <HAL_RCC_GetPCLK1Freq>
 80077b0:	61f8      	str	r0, [r7, #28]
        break;
 80077b2:	e014      	b.n	80077de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077b4:	f7fe fb40 	bl	8005e38 <HAL_RCC_GetPCLK2Freq>
 80077b8:	61f8      	str	r0, [r7, #28]
        break;
 80077ba:	e010      	b.n	80077de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077bc:	4b1e      	ldr	r3, [pc, #120]	@ (8007838 <UART_SetConfig+0x56c>)
 80077be:	61fb      	str	r3, [r7, #28]
        break;
 80077c0:	e00d      	b.n	80077de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077c2:	f7fe fa8b 	bl	8005cdc <HAL_RCC_GetSysClockFreq>
 80077c6:	61f8      	str	r0, [r7, #28]
        break;
 80077c8:	e009      	b.n	80077de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077ce:	61fb      	str	r3, [r7, #28]
        break;
 80077d0:	e005      	b.n	80077de <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80077dc:	bf00      	nop
    }

    if (pclk != 0U)
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d019      	beq.n	8007818 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	085a      	lsrs	r2, r3, #1
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	441a      	add	r2, r3
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	2b0f      	cmp	r3, #15
 80077fc:	d909      	bls.n	8007812 <UART_SetConfig+0x546>
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007804:	d205      	bcs.n	8007812 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007806:	69bb      	ldr	r3, [r7, #24]
 8007808:	b29a      	uxth	r2, r3
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	60da      	str	r2, [r3, #12]
 8007810:	e002      	b.n	8007818 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007824:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007828:	4618      	mov	r0, r3
 800782a:	3728      	adds	r7, #40	@ 0x28
 800782c:	46bd      	mov	sp, r7
 800782e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007832:	bf00      	nop
 8007834:	40008000 	.word	0x40008000
 8007838:	00f42400 	.word	0x00f42400

0800783c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007848:	f003 0308 	and.w	r3, r3, #8
 800784c:	2b00      	cmp	r3, #0
 800784e:	d00a      	beq.n	8007866 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	430a      	orrs	r2, r1
 8007864:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786a:	f003 0301 	and.w	r3, r3, #1
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00a      	beq.n	8007888 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	430a      	orrs	r2, r1
 8007886:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00a      	beq.n	80078aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ae:	f003 0304 	and.w	r3, r3, #4
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00a      	beq.n	80078cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d0:	f003 0310 	and.w	r3, r3, #16
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00a      	beq.n	80078ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	430a      	orrs	r2, r1
 80078ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078f2:	f003 0320 	and.w	r3, r3, #32
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00a      	beq.n	8007910 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	430a      	orrs	r2, r1
 800790e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007918:	2b00      	cmp	r3, #0
 800791a:	d01a      	beq.n	8007952 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	430a      	orrs	r2, r1
 8007930:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800793a:	d10a      	bne.n	8007952 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00a      	beq.n	8007974 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	430a      	orrs	r2, r1
 8007972:	605a      	str	r2, [r3, #4]
  }
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b098      	sub	sp, #96	@ 0x60
 8007984:	af02      	add	r7, sp, #8
 8007986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007990:	f7fa ff14 	bl	80027bc <HAL_GetTick>
 8007994:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f003 0308 	and.w	r3, r3, #8
 80079a0:	2b08      	cmp	r3, #8
 80079a2:	d12e      	bne.n	8007a02 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079ac:	2200      	movs	r2, #0
 80079ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 f88c 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d021      	beq.n	8007a02 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c6:	e853 3f00 	ldrex	r3, [r3]
 80079ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	461a      	mov	r2, r3
 80079da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80079de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079e4:	e841 2300 	strex	r3, r2, [r1]
 80079e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1e6      	bne.n	80079be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2220      	movs	r2, #32
 80079f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079fe:	2303      	movs	r3, #3
 8007a00:	e062      	b.n	8007ac8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0304 	and.w	r3, r3, #4
 8007a0c:	2b04      	cmp	r3, #4
 8007a0e:	d149      	bne.n	8007aa4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 f856 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d03c      	beq.n	8007aa4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a32:	e853 3f00 	ldrex	r3, [r3]
 8007a36:	623b      	str	r3, [r7, #32]
   return(result);
 8007a38:	6a3b      	ldr	r3, [r7, #32]
 8007a3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	461a      	mov	r2, r3
 8007a46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a48:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a50:	e841 2300 	strex	r3, r2, [r1]
 8007a54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d1e6      	bne.n	8007a2a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	3308      	adds	r3, #8
 8007a62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	e853 3f00 	ldrex	r3, [r3]
 8007a6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f023 0301 	bic.w	r3, r3, #1
 8007a72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	3308      	adds	r3, #8
 8007a7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a7c:	61fa      	str	r2, [r7, #28]
 8007a7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a80:	69b9      	ldr	r1, [r7, #24]
 8007a82:	69fa      	ldr	r2, [r7, #28]
 8007a84:	e841 2300 	strex	r3, r2, [r1]
 8007a88:	617b      	str	r3, [r7, #20]
   return(result);
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d1e5      	bne.n	8007a5c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2220      	movs	r2, #32
 8007a94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e011      	b.n	8007ac8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2220      	movs	r2, #32
 8007aa8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2220      	movs	r2, #32
 8007aae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3758      	adds	r7, #88	@ 0x58
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	603b      	str	r3, [r7, #0]
 8007adc:	4613      	mov	r3, r2
 8007ade:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ae0:	e04f      	b.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae8:	d04b      	beq.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aea:	f7fa fe67 	bl	80027bc <HAL_GetTick>
 8007aee:	4602      	mov	r2, r0
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	69ba      	ldr	r2, [r7, #24]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d302      	bcc.n	8007b00 <UART_WaitOnFlagUntilTimeout+0x30>
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d101      	bne.n	8007b04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e04e      	b.n	8007ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f003 0304 	and.w	r3, r3, #4
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d037      	beq.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	2b80      	cmp	r3, #128	@ 0x80
 8007b16:	d034      	beq.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	2b40      	cmp	r3, #64	@ 0x40
 8007b1c:	d031      	beq.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69db      	ldr	r3, [r3, #28]
 8007b24:	f003 0308 	and.w	r3, r3, #8
 8007b28:	2b08      	cmp	r3, #8
 8007b2a:	d110      	bne.n	8007b4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	2208      	movs	r2, #8
 8007b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f000 f838 	bl	8007baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e029      	b.n	8007ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69db      	ldr	r3, [r3, #28]
 8007b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b5c:	d111      	bne.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b68:	68f8      	ldr	r0, [r7, #12]
 8007b6a:	f000 f81e 	bl	8007baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2220      	movs	r2, #32
 8007b72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	e00f      	b.n	8007ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	69da      	ldr	r2, [r3, #28]
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	bf0c      	ite	eq
 8007b92:	2301      	moveq	r3, #1
 8007b94:	2300      	movne	r3, #0
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	461a      	mov	r2, r3
 8007b9a:	79fb      	ldrb	r3, [r7, #7]
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d0a0      	beq.n	8007ae2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3710      	adds	r7, #16
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007baa:	b480      	push	{r7}
 8007bac:	b095      	sub	sp, #84	@ 0x54
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bba:	e853 3f00 	ldrex	r3, [r3]
 8007bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	461a      	mov	r2, r3
 8007bce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bd2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bd8:	e841 2300 	strex	r3, r2, [r1]
 8007bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d1e6      	bne.n	8007bb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	3308      	adds	r3, #8
 8007bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bec:	6a3b      	ldr	r3, [r7, #32]
 8007bee:	e853 3f00 	ldrex	r3, [r3]
 8007bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	f023 0301 	bic.w	r3, r3, #1
 8007bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3308      	adds	r3, #8
 8007c02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c0c:	e841 2300 	strex	r3, r2, [r1]
 8007c10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1e5      	bne.n	8007be4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d118      	bne.n	8007c52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	e853 3f00 	ldrex	r3, [r3]
 8007c2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	f023 0310 	bic.w	r3, r3, #16
 8007c34:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c3e:	61bb      	str	r3, [r7, #24]
 8007c40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c42:	6979      	ldr	r1, [r7, #20]
 8007c44:	69ba      	ldr	r2, [r7, #24]
 8007c46:	e841 2300 	strex	r3, r2, [r1]
 8007c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1e6      	bne.n	8007c20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2220      	movs	r2, #32
 8007c56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007c66:	bf00      	nop
 8007c68:	3754      	adds	r7, #84	@ 0x54
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <__cvt>:
 8007c72:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c76:	ec57 6b10 	vmov	r6, r7, d0
 8007c7a:	2f00      	cmp	r7, #0
 8007c7c:	460c      	mov	r4, r1
 8007c7e:	4619      	mov	r1, r3
 8007c80:	463b      	mov	r3, r7
 8007c82:	bfbb      	ittet	lt
 8007c84:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007c88:	461f      	movlt	r7, r3
 8007c8a:	2300      	movge	r3, #0
 8007c8c:	232d      	movlt	r3, #45	@ 0x2d
 8007c8e:	700b      	strb	r3, [r1, #0]
 8007c90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c92:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007c96:	4691      	mov	r9, r2
 8007c98:	f023 0820 	bic.w	r8, r3, #32
 8007c9c:	bfbc      	itt	lt
 8007c9e:	4632      	movlt	r2, r6
 8007ca0:	4616      	movlt	r6, r2
 8007ca2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ca6:	d005      	beq.n	8007cb4 <__cvt+0x42>
 8007ca8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007cac:	d100      	bne.n	8007cb0 <__cvt+0x3e>
 8007cae:	3401      	adds	r4, #1
 8007cb0:	2102      	movs	r1, #2
 8007cb2:	e000      	b.n	8007cb6 <__cvt+0x44>
 8007cb4:	2103      	movs	r1, #3
 8007cb6:	ab03      	add	r3, sp, #12
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	ab02      	add	r3, sp, #8
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	ec47 6b10 	vmov	d0, r6, r7
 8007cc2:	4653      	mov	r3, sl
 8007cc4:	4622      	mov	r2, r4
 8007cc6:	f000 fe67 	bl	8008998 <_dtoa_r>
 8007cca:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007cce:	4605      	mov	r5, r0
 8007cd0:	d119      	bne.n	8007d06 <__cvt+0x94>
 8007cd2:	f019 0f01 	tst.w	r9, #1
 8007cd6:	d00e      	beq.n	8007cf6 <__cvt+0x84>
 8007cd8:	eb00 0904 	add.w	r9, r0, r4
 8007cdc:	2200      	movs	r2, #0
 8007cde:	2300      	movs	r3, #0
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	4639      	mov	r1, r7
 8007ce4:	f7f8 fef0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ce8:	b108      	cbz	r0, 8007cee <__cvt+0x7c>
 8007cea:	f8cd 900c 	str.w	r9, [sp, #12]
 8007cee:	2230      	movs	r2, #48	@ 0x30
 8007cf0:	9b03      	ldr	r3, [sp, #12]
 8007cf2:	454b      	cmp	r3, r9
 8007cf4:	d31e      	bcc.n	8007d34 <__cvt+0xc2>
 8007cf6:	9b03      	ldr	r3, [sp, #12]
 8007cf8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cfa:	1b5b      	subs	r3, r3, r5
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	6013      	str	r3, [r2, #0]
 8007d00:	b004      	add	sp, #16
 8007d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d06:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d0a:	eb00 0904 	add.w	r9, r0, r4
 8007d0e:	d1e5      	bne.n	8007cdc <__cvt+0x6a>
 8007d10:	7803      	ldrb	r3, [r0, #0]
 8007d12:	2b30      	cmp	r3, #48	@ 0x30
 8007d14:	d10a      	bne.n	8007d2c <__cvt+0xba>
 8007d16:	2200      	movs	r2, #0
 8007d18:	2300      	movs	r3, #0
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	f7f8 fed3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d22:	b918      	cbnz	r0, 8007d2c <__cvt+0xba>
 8007d24:	f1c4 0401 	rsb	r4, r4, #1
 8007d28:	f8ca 4000 	str.w	r4, [sl]
 8007d2c:	f8da 3000 	ldr.w	r3, [sl]
 8007d30:	4499      	add	r9, r3
 8007d32:	e7d3      	b.n	8007cdc <__cvt+0x6a>
 8007d34:	1c59      	adds	r1, r3, #1
 8007d36:	9103      	str	r1, [sp, #12]
 8007d38:	701a      	strb	r2, [r3, #0]
 8007d3a:	e7d9      	b.n	8007cf0 <__cvt+0x7e>

08007d3c <__exponent>:
 8007d3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d3e:	2900      	cmp	r1, #0
 8007d40:	bfba      	itte	lt
 8007d42:	4249      	neglt	r1, r1
 8007d44:	232d      	movlt	r3, #45	@ 0x2d
 8007d46:	232b      	movge	r3, #43	@ 0x2b
 8007d48:	2909      	cmp	r1, #9
 8007d4a:	7002      	strb	r2, [r0, #0]
 8007d4c:	7043      	strb	r3, [r0, #1]
 8007d4e:	dd29      	ble.n	8007da4 <__exponent+0x68>
 8007d50:	f10d 0307 	add.w	r3, sp, #7
 8007d54:	461d      	mov	r5, r3
 8007d56:	270a      	movs	r7, #10
 8007d58:	461a      	mov	r2, r3
 8007d5a:	fbb1 f6f7 	udiv	r6, r1, r7
 8007d5e:	fb07 1416 	mls	r4, r7, r6, r1
 8007d62:	3430      	adds	r4, #48	@ 0x30
 8007d64:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007d68:	460c      	mov	r4, r1
 8007d6a:	2c63      	cmp	r4, #99	@ 0x63
 8007d6c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d70:	4631      	mov	r1, r6
 8007d72:	dcf1      	bgt.n	8007d58 <__exponent+0x1c>
 8007d74:	3130      	adds	r1, #48	@ 0x30
 8007d76:	1e94      	subs	r4, r2, #2
 8007d78:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007d7c:	1c41      	adds	r1, r0, #1
 8007d7e:	4623      	mov	r3, r4
 8007d80:	42ab      	cmp	r3, r5
 8007d82:	d30a      	bcc.n	8007d9a <__exponent+0x5e>
 8007d84:	f10d 0309 	add.w	r3, sp, #9
 8007d88:	1a9b      	subs	r3, r3, r2
 8007d8a:	42ac      	cmp	r4, r5
 8007d8c:	bf88      	it	hi
 8007d8e:	2300      	movhi	r3, #0
 8007d90:	3302      	adds	r3, #2
 8007d92:	4403      	add	r3, r0
 8007d94:	1a18      	subs	r0, r3, r0
 8007d96:	b003      	add	sp, #12
 8007d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d9a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d9e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007da2:	e7ed      	b.n	8007d80 <__exponent+0x44>
 8007da4:	2330      	movs	r3, #48	@ 0x30
 8007da6:	3130      	adds	r1, #48	@ 0x30
 8007da8:	7083      	strb	r3, [r0, #2]
 8007daa:	70c1      	strb	r1, [r0, #3]
 8007dac:	1d03      	adds	r3, r0, #4
 8007dae:	e7f1      	b.n	8007d94 <__exponent+0x58>

08007db0 <_printf_float>:
 8007db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db4:	b08d      	sub	sp, #52	@ 0x34
 8007db6:	460c      	mov	r4, r1
 8007db8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007dbc:	4616      	mov	r6, r2
 8007dbe:	461f      	mov	r7, r3
 8007dc0:	4605      	mov	r5, r0
 8007dc2:	f000 fcdb 	bl	800877c <_localeconv_r>
 8007dc6:	6803      	ldr	r3, [r0, #0]
 8007dc8:	9304      	str	r3, [sp, #16]
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7f8 fa50 	bl	8000270 <strlen>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dd4:	f8d8 3000 	ldr.w	r3, [r8]
 8007dd8:	9005      	str	r0, [sp, #20]
 8007dda:	3307      	adds	r3, #7
 8007ddc:	f023 0307 	bic.w	r3, r3, #7
 8007de0:	f103 0208 	add.w	r2, r3, #8
 8007de4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007de8:	f8d4 b000 	ldr.w	fp, [r4]
 8007dec:	f8c8 2000 	str.w	r2, [r8]
 8007df0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007df4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007df8:	9307      	str	r3, [sp, #28]
 8007dfa:	f8cd 8018 	str.w	r8, [sp, #24]
 8007dfe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e06:	4b9c      	ldr	r3, [pc, #624]	@ (8008078 <_printf_float+0x2c8>)
 8007e08:	f04f 32ff 	mov.w	r2, #4294967295
 8007e0c:	f7f8 fe8e 	bl	8000b2c <__aeabi_dcmpun>
 8007e10:	bb70      	cbnz	r0, 8007e70 <_printf_float+0xc0>
 8007e12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e16:	4b98      	ldr	r3, [pc, #608]	@ (8008078 <_printf_float+0x2c8>)
 8007e18:	f04f 32ff 	mov.w	r2, #4294967295
 8007e1c:	f7f8 fe68 	bl	8000af0 <__aeabi_dcmple>
 8007e20:	bb30      	cbnz	r0, 8007e70 <_printf_float+0xc0>
 8007e22:	2200      	movs	r2, #0
 8007e24:	2300      	movs	r3, #0
 8007e26:	4640      	mov	r0, r8
 8007e28:	4649      	mov	r1, r9
 8007e2a:	f7f8 fe57 	bl	8000adc <__aeabi_dcmplt>
 8007e2e:	b110      	cbz	r0, 8007e36 <_printf_float+0x86>
 8007e30:	232d      	movs	r3, #45	@ 0x2d
 8007e32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e36:	4a91      	ldr	r2, [pc, #580]	@ (800807c <_printf_float+0x2cc>)
 8007e38:	4b91      	ldr	r3, [pc, #580]	@ (8008080 <_printf_float+0x2d0>)
 8007e3a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e3e:	bf8c      	ite	hi
 8007e40:	4690      	movhi	r8, r2
 8007e42:	4698      	movls	r8, r3
 8007e44:	2303      	movs	r3, #3
 8007e46:	6123      	str	r3, [r4, #16]
 8007e48:	f02b 0304 	bic.w	r3, fp, #4
 8007e4c:	6023      	str	r3, [r4, #0]
 8007e4e:	f04f 0900 	mov.w	r9, #0
 8007e52:	9700      	str	r7, [sp, #0]
 8007e54:	4633      	mov	r3, r6
 8007e56:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007e58:	4621      	mov	r1, r4
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	f000 f9d2 	bl	8008204 <_printf_common>
 8007e60:	3001      	adds	r0, #1
 8007e62:	f040 808d 	bne.w	8007f80 <_printf_float+0x1d0>
 8007e66:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6a:	b00d      	add	sp, #52	@ 0x34
 8007e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e70:	4642      	mov	r2, r8
 8007e72:	464b      	mov	r3, r9
 8007e74:	4640      	mov	r0, r8
 8007e76:	4649      	mov	r1, r9
 8007e78:	f7f8 fe58 	bl	8000b2c <__aeabi_dcmpun>
 8007e7c:	b140      	cbz	r0, 8007e90 <_printf_float+0xe0>
 8007e7e:	464b      	mov	r3, r9
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	bfbc      	itt	lt
 8007e84:	232d      	movlt	r3, #45	@ 0x2d
 8007e86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007e8a:	4a7e      	ldr	r2, [pc, #504]	@ (8008084 <_printf_float+0x2d4>)
 8007e8c:	4b7e      	ldr	r3, [pc, #504]	@ (8008088 <_printf_float+0x2d8>)
 8007e8e:	e7d4      	b.n	8007e3a <_printf_float+0x8a>
 8007e90:	6863      	ldr	r3, [r4, #4]
 8007e92:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007e96:	9206      	str	r2, [sp, #24]
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	d13b      	bne.n	8007f14 <_printf_float+0x164>
 8007e9c:	2306      	movs	r3, #6
 8007e9e:	6063      	str	r3, [r4, #4]
 8007ea0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	6022      	str	r2, [r4, #0]
 8007ea8:	9303      	str	r3, [sp, #12]
 8007eaa:	ab0a      	add	r3, sp, #40	@ 0x28
 8007eac:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007eb0:	ab09      	add	r3, sp, #36	@ 0x24
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	6861      	ldr	r1, [r4, #4]
 8007eb6:	ec49 8b10 	vmov	d0, r8, r9
 8007eba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	f7ff fed7 	bl	8007c72 <__cvt>
 8007ec4:	9b06      	ldr	r3, [sp, #24]
 8007ec6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ec8:	2b47      	cmp	r3, #71	@ 0x47
 8007eca:	4680      	mov	r8, r0
 8007ecc:	d129      	bne.n	8007f22 <_printf_float+0x172>
 8007ece:	1cc8      	adds	r0, r1, #3
 8007ed0:	db02      	blt.n	8007ed8 <_printf_float+0x128>
 8007ed2:	6863      	ldr	r3, [r4, #4]
 8007ed4:	4299      	cmp	r1, r3
 8007ed6:	dd41      	ble.n	8007f5c <_printf_float+0x1ac>
 8007ed8:	f1aa 0a02 	sub.w	sl, sl, #2
 8007edc:	fa5f fa8a 	uxtb.w	sl, sl
 8007ee0:	3901      	subs	r1, #1
 8007ee2:	4652      	mov	r2, sl
 8007ee4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007ee8:	9109      	str	r1, [sp, #36]	@ 0x24
 8007eea:	f7ff ff27 	bl	8007d3c <__exponent>
 8007eee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ef0:	1813      	adds	r3, r2, r0
 8007ef2:	2a01      	cmp	r2, #1
 8007ef4:	4681      	mov	r9, r0
 8007ef6:	6123      	str	r3, [r4, #16]
 8007ef8:	dc02      	bgt.n	8007f00 <_printf_float+0x150>
 8007efa:	6822      	ldr	r2, [r4, #0]
 8007efc:	07d2      	lsls	r2, r2, #31
 8007efe:	d501      	bpl.n	8007f04 <_printf_float+0x154>
 8007f00:	3301      	adds	r3, #1
 8007f02:	6123      	str	r3, [r4, #16]
 8007f04:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d0a2      	beq.n	8007e52 <_printf_float+0xa2>
 8007f0c:	232d      	movs	r3, #45	@ 0x2d
 8007f0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f12:	e79e      	b.n	8007e52 <_printf_float+0xa2>
 8007f14:	9a06      	ldr	r2, [sp, #24]
 8007f16:	2a47      	cmp	r2, #71	@ 0x47
 8007f18:	d1c2      	bne.n	8007ea0 <_printf_float+0xf0>
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d1c0      	bne.n	8007ea0 <_printf_float+0xf0>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e7bd      	b.n	8007e9e <_printf_float+0xee>
 8007f22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f26:	d9db      	bls.n	8007ee0 <_printf_float+0x130>
 8007f28:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f2c:	d118      	bne.n	8007f60 <_printf_float+0x1b0>
 8007f2e:	2900      	cmp	r1, #0
 8007f30:	6863      	ldr	r3, [r4, #4]
 8007f32:	dd0b      	ble.n	8007f4c <_printf_float+0x19c>
 8007f34:	6121      	str	r1, [r4, #16]
 8007f36:	b913      	cbnz	r3, 8007f3e <_printf_float+0x18e>
 8007f38:	6822      	ldr	r2, [r4, #0]
 8007f3a:	07d0      	lsls	r0, r2, #31
 8007f3c:	d502      	bpl.n	8007f44 <_printf_float+0x194>
 8007f3e:	3301      	adds	r3, #1
 8007f40:	440b      	add	r3, r1
 8007f42:	6123      	str	r3, [r4, #16]
 8007f44:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007f46:	f04f 0900 	mov.w	r9, #0
 8007f4a:	e7db      	b.n	8007f04 <_printf_float+0x154>
 8007f4c:	b913      	cbnz	r3, 8007f54 <_printf_float+0x1a4>
 8007f4e:	6822      	ldr	r2, [r4, #0]
 8007f50:	07d2      	lsls	r2, r2, #31
 8007f52:	d501      	bpl.n	8007f58 <_printf_float+0x1a8>
 8007f54:	3302      	adds	r3, #2
 8007f56:	e7f4      	b.n	8007f42 <_printf_float+0x192>
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e7f2      	b.n	8007f42 <_printf_float+0x192>
 8007f5c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007f60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f62:	4299      	cmp	r1, r3
 8007f64:	db05      	blt.n	8007f72 <_printf_float+0x1c2>
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	6121      	str	r1, [r4, #16]
 8007f6a:	07d8      	lsls	r0, r3, #31
 8007f6c:	d5ea      	bpl.n	8007f44 <_printf_float+0x194>
 8007f6e:	1c4b      	adds	r3, r1, #1
 8007f70:	e7e7      	b.n	8007f42 <_printf_float+0x192>
 8007f72:	2900      	cmp	r1, #0
 8007f74:	bfd4      	ite	le
 8007f76:	f1c1 0202 	rsble	r2, r1, #2
 8007f7a:	2201      	movgt	r2, #1
 8007f7c:	4413      	add	r3, r2
 8007f7e:	e7e0      	b.n	8007f42 <_printf_float+0x192>
 8007f80:	6823      	ldr	r3, [r4, #0]
 8007f82:	055a      	lsls	r2, r3, #21
 8007f84:	d407      	bmi.n	8007f96 <_printf_float+0x1e6>
 8007f86:	6923      	ldr	r3, [r4, #16]
 8007f88:	4642      	mov	r2, r8
 8007f8a:	4631      	mov	r1, r6
 8007f8c:	4628      	mov	r0, r5
 8007f8e:	47b8      	blx	r7
 8007f90:	3001      	adds	r0, #1
 8007f92:	d12b      	bne.n	8007fec <_printf_float+0x23c>
 8007f94:	e767      	b.n	8007e66 <_printf_float+0xb6>
 8007f96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f9a:	f240 80dd 	bls.w	8008158 <_printf_float+0x3a8>
 8007f9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	f7f8 fd8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007faa:	2800      	cmp	r0, #0
 8007fac:	d033      	beq.n	8008016 <_printf_float+0x266>
 8007fae:	4a37      	ldr	r2, [pc, #220]	@ (800808c <_printf_float+0x2dc>)
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	4631      	mov	r1, r6
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	47b8      	blx	r7
 8007fb8:	3001      	adds	r0, #1
 8007fba:	f43f af54 	beq.w	8007e66 <_printf_float+0xb6>
 8007fbe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007fc2:	4543      	cmp	r3, r8
 8007fc4:	db02      	blt.n	8007fcc <_printf_float+0x21c>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	07d8      	lsls	r0, r3, #31
 8007fca:	d50f      	bpl.n	8007fec <_printf_float+0x23c>
 8007fcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fd0:	4631      	mov	r1, r6
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	47b8      	blx	r7
 8007fd6:	3001      	adds	r0, #1
 8007fd8:	f43f af45 	beq.w	8007e66 <_printf_float+0xb6>
 8007fdc:	f04f 0900 	mov.w	r9, #0
 8007fe0:	f108 38ff 	add.w	r8, r8, #4294967295
 8007fe4:	f104 0a1a 	add.w	sl, r4, #26
 8007fe8:	45c8      	cmp	r8, r9
 8007fea:	dc09      	bgt.n	8008000 <_printf_float+0x250>
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	079b      	lsls	r3, r3, #30
 8007ff0:	f100 8103 	bmi.w	80081fa <_printf_float+0x44a>
 8007ff4:	68e0      	ldr	r0, [r4, #12]
 8007ff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ff8:	4298      	cmp	r0, r3
 8007ffa:	bfb8      	it	lt
 8007ffc:	4618      	movlt	r0, r3
 8007ffe:	e734      	b.n	8007e6a <_printf_float+0xba>
 8008000:	2301      	movs	r3, #1
 8008002:	4652      	mov	r2, sl
 8008004:	4631      	mov	r1, r6
 8008006:	4628      	mov	r0, r5
 8008008:	47b8      	blx	r7
 800800a:	3001      	adds	r0, #1
 800800c:	f43f af2b 	beq.w	8007e66 <_printf_float+0xb6>
 8008010:	f109 0901 	add.w	r9, r9, #1
 8008014:	e7e8      	b.n	8007fe8 <_printf_float+0x238>
 8008016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008018:	2b00      	cmp	r3, #0
 800801a:	dc39      	bgt.n	8008090 <_printf_float+0x2e0>
 800801c:	4a1b      	ldr	r2, [pc, #108]	@ (800808c <_printf_float+0x2dc>)
 800801e:	2301      	movs	r3, #1
 8008020:	4631      	mov	r1, r6
 8008022:	4628      	mov	r0, r5
 8008024:	47b8      	blx	r7
 8008026:	3001      	adds	r0, #1
 8008028:	f43f af1d 	beq.w	8007e66 <_printf_float+0xb6>
 800802c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008030:	ea59 0303 	orrs.w	r3, r9, r3
 8008034:	d102      	bne.n	800803c <_printf_float+0x28c>
 8008036:	6823      	ldr	r3, [r4, #0]
 8008038:	07d9      	lsls	r1, r3, #31
 800803a:	d5d7      	bpl.n	8007fec <_printf_float+0x23c>
 800803c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008040:	4631      	mov	r1, r6
 8008042:	4628      	mov	r0, r5
 8008044:	47b8      	blx	r7
 8008046:	3001      	adds	r0, #1
 8008048:	f43f af0d 	beq.w	8007e66 <_printf_float+0xb6>
 800804c:	f04f 0a00 	mov.w	sl, #0
 8008050:	f104 0b1a 	add.w	fp, r4, #26
 8008054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008056:	425b      	negs	r3, r3
 8008058:	4553      	cmp	r3, sl
 800805a:	dc01      	bgt.n	8008060 <_printf_float+0x2b0>
 800805c:	464b      	mov	r3, r9
 800805e:	e793      	b.n	8007f88 <_printf_float+0x1d8>
 8008060:	2301      	movs	r3, #1
 8008062:	465a      	mov	r2, fp
 8008064:	4631      	mov	r1, r6
 8008066:	4628      	mov	r0, r5
 8008068:	47b8      	blx	r7
 800806a:	3001      	adds	r0, #1
 800806c:	f43f aefb 	beq.w	8007e66 <_printf_float+0xb6>
 8008070:	f10a 0a01 	add.w	sl, sl, #1
 8008074:	e7ee      	b.n	8008054 <_printf_float+0x2a4>
 8008076:	bf00      	nop
 8008078:	7fefffff 	.word	0x7fefffff
 800807c:	0800b17c 	.word	0x0800b17c
 8008080:	0800b178 	.word	0x0800b178
 8008084:	0800b184 	.word	0x0800b184
 8008088:	0800b180 	.word	0x0800b180
 800808c:	0800b188 	.word	0x0800b188
 8008090:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008092:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008096:	4553      	cmp	r3, sl
 8008098:	bfa8      	it	ge
 800809a:	4653      	movge	r3, sl
 800809c:	2b00      	cmp	r3, #0
 800809e:	4699      	mov	r9, r3
 80080a0:	dc36      	bgt.n	8008110 <_printf_float+0x360>
 80080a2:	f04f 0b00 	mov.w	fp, #0
 80080a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080aa:	f104 021a 	add.w	r2, r4, #26
 80080ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080b0:	9306      	str	r3, [sp, #24]
 80080b2:	eba3 0309 	sub.w	r3, r3, r9
 80080b6:	455b      	cmp	r3, fp
 80080b8:	dc31      	bgt.n	800811e <_printf_float+0x36e>
 80080ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080bc:	459a      	cmp	sl, r3
 80080be:	dc3a      	bgt.n	8008136 <_printf_float+0x386>
 80080c0:	6823      	ldr	r3, [r4, #0]
 80080c2:	07da      	lsls	r2, r3, #31
 80080c4:	d437      	bmi.n	8008136 <_printf_float+0x386>
 80080c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080c8:	ebaa 0903 	sub.w	r9, sl, r3
 80080cc:	9b06      	ldr	r3, [sp, #24]
 80080ce:	ebaa 0303 	sub.w	r3, sl, r3
 80080d2:	4599      	cmp	r9, r3
 80080d4:	bfa8      	it	ge
 80080d6:	4699      	movge	r9, r3
 80080d8:	f1b9 0f00 	cmp.w	r9, #0
 80080dc:	dc33      	bgt.n	8008146 <_printf_float+0x396>
 80080de:	f04f 0800 	mov.w	r8, #0
 80080e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080e6:	f104 0b1a 	add.w	fp, r4, #26
 80080ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ec:	ebaa 0303 	sub.w	r3, sl, r3
 80080f0:	eba3 0309 	sub.w	r3, r3, r9
 80080f4:	4543      	cmp	r3, r8
 80080f6:	f77f af79 	ble.w	8007fec <_printf_float+0x23c>
 80080fa:	2301      	movs	r3, #1
 80080fc:	465a      	mov	r2, fp
 80080fe:	4631      	mov	r1, r6
 8008100:	4628      	mov	r0, r5
 8008102:	47b8      	blx	r7
 8008104:	3001      	adds	r0, #1
 8008106:	f43f aeae 	beq.w	8007e66 <_printf_float+0xb6>
 800810a:	f108 0801 	add.w	r8, r8, #1
 800810e:	e7ec      	b.n	80080ea <_printf_float+0x33a>
 8008110:	4642      	mov	r2, r8
 8008112:	4631      	mov	r1, r6
 8008114:	4628      	mov	r0, r5
 8008116:	47b8      	blx	r7
 8008118:	3001      	adds	r0, #1
 800811a:	d1c2      	bne.n	80080a2 <_printf_float+0x2f2>
 800811c:	e6a3      	b.n	8007e66 <_printf_float+0xb6>
 800811e:	2301      	movs	r3, #1
 8008120:	4631      	mov	r1, r6
 8008122:	4628      	mov	r0, r5
 8008124:	9206      	str	r2, [sp, #24]
 8008126:	47b8      	blx	r7
 8008128:	3001      	adds	r0, #1
 800812a:	f43f ae9c 	beq.w	8007e66 <_printf_float+0xb6>
 800812e:	9a06      	ldr	r2, [sp, #24]
 8008130:	f10b 0b01 	add.w	fp, fp, #1
 8008134:	e7bb      	b.n	80080ae <_printf_float+0x2fe>
 8008136:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800813a:	4631      	mov	r1, r6
 800813c:	4628      	mov	r0, r5
 800813e:	47b8      	blx	r7
 8008140:	3001      	adds	r0, #1
 8008142:	d1c0      	bne.n	80080c6 <_printf_float+0x316>
 8008144:	e68f      	b.n	8007e66 <_printf_float+0xb6>
 8008146:	9a06      	ldr	r2, [sp, #24]
 8008148:	464b      	mov	r3, r9
 800814a:	4442      	add	r2, r8
 800814c:	4631      	mov	r1, r6
 800814e:	4628      	mov	r0, r5
 8008150:	47b8      	blx	r7
 8008152:	3001      	adds	r0, #1
 8008154:	d1c3      	bne.n	80080de <_printf_float+0x32e>
 8008156:	e686      	b.n	8007e66 <_printf_float+0xb6>
 8008158:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800815c:	f1ba 0f01 	cmp.w	sl, #1
 8008160:	dc01      	bgt.n	8008166 <_printf_float+0x3b6>
 8008162:	07db      	lsls	r3, r3, #31
 8008164:	d536      	bpl.n	80081d4 <_printf_float+0x424>
 8008166:	2301      	movs	r3, #1
 8008168:	4642      	mov	r2, r8
 800816a:	4631      	mov	r1, r6
 800816c:	4628      	mov	r0, r5
 800816e:	47b8      	blx	r7
 8008170:	3001      	adds	r0, #1
 8008172:	f43f ae78 	beq.w	8007e66 <_printf_float+0xb6>
 8008176:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800817a:	4631      	mov	r1, r6
 800817c:	4628      	mov	r0, r5
 800817e:	47b8      	blx	r7
 8008180:	3001      	adds	r0, #1
 8008182:	f43f ae70 	beq.w	8007e66 <_printf_float+0xb6>
 8008186:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800818a:	2200      	movs	r2, #0
 800818c:	2300      	movs	r3, #0
 800818e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008192:	f7f8 fc99 	bl	8000ac8 <__aeabi_dcmpeq>
 8008196:	b9c0      	cbnz	r0, 80081ca <_printf_float+0x41a>
 8008198:	4653      	mov	r3, sl
 800819a:	f108 0201 	add.w	r2, r8, #1
 800819e:	4631      	mov	r1, r6
 80081a0:	4628      	mov	r0, r5
 80081a2:	47b8      	blx	r7
 80081a4:	3001      	adds	r0, #1
 80081a6:	d10c      	bne.n	80081c2 <_printf_float+0x412>
 80081a8:	e65d      	b.n	8007e66 <_printf_float+0xb6>
 80081aa:	2301      	movs	r3, #1
 80081ac:	465a      	mov	r2, fp
 80081ae:	4631      	mov	r1, r6
 80081b0:	4628      	mov	r0, r5
 80081b2:	47b8      	blx	r7
 80081b4:	3001      	adds	r0, #1
 80081b6:	f43f ae56 	beq.w	8007e66 <_printf_float+0xb6>
 80081ba:	f108 0801 	add.w	r8, r8, #1
 80081be:	45d0      	cmp	r8, sl
 80081c0:	dbf3      	blt.n	80081aa <_printf_float+0x3fa>
 80081c2:	464b      	mov	r3, r9
 80081c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80081c8:	e6df      	b.n	8007f8a <_printf_float+0x1da>
 80081ca:	f04f 0800 	mov.w	r8, #0
 80081ce:	f104 0b1a 	add.w	fp, r4, #26
 80081d2:	e7f4      	b.n	80081be <_printf_float+0x40e>
 80081d4:	2301      	movs	r3, #1
 80081d6:	4642      	mov	r2, r8
 80081d8:	e7e1      	b.n	800819e <_printf_float+0x3ee>
 80081da:	2301      	movs	r3, #1
 80081dc:	464a      	mov	r2, r9
 80081de:	4631      	mov	r1, r6
 80081e0:	4628      	mov	r0, r5
 80081e2:	47b8      	blx	r7
 80081e4:	3001      	adds	r0, #1
 80081e6:	f43f ae3e 	beq.w	8007e66 <_printf_float+0xb6>
 80081ea:	f108 0801 	add.w	r8, r8, #1
 80081ee:	68e3      	ldr	r3, [r4, #12]
 80081f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081f2:	1a5b      	subs	r3, r3, r1
 80081f4:	4543      	cmp	r3, r8
 80081f6:	dcf0      	bgt.n	80081da <_printf_float+0x42a>
 80081f8:	e6fc      	b.n	8007ff4 <_printf_float+0x244>
 80081fa:	f04f 0800 	mov.w	r8, #0
 80081fe:	f104 0919 	add.w	r9, r4, #25
 8008202:	e7f4      	b.n	80081ee <_printf_float+0x43e>

08008204 <_printf_common>:
 8008204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008208:	4616      	mov	r6, r2
 800820a:	4698      	mov	r8, r3
 800820c:	688a      	ldr	r2, [r1, #8]
 800820e:	690b      	ldr	r3, [r1, #16]
 8008210:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008214:	4293      	cmp	r3, r2
 8008216:	bfb8      	it	lt
 8008218:	4613      	movlt	r3, r2
 800821a:	6033      	str	r3, [r6, #0]
 800821c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008220:	4607      	mov	r7, r0
 8008222:	460c      	mov	r4, r1
 8008224:	b10a      	cbz	r2, 800822a <_printf_common+0x26>
 8008226:	3301      	adds	r3, #1
 8008228:	6033      	str	r3, [r6, #0]
 800822a:	6823      	ldr	r3, [r4, #0]
 800822c:	0699      	lsls	r1, r3, #26
 800822e:	bf42      	ittt	mi
 8008230:	6833      	ldrmi	r3, [r6, #0]
 8008232:	3302      	addmi	r3, #2
 8008234:	6033      	strmi	r3, [r6, #0]
 8008236:	6825      	ldr	r5, [r4, #0]
 8008238:	f015 0506 	ands.w	r5, r5, #6
 800823c:	d106      	bne.n	800824c <_printf_common+0x48>
 800823e:	f104 0a19 	add.w	sl, r4, #25
 8008242:	68e3      	ldr	r3, [r4, #12]
 8008244:	6832      	ldr	r2, [r6, #0]
 8008246:	1a9b      	subs	r3, r3, r2
 8008248:	42ab      	cmp	r3, r5
 800824a:	dc26      	bgt.n	800829a <_printf_common+0x96>
 800824c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008250:	6822      	ldr	r2, [r4, #0]
 8008252:	3b00      	subs	r3, #0
 8008254:	bf18      	it	ne
 8008256:	2301      	movne	r3, #1
 8008258:	0692      	lsls	r2, r2, #26
 800825a:	d42b      	bmi.n	80082b4 <_printf_common+0xb0>
 800825c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008260:	4641      	mov	r1, r8
 8008262:	4638      	mov	r0, r7
 8008264:	47c8      	blx	r9
 8008266:	3001      	adds	r0, #1
 8008268:	d01e      	beq.n	80082a8 <_printf_common+0xa4>
 800826a:	6823      	ldr	r3, [r4, #0]
 800826c:	6922      	ldr	r2, [r4, #16]
 800826e:	f003 0306 	and.w	r3, r3, #6
 8008272:	2b04      	cmp	r3, #4
 8008274:	bf02      	ittt	eq
 8008276:	68e5      	ldreq	r5, [r4, #12]
 8008278:	6833      	ldreq	r3, [r6, #0]
 800827a:	1aed      	subeq	r5, r5, r3
 800827c:	68a3      	ldr	r3, [r4, #8]
 800827e:	bf0c      	ite	eq
 8008280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008284:	2500      	movne	r5, #0
 8008286:	4293      	cmp	r3, r2
 8008288:	bfc4      	itt	gt
 800828a:	1a9b      	subgt	r3, r3, r2
 800828c:	18ed      	addgt	r5, r5, r3
 800828e:	2600      	movs	r6, #0
 8008290:	341a      	adds	r4, #26
 8008292:	42b5      	cmp	r5, r6
 8008294:	d11a      	bne.n	80082cc <_printf_common+0xc8>
 8008296:	2000      	movs	r0, #0
 8008298:	e008      	b.n	80082ac <_printf_common+0xa8>
 800829a:	2301      	movs	r3, #1
 800829c:	4652      	mov	r2, sl
 800829e:	4641      	mov	r1, r8
 80082a0:	4638      	mov	r0, r7
 80082a2:	47c8      	blx	r9
 80082a4:	3001      	adds	r0, #1
 80082a6:	d103      	bne.n	80082b0 <_printf_common+0xac>
 80082a8:	f04f 30ff 	mov.w	r0, #4294967295
 80082ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082b0:	3501      	adds	r5, #1
 80082b2:	e7c6      	b.n	8008242 <_printf_common+0x3e>
 80082b4:	18e1      	adds	r1, r4, r3
 80082b6:	1c5a      	adds	r2, r3, #1
 80082b8:	2030      	movs	r0, #48	@ 0x30
 80082ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082be:	4422      	add	r2, r4
 80082c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082c8:	3302      	adds	r3, #2
 80082ca:	e7c7      	b.n	800825c <_printf_common+0x58>
 80082cc:	2301      	movs	r3, #1
 80082ce:	4622      	mov	r2, r4
 80082d0:	4641      	mov	r1, r8
 80082d2:	4638      	mov	r0, r7
 80082d4:	47c8      	blx	r9
 80082d6:	3001      	adds	r0, #1
 80082d8:	d0e6      	beq.n	80082a8 <_printf_common+0xa4>
 80082da:	3601      	adds	r6, #1
 80082dc:	e7d9      	b.n	8008292 <_printf_common+0x8e>
	...

080082e0 <_printf_i>:
 80082e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082e4:	7e0f      	ldrb	r7, [r1, #24]
 80082e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80082e8:	2f78      	cmp	r7, #120	@ 0x78
 80082ea:	4691      	mov	r9, r2
 80082ec:	4680      	mov	r8, r0
 80082ee:	460c      	mov	r4, r1
 80082f0:	469a      	mov	sl, r3
 80082f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80082f6:	d807      	bhi.n	8008308 <_printf_i+0x28>
 80082f8:	2f62      	cmp	r7, #98	@ 0x62
 80082fa:	d80a      	bhi.n	8008312 <_printf_i+0x32>
 80082fc:	2f00      	cmp	r7, #0
 80082fe:	f000 80d1 	beq.w	80084a4 <_printf_i+0x1c4>
 8008302:	2f58      	cmp	r7, #88	@ 0x58
 8008304:	f000 80b8 	beq.w	8008478 <_printf_i+0x198>
 8008308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800830c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008310:	e03a      	b.n	8008388 <_printf_i+0xa8>
 8008312:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008316:	2b15      	cmp	r3, #21
 8008318:	d8f6      	bhi.n	8008308 <_printf_i+0x28>
 800831a:	a101      	add	r1, pc, #4	@ (adr r1, 8008320 <_printf_i+0x40>)
 800831c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008320:	08008379 	.word	0x08008379
 8008324:	0800838d 	.word	0x0800838d
 8008328:	08008309 	.word	0x08008309
 800832c:	08008309 	.word	0x08008309
 8008330:	08008309 	.word	0x08008309
 8008334:	08008309 	.word	0x08008309
 8008338:	0800838d 	.word	0x0800838d
 800833c:	08008309 	.word	0x08008309
 8008340:	08008309 	.word	0x08008309
 8008344:	08008309 	.word	0x08008309
 8008348:	08008309 	.word	0x08008309
 800834c:	0800848b 	.word	0x0800848b
 8008350:	080083b7 	.word	0x080083b7
 8008354:	08008445 	.word	0x08008445
 8008358:	08008309 	.word	0x08008309
 800835c:	08008309 	.word	0x08008309
 8008360:	080084ad 	.word	0x080084ad
 8008364:	08008309 	.word	0x08008309
 8008368:	080083b7 	.word	0x080083b7
 800836c:	08008309 	.word	0x08008309
 8008370:	08008309 	.word	0x08008309
 8008374:	0800844d 	.word	0x0800844d
 8008378:	6833      	ldr	r3, [r6, #0]
 800837a:	1d1a      	adds	r2, r3, #4
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	6032      	str	r2, [r6, #0]
 8008380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008384:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008388:	2301      	movs	r3, #1
 800838a:	e09c      	b.n	80084c6 <_printf_i+0x1e6>
 800838c:	6833      	ldr	r3, [r6, #0]
 800838e:	6820      	ldr	r0, [r4, #0]
 8008390:	1d19      	adds	r1, r3, #4
 8008392:	6031      	str	r1, [r6, #0]
 8008394:	0606      	lsls	r6, r0, #24
 8008396:	d501      	bpl.n	800839c <_printf_i+0xbc>
 8008398:	681d      	ldr	r5, [r3, #0]
 800839a:	e003      	b.n	80083a4 <_printf_i+0xc4>
 800839c:	0645      	lsls	r5, r0, #25
 800839e:	d5fb      	bpl.n	8008398 <_printf_i+0xb8>
 80083a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083a4:	2d00      	cmp	r5, #0
 80083a6:	da03      	bge.n	80083b0 <_printf_i+0xd0>
 80083a8:	232d      	movs	r3, #45	@ 0x2d
 80083aa:	426d      	negs	r5, r5
 80083ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083b0:	4858      	ldr	r0, [pc, #352]	@ (8008514 <_printf_i+0x234>)
 80083b2:	230a      	movs	r3, #10
 80083b4:	e011      	b.n	80083da <_printf_i+0xfa>
 80083b6:	6821      	ldr	r1, [r4, #0]
 80083b8:	6833      	ldr	r3, [r6, #0]
 80083ba:	0608      	lsls	r0, r1, #24
 80083bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80083c0:	d402      	bmi.n	80083c8 <_printf_i+0xe8>
 80083c2:	0649      	lsls	r1, r1, #25
 80083c4:	bf48      	it	mi
 80083c6:	b2ad      	uxthmi	r5, r5
 80083c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80083ca:	4852      	ldr	r0, [pc, #328]	@ (8008514 <_printf_i+0x234>)
 80083cc:	6033      	str	r3, [r6, #0]
 80083ce:	bf14      	ite	ne
 80083d0:	230a      	movne	r3, #10
 80083d2:	2308      	moveq	r3, #8
 80083d4:	2100      	movs	r1, #0
 80083d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083da:	6866      	ldr	r6, [r4, #4]
 80083dc:	60a6      	str	r6, [r4, #8]
 80083de:	2e00      	cmp	r6, #0
 80083e0:	db05      	blt.n	80083ee <_printf_i+0x10e>
 80083e2:	6821      	ldr	r1, [r4, #0]
 80083e4:	432e      	orrs	r6, r5
 80083e6:	f021 0104 	bic.w	r1, r1, #4
 80083ea:	6021      	str	r1, [r4, #0]
 80083ec:	d04b      	beq.n	8008486 <_printf_i+0x1a6>
 80083ee:	4616      	mov	r6, r2
 80083f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80083f4:	fb03 5711 	mls	r7, r3, r1, r5
 80083f8:	5dc7      	ldrb	r7, [r0, r7]
 80083fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083fe:	462f      	mov	r7, r5
 8008400:	42bb      	cmp	r3, r7
 8008402:	460d      	mov	r5, r1
 8008404:	d9f4      	bls.n	80083f0 <_printf_i+0x110>
 8008406:	2b08      	cmp	r3, #8
 8008408:	d10b      	bne.n	8008422 <_printf_i+0x142>
 800840a:	6823      	ldr	r3, [r4, #0]
 800840c:	07df      	lsls	r7, r3, #31
 800840e:	d508      	bpl.n	8008422 <_printf_i+0x142>
 8008410:	6923      	ldr	r3, [r4, #16]
 8008412:	6861      	ldr	r1, [r4, #4]
 8008414:	4299      	cmp	r1, r3
 8008416:	bfde      	ittt	le
 8008418:	2330      	movle	r3, #48	@ 0x30
 800841a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800841e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008422:	1b92      	subs	r2, r2, r6
 8008424:	6122      	str	r2, [r4, #16]
 8008426:	f8cd a000 	str.w	sl, [sp]
 800842a:	464b      	mov	r3, r9
 800842c:	aa03      	add	r2, sp, #12
 800842e:	4621      	mov	r1, r4
 8008430:	4640      	mov	r0, r8
 8008432:	f7ff fee7 	bl	8008204 <_printf_common>
 8008436:	3001      	adds	r0, #1
 8008438:	d14a      	bne.n	80084d0 <_printf_i+0x1f0>
 800843a:	f04f 30ff 	mov.w	r0, #4294967295
 800843e:	b004      	add	sp, #16
 8008440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008444:	6823      	ldr	r3, [r4, #0]
 8008446:	f043 0320 	orr.w	r3, r3, #32
 800844a:	6023      	str	r3, [r4, #0]
 800844c:	4832      	ldr	r0, [pc, #200]	@ (8008518 <_printf_i+0x238>)
 800844e:	2778      	movs	r7, #120	@ 0x78
 8008450:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008454:	6823      	ldr	r3, [r4, #0]
 8008456:	6831      	ldr	r1, [r6, #0]
 8008458:	061f      	lsls	r7, r3, #24
 800845a:	f851 5b04 	ldr.w	r5, [r1], #4
 800845e:	d402      	bmi.n	8008466 <_printf_i+0x186>
 8008460:	065f      	lsls	r7, r3, #25
 8008462:	bf48      	it	mi
 8008464:	b2ad      	uxthmi	r5, r5
 8008466:	6031      	str	r1, [r6, #0]
 8008468:	07d9      	lsls	r1, r3, #31
 800846a:	bf44      	itt	mi
 800846c:	f043 0320 	orrmi.w	r3, r3, #32
 8008470:	6023      	strmi	r3, [r4, #0]
 8008472:	b11d      	cbz	r5, 800847c <_printf_i+0x19c>
 8008474:	2310      	movs	r3, #16
 8008476:	e7ad      	b.n	80083d4 <_printf_i+0xf4>
 8008478:	4826      	ldr	r0, [pc, #152]	@ (8008514 <_printf_i+0x234>)
 800847a:	e7e9      	b.n	8008450 <_printf_i+0x170>
 800847c:	6823      	ldr	r3, [r4, #0]
 800847e:	f023 0320 	bic.w	r3, r3, #32
 8008482:	6023      	str	r3, [r4, #0]
 8008484:	e7f6      	b.n	8008474 <_printf_i+0x194>
 8008486:	4616      	mov	r6, r2
 8008488:	e7bd      	b.n	8008406 <_printf_i+0x126>
 800848a:	6833      	ldr	r3, [r6, #0]
 800848c:	6825      	ldr	r5, [r4, #0]
 800848e:	6961      	ldr	r1, [r4, #20]
 8008490:	1d18      	adds	r0, r3, #4
 8008492:	6030      	str	r0, [r6, #0]
 8008494:	062e      	lsls	r6, r5, #24
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	d501      	bpl.n	800849e <_printf_i+0x1be>
 800849a:	6019      	str	r1, [r3, #0]
 800849c:	e002      	b.n	80084a4 <_printf_i+0x1c4>
 800849e:	0668      	lsls	r0, r5, #25
 80084a0:	d5fb      	bpl.n	800849a <_printf_i+0x1ba>
 80084a2:	8019      	strh	r1, [r3, #0]
 80084a4:	2300      	movs	r3, #0
 80084a6:	6123      	str	r3, [r4, #16]
 80084a8:	4616      	mov	r6, r2
 80084aa:	e7bc      	b.n	8008426 <_printf_i+0x146>
 80084ac:	6833      	ldr	r3, [r6, #0]
 80084ae:	1d1a      	adds	r2, r3, #4
 80084b0:	6032      	str	r2, [r6, #0]
 80084b2:	681e      	ldr	r6, [r3, #0]
 80084b4:	6862      	ldr	r2, [r4, #4]
 80084b6:	2100      	movs	r1, #0
 80084b8:	4630      	mov	r0, r6
 80084ba:	f7f7 fe89 	bl	80001d0 <memchr>
 80084be:	b108      	cbz	r0, 80084c4 <_printf_i+0x1e4>
 80084c0:	1b80      	subs	r0, r0, r6
 80084c2:	6060      	str	r0, [r4, #4]
 80084c4:	6863      	ldr	r3, [r4, #4]
 80084c6:	6123      	str	r3, [r4, #16]
 80084c8:	2300      	movs	r3, #0
 80084ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084ce:	e7aa      	b.n	8008426 <_printf_i+0x146>
 80084d0:	6923      	ldr	r3, [r4, #16]
 80084d2:	4632      	mov	r2, r6
 80084d4:	4649      	mov	r1, r9
 80084d6:	4640      	mov	r0, r8
 80084d8:	47d0      	blx	sl
 80084da:	3001      	adds	r0, #1
 80084dc:	d0ad      	beq.n	800843a <_printf_i+0x15a>
 80084de:	6823      	ldr	r3, [r4, #0]
 80084e0:	079b      	lsls	r3, r3, #30
 80084e2:	d413      	bmi.n	800850c <_printf_i+0x22c>
 80084e4:	68e0      	ldr	r0, [r4, #12]
 80084e6:	9b03      	ldr	r3, [sp, #12]
 80084e8:	4298      	cmp	r0, r3
 80084ea:	bfb8      	it	lt
 80084ec:	4618      	movlt	r0, r3
 80084ee:	e7a6      	b.n	800843e <_printf_i+0x15e>
 80084f0:	2301      	movs	r3, #1
 80084f2:	4632      	mov	r2, r6
 80084f4:	4649      	mov	r1, r9
 80084f6:	4640      	mov	r0, r8
 80084f8:	47d0      	blx	sl
 80084fa:	3001      	adds	r0, #1
 80084fc:	d09d      	beq.n	800843a <_printf_i+0x15a>
 80084fe:	3501      	adds	r5, #1
 8008500:	68e3      	ldr	r3, [r4, #12]
 8008502:	9903      	ldr	r1, [sp, #12]
 8008504:	1a5b      	subs	r3, r3, r1
 8008506:	42ab      	cmp	r3, r5
 8008508:	dcf2      	bgt.n	80084f0 <_printf_i+0x210>
 800850a:	e7eb      	b.n	80084e4 <_printf_i+0x204>
 800850c:	2500      	movs	r5, #0
 800850e:	f104 0619 	add.w	r6, r4, #25
 8008512:	e7f5      	b.n	8008500 <_printf_i+0x220>
 8008514:	0800b18a 	.word	0x0800b18a
 8008518:	0800b19b 	.word	0x0800b19b

0800851c <std>:
 800851c:	2300      	movs	r3, #0
 800851e:	b510      	push	{r4, lr}
 8008520:	4604      	mov	r4, r0
 8008522:	e9c0 3300 	strd	r3, r3, [r0]
 8008526:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800852a:	6083      	str	r3, [r0, #8]
 800852c:	8181      	strh	r1, [r0, #12]
 800852e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008530:	81c2      	strh	r2, [r0, #14]
 8008532:	6183      	str	r3, [r0, #24]
 8008534:	4619      	mov	r1, r3
 8008536:	2208      	movs	r2, #8
 8008538:	305c      	adds	r0, #92	@ 0x5c
 800853a:	f000 f916 	bl	800876a <memset>
 800853e:	4b0d      	ldr	r3, [pc, #52]	@ (8008574 <std+0x58>)
 8008540:	6263      	str	r3, [r4, #36]	@ 0x24
 8008542:	4b0d      	ldr	r3, [pc, #52]	@ (8008578 <std+0x5c>)
 8008544:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008546:	4b0d      	ldr	r3, [pc, #52]	@ (800857c <std+0x60>)
 8008548:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800854a:	4b0d      	ldr	r3, [pc, #52]	@ (8008580 <std+0x64>)
 800854c:	6323      	str	r3, [r4, #48]	@ 0x30
 800854e:	4b0d      	ldr	r3, [pc, #52]	@ (8008584 <std+0x68>)
 8008550:	6224      	str	r4, [r4, #32]
 8008552:	429c      	cmp	r4, r3
 8008554:	d006      	beq.n	8008564 <std+0x48>
 8008556:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800855a:	4294      	cmp	r4, r2
 800855c:	d002      	beq.n	8008564 <std+0x48>
 800855e:	33d0      	adds	r3, #208	@ 0xd0
 8008560:	429c      	cmp	r4, r3
 8008562:	d105      	bne.n	8008570 <std+0x54>
 8008564:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800856c:	f000 b97a 	b.w	8008864 <__retarget_lock_init_recursive>
 8008570:	bd10      	pop	{r4, pc}
 8008572:	bf00      	nop
 8008574:	080086e5 	.word	0x080086e5
 8008578:	08008707 	.word	0x08008707
 800857c:	0800873f 	.word	0x0800873f
 8008580:	08008763 	.word	0x08008763
 8008584:	200008a8 	.word	0x200008a8

08008588 <stdio_exit_handler>:
 8008588:	4a02      	ldr	r2, [pc, #8]	@ (8008594 <stdio_exit_handler+0xc>)
 800858a:	4903      	ldr	r1, [pc, #12]	@ (8008598 <stdio_exit_handler+0x10>)
 800858c:	4803      	ldr	r0, [pc, #12]	@ (800859c <stdio_exit_handler+0x14>)
 800858e:	f000 b869 	b.w	8008664 <_fwalk_sglue>
 8008592:	bf00      	nop
 8008594:	20000014 	.word	0x20000014
 8008598:	0800a1e5 	.word	0x0800a1e5
 800859c:	20000024 	.word	0x20000024

080085a0 <cleanup_stdio>:
 80085a0:	6841      	ldr	r1, [r0, #4]
 80085a2:	4b0c      	ldr	r3, [pc, #48]	@ (80085d4 <cleanup_stdio+0x34>)
 80085a4:	4299      	cmp	r1, r3
 80085a6:	b510      	push	{r4, lr}
 80085a8:	4604      	mov	r4, r0
 80085aa:	d001      	beq.n	80085b0 <cleanup_stdio+0x10>
 80085ac:	f001 fe1a 	bl	800a1e4 <_fflush_r>
 80085b0:	68a1      	ldr	r1, [r4, #8]
 80085b2:	4b09      	ldr	r3, [pc, #36]	@ (80085d8 <cleanup_stdio+0x38>)
 80085b4:	4299      	cmp	r1, r3
 80085b6:	d002      	beq.n	80085be <cleanup_stdio+0x1e>
 80085b8:	4620      	mov	r0, r4
 80085ba:	f001 fe13 	bl	800a1e4 <_fflush_r>
 80085be:	68e1      	ldr	r1, [r4, #12]
 80085c0:	4b06      	ldr	r3, [pc, #24]	@ (80085dc <cleanup_stdio+0x3c>)
 80085c2:	4299      	cmp	r1, r3
 80085c4:	d004      	beq.n	80085d0 <cleanup_stdio+0x30>
 80085c6:	4620      	mov	r0, r4
 80085c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085cc:	f001 be0a 	b.w	800a1e4 <_fflush_r>
 80085d0:	bd10      	pop	{r4, pc}
 80085d2:	bf00      	nop
 80085d4:	200008a8 	.word	0x200008a8
 80085d8:	20000910 	.word	0x20000910
 80085dc:	20000978 	.word	0x20000978

080085e0 <global_stdio_init.part.0>:
 80085e0:	b510      	push	{r4, lr}
 80085e2:	4b0b      	ldr	r3, [pc, #44]	@ (8008610 <global_stdio_init.part.0+0x30>)
 80085e4:	4c0b      	ldr	r4, [pc, #44]	@ (8008614 <global_stdio_init.part.0+0x34>)
 80085e6:	4a0c      	ldr	r2, [pc, #48]	@ (8008618 <global_stdio_init.part.0+0x38>)
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	4620      	mov	r0, r4
 80085ec:	2200      	movs	r2, #0
 80085ee:	2104      	movs	r1, #4
 80085f0:	f7ff ff94 	bl	800851c <std>
 80085f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80085f8:	2201      	movs	r2, #1
 80085fa:	2109      	movs	r1, #9
 80085fc:	f7ff ff8e 	bl	800851c <std>
 8008600:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008604:	2202      	movs	r2, #2
 8008606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800860a:	2112      	movs	r1, #18
 800860c:	f7ff bf86 	b.w	800851c <std>
 8008610:	200009e0 	.word	0x200009e0
 8008614:	200008a8 	.word	0x200008a8
 8008618:	08008589 	.word	0x08008589

0800861c <__sfp_lock_acquire>:
 800861c:	4801      	ldr	r0, [pc, #4]	@ (8008624 <__sfp_lock_acquire+0x8>)
 800861e:	f000 b922 	b.w	8008866 <__retarget_lock_acquire_recursive>
 8008622:	bf00      	nop
 8008624:	200009e9 	.word	0x200009e9

08008628 <__sfp_lock_release>:
 8008628:	4801      	ldr	r0, [pc, #4]	@ (8008630 <__sfp_lock_release+0x8>)
 800862a:	f000 b91d 	b.w	8008868 <__retarget_lock_release_recursive>
 800862e:	bf00      	nop
 8008630:	200009e9 	.word	0x200009e9

08008634 <__sinit>:
 8008634:	b510      	push	{r4, lr}
 8008636:	4604      	mov	r4, r0
 8008638:	f7ff fff0 	bl	800861c <__sfp_lock_acquire>
 800863c:	6a23      	ldr	r3, [r4, #32]
 800863e:	b11b      	cbz	r3, 8008648 <__sinit+0x14>
 8008640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008644:	f7ff bff0 	b.w	8008628 <__sfp_lock_release>
 8008648:	4b04      	ldr	r3, [pc, #16]	@ (800865c <__sinit+0x28>)
 800864a:	6223      	str	r3, [r4, #32]
 800864c:	4b04      	ldr	r3, [pc, #16]	@ (8008660 <__sinit+0x2c>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1f5      	bne.n	8008640 <__sinit+0xc>
 8008654:	f7ff ffc4 	bl	80085e0 <global_stdio_init.part.0>
 8008658:	e7f2      	b.n	8008640 <__sinit+0xc>
 800865a:	bf00      	nop
 800865c:	080085a1 	.word	0x080085a1
 8008660:	200009e0 	.word	0x200009e0

08008664 <_fwalk_sglue>:
 8008664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008668:	4607      	mov	r7, r0
 800866a:	4688      	mov	r8, r1
 800866c:	4614      	mov	r4, r2
 800866e:	2600      	movs	r6, #0
 8008670:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008674:	f1b9 0901 	subs.w	r9, r9, #1
 8008678:	d505      	bpl.n	8008686 <_fwalk_sglue+0x22>
 800867a:	6824      	ldr	r4, [r4, #0]
 800867c:	2c00      	cmp	r4, #0
 800867e:	d1f7      	bne.n	8008670 <_fwalk_sglue+0xc>
 8008680:	4630      	mov	r0, r6
 8008682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008686:	89ab      	ldrh	r3, [r5, #12]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d907      	bls.n	800869c <_fwalk_sglue+0x38>
 800868c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008690:	3301      	adds	r3, #1
 8008692:	d003      	beq.n	800869c <_fwalk_sglue+0x38>
 8008694:	4629      	mov	r1, r5
 8008696:	4638      	mov	r0, r7
 8008698:	47c0      	blx	r8
 800869a:	4306      	orrs	r6, r0
 800869c:	3568      	adds	r5, #104	@ 0x68
 800869e:	e7e9      	b.n	8008674 <_fwalk_sglue+0x10>

080086a0 <siprintf>:
 80086a0:	b40e      	push	{r1, r2, r3}
 80086a2:	b510      	push	{r4, lr}
 80086a4:	b09d      	sub	sp, #116	@ 0x74
 80086a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80086a8:	9002      	str	r0, [sp, #8]
 80086aa:	9006      	str	r0, [sp, #24]
 80086ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80086b0:	480a      	ldr	r0, [pc, #40]	@ (80086dc <siprintf+0x3c>)
 80086b2:	9107      	str	r1, [sp, #28]
 80086b4:	9104      	str	r1, [sp, #16]
 80086b6:	490a      	ldr	r1, [pc, #40]	@ (80086e0 <siprintf+0x40>)
 80086b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80086bc:	9105      	str	r1, [sp, #20]
 80086be:	2400      	movs	r4, #0
 80086c0:	a902      	add	r1, sp, #8
 80086c2:	6800      	ldr	r0, [r0, #0]
 80086c4:	9301      	str	r3, [sp, #4]
 80086c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80086c8:	f001 fc0c 	bl	8009ee4 <_svfiprintf_r>
 80086cc:	9b02      	ldr	r3, [sp, #8]
 80086ce:	701c      	strb	r4, [r3, #0]
 80086d0:	b01d      	add	sp, #116	@ 0x74
 80086d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086d6:	b003      	add	sp, #12
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	20000020 	.word	0x20000020
 80086e0:	ffff0208 	.word	0xffff0208

080086e4 <__sread>:
 80086e4:	b510      	push	{r4, lr}
 80086e6:	460c      	mov	r4, r1
 80086e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086ec:	f000 f86c 	bl	80087c8 <_read_r>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	bfab      	itete	ge
 80086f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80086f6:	89a3      	ldrhlt	r3, [r4, #12]
 80086f8:	181b      	addge	r3, r3, r0
 80086fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80086fe:	bfac      	ite	ge
 8008700:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008702:	81a3      	strhlt	r3, [r4, #12]
 8008704:	bd10      	pop	{r4, pc}

08008706 <__swrite>:
 8008706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800870a:	461f      	mov	r7, r3
 800870c:	898b      	ldrh	r3, [r1, #12]
 800870e:	05db      	lsls	r3, r3, #23
 8008710:	4605      	mov	r5, r0
 8008712:	460c      	mov	r4, r1
 8008714:	4616      	mov	r6, r2
 8008716:	d505      	bpl.n	8008724 <__swrite+0x1e>
 8008718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800871c:	2302      	movs	r3, #2
 800871e:	2200      	movs	r2, #0
 8008720:	f000 f840 	bl	80087a4 <_lseek_r>
 8008724:	89a3      	ldrh	r3, [r4, #12]
 8008726:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800872a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800872e:	81a3      	strh	r3, [r4, #12]
 8008730:	4632      	mov	r2, r6
 8008732:	463b      	mov	r3, r7
 8008734:	4628      	mov	r0, r5
 8008736:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800873a:	f000 b857 	b.w	80087ec <_write_r>

0800873e <__sseek>:
 800873e:	b510      	push	{r4, lr}
 8008740:	460c      	mov	r4, r1
 8008742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008746:	f000 f82d 	bl	80087a4 <_lseek_r>
 800874a:	1c43      	adds	r3, r0, #1
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	bf15      	itete	ne
 8008750:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008752:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008756:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800875a:	81a3      	strheq	r3, [r4, #12]
 800875c:	bf18      	it	ne
 800875e:	81a3      	strhne	r3, [r4, #12]
 8008760:	bd10      	pop	{r4, pc}

08008762 <__sclose>:
 8008762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008766:	f000 b80d 	b.w	8008784 <_close_r>

0800876a <memset>:
 800876a:	4402      	add	r2, r0
 800876c:	4603      	mov	r3, r0
 800876e:	4293      	cmp	r3, r2
 8008770:	d100      	bne.n	8008774 <memset+0xa>
 8008772:	4770      	bx	lr
 8008774:	f803 1b01 	strb.w	r1, [r3], #1
 8008778:	e7f9      	b.n	800876e <memset+0x4>
	...

0800877c <_localeconv_r>:
 800877c:	4800      	ldr	r0, [pc, #0]	@ (8008780 <_localeconv_r+0x4>)
 800877e:	4770      	bx	lr
 8008780:	20000160 	.word	0x20000160

08008784 <_close_r>:
 8008784:	b538      	push	{r3, r4, r5, lr}
 8008786:	4d06      	ldr	r5, [pc, #24]	@ (80087a0 <_close_r+0x1c>)
 8008788:	2300      	movs	r3, #0
 800878a:	4604      	mov	r4, r0
 800878c:	4608      	mov	r0, r1
 800878e:	602b      	str	r3, [r5, #0]
 8008790:	f7f9 fefe 	bl	8002590 <_close>
 8008794:	1c43      	adds	r3, r0, #1
 8008796:	d102      	bne.n	800879e <_close_r+0x1a>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	b103      	cbz	r3, 800879e <_close_r+0x1a>
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	bd38      	pop	{r3, r4, r5, pc}
 80087a0:	200009e4 	.word	0x200009e4

080087a4 <_lseek_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	4d07      	ldr	r5, [pc, #28]	@ (80087c4 <_lseek_r+0x20>)
 80087a8:	4604      	mov	r4, r0
 80087aa:	4608      	mov	r0, r1
 80087ac:	4611      	mov	r1, r2
 80087ae:	2200      	movs	r2, #0
 80087b0:	602a      	str	r2, [r5, #0]
 80087b2:	461a      	mov	r2, r3
 80087b4:	f7f9 ff13 	bl	80025de <_lseek>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d102      	bne.n	80087c2 <_lseek_r+0x1e>
 80087bc:	682b      	ldr	r3, [r5, #0]
 80087be:	b103      	cbz	r3, 80087c2 <_lseek_r+0x1e>
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	bd38      	pop	{r3, r4, r5, pc}
 80087c4:	200009e4 	.word	0x200009e4

080087c8 <_read_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4d07      	ldr	r5, [pc, #28]	@ (80087e8 <_read_r+0x20>)
 80087cc:	4604      	mov	r4, r0
 80087ce:	4608      	mov	r0, r1
 80087d0:	4611      	mov	r1, r2
 80087d2:	2200      	movs	r2, #0
 80087d4:	602a      	str	r2, [r5, #0]
 80087d6:	461a      	mov	r2, r3
 80087d8:	f7f9 fea1 	bl	800251e <_read>
 80087dc:	1c43      	adds	r3, r0, #1
 80087de:	d102      	bne.n	80087e6 <_read_r+0x1e>
 80087e0:	682b      	ldr	r3, [r5, #0]
 80087e2:	b103      	cbz	r3, 80087e6 <_read_r+0x1e>
 80087e4:	6023      	str	r3, [r4, #0]
 80087e6:	bd38      	pop	{r3, r4, r5, pc}
 80087e8:	200009e4 	.word	0x200009e4

080087ec <_write_r>:
 80087ec:	b538      	push	{r3, r4, r5, lr}
 80087ee:	4d07      	ldr	r5, [pc, #28]	@ (800880c <_write_r+0x20>)
 80087f0:	4604      	mov	r4, r0
 80087f2:	4608      	mov	r0, r1
 80087f4:	4611      	mov	r1, r2
 80087f6:	2200      	movs	r2, #0
 80087f8:	602a      	str	r2, [r5, #0]
 80087fa:	461a      	mov	r2, r3
 80087fc:	f7f9 feac 	bl	8002558 <_write>
 8008800:	1c43      	adds	r3, r0, #1
 8008802:	d102      	bne.n	800880a <_write_r+0x1e>
 8008804:	682b      	ldr	r3, [r5, #0]
 8008806:	b103      	cbz	r3, 800880a <_write_r+0x1e>
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	bd38      	pop	{r3, r4, r5, pc}
 800880c:	200009e4 	.word	0x200009e4

08008810 <__errno>:
 8008810:	4b01      	ldr	r3, [pc, #4]	@ (8008818 <__errno+0x8>)
 8008812:	6818      	ldr	r0, [r3, #0]
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop
 8008818:	20000020 	.word	0x20000020

0800881c <__libc_init_array>:
 800881c:	b570      	push	{r4, r5, r6, lr}
 800881e:	4d0d      	ldr	r5, [pc, #52]	@ (8008854 <__libc_init_array+0x38>)
 8008820:	4c0d      	ldr	r4, [pc, #52]	@ (8008858 <__libc_init_array+0x3c>)
 8008822:	1b64      	subs	r4, r4, r5
 8008824:	10a4      	asrs	r4, r4, #2
 8008826:	2600      	movs	r6, #0
 8008828:	42a6      	cmp	r6, r4
 800882a:	d109      	bne.n	8008840 <__libc_init_array+0x24>
 800882c:	4d0b      	ldr	r5, [pc, #44]	@ (800885c <__libc_init_array+0x40>)
 800882e:	4c0c      	ldr	r4, [pc, #48]	@ (8008860 <__libc_init_array+0x44>)
 8008830:	f002 f868 	bl	800a904 <_init>
 8008834:	1b64      	subs	r4, r4, r5
 8008836:	10a4      	asrs	r4, r4, #2
 8008838:	2600      	movs	r6, #0
 800883a:	42a6      	cmp	r6, r4
 800883c:	d105      	bne.n	800884a <__libc_init_array+0x2e>
 800883e:	bd70      	pop	{r4, r5, r6, pc}
 8008840:	f855 3b04 	ldr.w	r3, [r5], #4
 8008844:	4798      	blx	r3
 8008846:	3601      	adds	r6, #1
 8008848:	e7ee      	b.n	8008828 <__libc_init_array+0xc>
 800884a:	f855 3b04 	ldr.w	r3, [r5], #4
 800884e:	4798      	blx	r3
 8008850:	3601      	adds	r6, #1
 8008852:	e7f2      	b.n	800883a <__libc_init_array+0x1e>
 8008854:	0800b4f4 	.word	0x0800b4f4
 8008858:	0800b4f4 	.word	0x0800b4f4
 800885c:	0800b4f4 	.word	0x0800b4f4
 8008860:	0800b4f8 	.word	0x0800b4f8

08008864 <__retarget_lock_init_recursive>:
 8008864:	4770      	bx	lr

08008866 <__retarget_lock_acquire_recursive>:
 8008866:	4770      	bx	lr

08008868 <__retarget_lock_release_recursive>:
 8008868:	4770      	bx	lr

0800886a <memcpy>:
 800886a:	440a      	add	r2, r1
 800886c:	4291      	cmp	r1, r2
 800886e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008872:	d100      	bne.n	8008876 <memcpy+0xc>
 8008874:	4770      	bx	lr
 8008876:	b510      	push	{r4, lr}
 8008878:	f811 4b01 	ldrb.w	r4, [r1], #1
 800887c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008880:	4291      	cmp	r1, r2
 8008882:	d1f9      	bne.n	8008878 <memcpy+0xe>
 8008884:	bd10      	pop	{r4, pc}

08008886 <quorem>:
 8008886:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800888a:	6903      	ldr	r3, [r0, #16]
 800888c:	690c      	ldr	r4, [r1, #16]
 800888e:	42a3      	cmp	r3, r4
 8008890:	4607      	mov	r7, r0
 8008892:	db7e      	blt.n	8008992 <quorem+0x10c>
 8008894:	3c01      	subs	r4, #1
 8008896:	f101 0814 	add.w	r8, r1, #20
 800889a:	00a3      	lsls	r3, r4, #2
 800889c:	f100 0514 	add.w	r5, r0, #20
 80088a0:	9300      	str	r3, [sp, #0]
 80088a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088a6:	9301      	str	r3, [sp, #4]
 80088a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088b0:	3301      	adds	r3, #1
 80088b2:	429a      	cmp	r2, r3
 80088b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80088bc:	d32e      	bcc.n	800891c <quorem+0x96>
 80088be:	f04f 0a00 	mov.w	sl, #0
 80088c2:	46c4      	mov	ip, r8
 80088c4:	46ae      	mov	lr, r5
 80088c6:	46d3      	mov	fp, sl
 80088c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088cc:	b298      	uxth	r0, r3
 80088ce:	fb06 a000 	mla	r0, r6, r0, sl
 80088d2:	0c02      	lsrs	r2, r0, #16
 80088d4:	0c1b      	lsrs	r3, r3, #16
 80088d6:	fb06 2303 	mla	r3, r6, r3, r2
 80088da:	f8de 2000 	ldr.w	r2, [lr]
 80088de:	b280      	uxth	r0, r0
 80088e0:	b292      	uxth	r2, r2
 80088e2:	1a12      	subs	r2, r2, r0
 80088e4:	445a      	add	r2, fp
 80088e6:	f8de 0000 	ldr.w	r0, [lr]
 80088ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80088f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80088f8:	b292      	uxth	r2, r2
 80088fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80088fe:	45e1      	cmp	r9, ip
 8008900:	f84e 2b04 	str.w	r2, [lr], #4
 8008904:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008908:	d2de      	bcs.n	80088c8 <quorem+0x42>
 800890a:	9b00      	ldr	r3, [sp, #0]
 800890c:	58eb      	ldr	r3, [r5, r3]
 800890e:	b92b      	cbnz	r3, 800891c <quorem+0x96>
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	3b04      	subs	r3, #4
 8008914:	429d      	cmp	r5, r3
 8008916:	461a      	mov	r2, r3
 8008918:	d32f      	bcc.n	800897a <quorem+0xf4>
 800891a:	613c      	str	r4, [r7, #16]
 800891c:	4638      	mov	r0, r7
 800891e:	f001 f97d 	bl	8009c1c <__mcmp>
 8008922:	2800      	cmp	r0, #0
 8008924:	db25      	blt.n	8008972 <quorem+0xec>
 8008926:	4629      	mov	r1, r5
 8008928:	2000      	movs	r0, #0
 800892a:	f858 2b04 	ldr.w	r2, [r8], #4
 800892e:	f8d1 c000 	ldr.w	ip, [r1]
 8008932:	fa1f fe82 	uxth.w	lr, r2
 8008936:	fa1f f38c 	uxth.w	r3, ip
 800893a:	eba3 030e 	sub.w	r3, r3, lr
 800893e:	4403      	add	r3, r0
 8008940:	0c12      	lsrs	r2, r2, #16
 8008942:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008946:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800894a:	b29b      	uxth	r3, r3
 800894c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008950:	45c1      	cmp	r9, r8
 8008952:	f841 3b04 	str.w	r3, [r1], #4
 8008956:	ea4f 4022 	mov.w	r0, r2, asr #16
 800895a:	d2e6      	bcs.n	800892a <quorem+0xa4>
 800895c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008960:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008964:	b922      	cbnz	r2, 8008970 <quorem+0xea>
 8008966:	3b04      	subs	r3, #4
 8008968:	429d      	cmp	r5, r3
 800896a:	461a      	mov	r2, r3
 800896c:	d30b      	bcc.n	8008986 <quorem+0x100>
 800896e:	613c      	str	r4, [r7, #16]
 8008970:	3601      	adds	r6, #1
 8008972:	4630      	mov	r0, r6
 8008974:	b003      	add	sp, #12
 8008976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897a:	6812      	ldr	r2, [r2, #0]
 800897c:	3b04      	subs	r3, #4
 800897e:	2a00      	cmp	r2, #0
 8008980:	d1cb      	bne.n	800891a <quorem+0x94>
 8008982:	3c01      	subs	r4, #1
 8008984:	e7c6      	b.n	8008914 <quorem+0x8e>
 8008986:	6812      	ldr	r2, [r2, #0]
 8008988:	3b04      	subs	r3, #4
 800898a:	2a00      	cmp	r2, #0
 800898c:	d1ef      	bne.n	800896e <quorem+0xe8>
 800898e:	3c01      	subs	r4, #1
 8008990:	e7ea      	b.n	8008968 <quorem+0xe2>
 8008992:	2000      	movs	r0, #0
 8008994:	e7ee      	b.n	8008974 <quorem+0xee>
	...

08008998 <_dtoa_r>:
 8008998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	69c7      	ldr	r7, [r0, #28]
 800899e:	b097      	sub	sp, #92	@ 0x5c
 80089a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80089a4:	ec55 4b10 	vmov	r4, r5, d0
 80089a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80089aa:	9107      	str	r1, [sp, #28]
 80089ac:	4681      	mov	r9, r0
 80089ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80089b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80089b2:	b97f      	cbnz	r7, 80089d4 <_dtoa_r+0x3c>
 80089b4:	2010      	movs	r0, #16
 80089b6:	f000 fe09 	bl	80095cc <malloc>
 80089ba:	4602      	mov	r2, r0
 80089bc:	f8c9 001c 	str.w	r0, [r9, #28]
 80089c0:	b920      	cbnz	r0, 80089cc <_dtoa_r+0x34>
 80089c2:	4ba9      	ldr	r3, [pc, #676]	@ (8008c68 <_dtoa_r+0x2d0>)
 80089c4:	21ef      	movs	r1, #239	@ 0xef
 80089c6:	48a9      	ldr	r0, [pc, #676]	@ (8008c6c <_dtoa_r+0x2d4>)
 80089c8:	f001 fc5e 	bl	800a288 <__assert_func>
 80089cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80089d0:	6007      	str	r7, [r0, #0]
 80089d2:	60c7      	str	r7, [r0, #12]
 80089d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089d8:	6819      	ldr	r1, [r3, #0]
 80089da:	b159      	cbz	r1, 80089f4 <_dtoa_r+0x5c>
 80089dc:	685a      	ldr	r2, [r3, #4]
 80089de:	604a      	str	r2, [r1, #4]
 80089e0:	2301      	movs	r3, #1
 80089e2:	4093      	lsls	r3, r2
 80089e4:	608b      	str	r3, [r1, #8]
 80089e6:	4648      	mov	r0, r9
 80089e8:	f000 fee6 	bl	80097b8 <_Bfree>
 80089ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089f0:	2200      	movs	r2, #0
 80089f2:	601a      	str	r2, [r3, #0]
 80089f4:	1e2b      	subs	r3, r5, #0
 80089f6:	bfb9      	ittee	lt
 80089f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80089fc:	9305      	strlt	r3, [sp, #20]
 80089fe:	2300      	movge	r3, #0
 8008a00:	6033      	strge	r3, [r6, #0]
 8008a02:	9f05      	ldr	r7, [sp, #20]
 8008a04:	4b9a      	ldr	r3, [pc, #616]	@ (8008c70 <_dtoa_r+0x2d8>)
 8008a06:	bfbc      	itt	lt
 8008a08:	2201      	movlt	r2, #1
 8008a0a:	6032      	strlt	r2, [r6, #0]
 8008a0c:	43bb      	bics	r3, r7
 8008a0e:	d112      	bne.n	8008a36 <_dtoa_r+0x9e>
 8008a10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a16:	6013      	str	r3, [r2, #0]
 8008a18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a1c:	4323      	orrs	r3, r4
 8008a1e:	f000 855a 	beq.w	80094d6 <_dtoa_r+0xb3e>
 8008a22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008c84 <_dtoa_r+0x2ec>
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f000 855c 	beq.w	80094e6 <_dtoa_r+0xb4e>
 8008a2e:	f10a 0303 	add.w	r3, sl, #3
 8008a32:	f000 bd56 	b.w	80094e2 <_dtoa_r+0xb4a>
 8008a36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	ec51 0b17 	vmov	r0, r1, d7
 8008a40:	2300      	movs	r3, #0
 8008a42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008a46:	f7f8 f83f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a4a:	4680      	mov	r8, r0
 8008a4c:	b158      	cbz	r0, 8008a66 <_dtoa_r+0xce>
 8008a4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a50:	2301      	movs	r3, #1
 8008a52:	6013      	str	r3, [r2, #0]
 8008a54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a56:	b113      	cbz	r3, 8008a5e <_dtoa_r+0xc6>
 8008a58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008a5a:	4b86      	ldr	r3, [pc, #536]	@ (8008c74 <_dtoa_r+0x2dc>)
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008c88 <_dtoa_r+0x2f0>
 8008a62:	f000 bd40 	b.w	80094e6 <_dtoa_r+0xb4e>
 8008a66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008a6a:	aa14      	add	r2, sp, #80	@ 0x50
 8008a6c:	a915      	add	r1, sp, #84	@ 0x54
 8008a6e:	4648      	mov	r0, r9
 8008a70:	f001 f984 	bl	8009d7c <__d2b>
 8008a74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008a78:	9002      	str	r0, [sp, #8]
 8008a7a:	2e00      	cmp	r6, #0
 8008a7c:	d078      	beq.n	8008b70 <_dtoa_r+0x1d8>
 8008a7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008a84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008a90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008a94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008a98:	4619      	mov	r1, r3
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	4b76      	ldr	r3, [pc, #472]	@ (8008c78 <_dtoa_r+0x2e0>)
 8008a9e:	f7f7 fbf3 	bl	8000288 <__aeabi_dsub>
 8008aa2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008c50 <_dtoa_r+0x2b8>)
 8008aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa8:	f7f7 fda6 	bl	80005f8 <__aeabi_dmul>
 8008aac:	a36a      	add	r3, pc, #424	@ (adr r3, 8008c58 <_dtoa_r+0x2c0>)
 8008aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab2:	f7f7 fbeb 	bl	800028c <__adddf3>
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	4630      	mov	r0, r6
 8008aba:	460d      	mov	r5, r1
 8008abc:	f7f7 fd32 	bl	8000524 <__aeabi_i2d>
 8008ac0:	a367      	add	r3, pc, #412	@ (adr r3, 8008c60 <_dtoa_r+0x2c8>)
 8008ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac6:	f7f7 fd97 	bl	80005f8 <__aeabi_dmul>
 8008aca:	4602      	mov	r2, r0
 8008acc:	460b      	mov	r3, r1
 8008ace:	4620      	mov	r0, r4
 8008ad0:	4629      	mov	r1, r5
 8008ad2:	f7f7 fbdb 	bl	800028c <__adddf3>
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	460d      	mov	r5, r1
 8008ada:	f7f8 f83d 	bl	8000b58 <__aeabi_d2iz>
 8008ade:	2200      	movs	r2, #0
 8008ae0:	4607      	mov	r7, r0
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	4629      	mov	r1, r5
 8008ae8:	f7f7 fff8 	bl	8000adc <__aeabi_dcmplt>
 8008aec:	b140      	cbz	r0, 8008b00 <_dtoa_r+0x168>
 8008aee:	4638      	mov	r0, r7
 8008af0:	f7f7 fd18 	bl	8000524 <__aeabi_i2d>
 8008af4:	4622      	mov	r2, r4
 8008af6:	462b      	mov	r3, r5
 8008af8:	f7f7 ffe6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008afc:	b900      	cbnz	r0, 8008b00 <_dtoa_r+0x168>
 8008afe:	3f01      	subs	r7, #1
 8008b00:	2f16      	cmp	r7, #22
 8008b02:	d852      	bhi.n	8008baa <_dtoa_r+0x212>
 8008b04:	4b5d      	ldr	r3, [pc, #372]	@ (8008c7c <_dtoa_r+0x2e4>)
 8008b06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b12:	f7f7 ffe3 	bl	8000adc <__aeabi_dcmplt>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	d049      	beq.n	8008bae <_dtoa_r+0x216>
 8008b1a:	3f01      	subs	r7, #1
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b22:	1b9b      	subs	r3, r3, r6
 8008b24:	1e5a      	subs	r2, r3, #1
 8008b26:	bf45      	ittet	mi
 8008b28:	f1c3 0301 	rsbmi	r3, r3, #1
 8008b2c:	9300      	strmi	r3, [sp, #0]
 8008b2e:	2300      	movpl	r3, #0
 8008b30:	2300      	movmi	r3, #0
 8008b32:	9206      	str	r2, [sp, #24]
 8008b34:	bf54      	ite	pl
 8008b36:	9300      	strpl	r3, [sp, #0]
 8008b38:	9306      	strmi	r3, [sp, #24]
 8008b3a:	2f00      	cmp	r7, #0
 8008b3c:	db39      	blt.n	8008bb2 <_dtoa_r+0x21a>
 8008b3e:	9b06      	ldr	r3, [sp, #24]
 8008b40:	970d      	str	r7, [sp, #52]	@ 0x34
 8008b42:	443b      	add	r3, r7
 8008b44:	9306      	str	r3, [sp, #24]
 8008b46:	2300      	movs	r3, #0
 8008b48:	9308      	str	r3, [sp, #32]
 8008b4a:	9b07      	ldr	r3, [sp, #28]
 8008b4c:	2b09      	cmp	r3, #9
 8008b4e:	d863      	bhi.n	8008c18 <_dtoa_r+0x280>
 8008b50:	2b05      	cmp	r3, #5
 8008b52:	bfc4      	itt	gt
 8008b54:	3b04      	subgt	r3, #4
 8008b56:	9307      	strgt	r3, [sp, #28]
 8008b58:	9b07      	ldr	r3, [sp, #28]
 8008b5a:	f1a3 0302 	sub.w	r3, r3, #2
 8008b5e:	bfcc      	ite	gt
 8008b60:	2400      	movgt	r4, #0
 8008b62:	2401      	movle	r4, #1
 8008b64:	2b03      	cmp	r3, #3
 8008b66:	d863      	bhi.n	8008c30 <_dtoa_r+0x298>
 8008b68:	e8df f003 	tbb	[pc, r3]
 8008b6c:	2b375452 	.word	0x2b375452
 8008b70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008b74:	441e      	add	r6, r3
 8008b76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008b7a:	2b20      	cmp	r3, #32
 8008b7c:	bfc1      	itttt	gt
 8008b7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008b82:	409f      	lslgt	r7, r3
 8008b84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008b88:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008b8c:	bfd6      	itet	le
 8008b8e:	f1c3 0320 	rsble	r3, r3, #32
 8008b92:	ea47 0003 	orrgt.w	r0, r7, r3
 8008b96:	fa04 f003 	lslle.w	r0, r4, r3
 8008b9a:	f7f7 fcb3 	bl	8000504 <__aeabi_ui2d>
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008ba4:	3e01      	subs	r6, #1
 8008ba6:	9212      	str	r2, [sp, #72]	@ 0x48
 8008ba8:	e776      	b.n	8008a98 <_dtoa_r+0x100>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e7b7      	b.n	8008b1e <_dtoa_r+0x186>
 8008bae:	9010      	str	r0, [sp, #64]	@ 0x40
 8008bb0:	e7b6      	b.n	8008b20 <_dtoa_r+0x188>
 8008bb2:	9b00      	ldr	r3, [sp, #0]
 8008bb4:	1bdb      	subs	r3, r3, r7
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	427b      	negs	r3, r7
 8008bba:	9308      	str	r3, [sp, #32]
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	930d      	str	r3, [sp, #52]	@ 0x34
 8008bc0:	e7c3      	b.n	8008b4a <_dtoa_r+0x1b2>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bc8:	eb07 0b03 	add.w	fp, r7, r3
 8008bcc:	f10b 0301 	add.w	r3, fp, #1
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	9303      	str	r3, [sp, #12]
 8008bd4:	bfb8      	it	lt
 8008bd6:	2301      	movlt	r3, #1
 8008bd8:	e006      	b.n	8008be8 <_dtoa_r+0x250>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	dd28      	ble.n	8008c36 <_dtoa_r+0x29e>
 8008be4:	469b      	mov	fp, r3
 8008be6:	9303      	str	r3, [sp, #12]
 8008be8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008bec:	2100      	movs	r1, #0
 8008bee:	2204      	movs	r2, #4
 8008bf0:	f102 0514 	add.w	r5, r2, #20
 8008bf4:	429d      	cmp	r5, r3
 8008bf6:	d926      	bls.n	8008c46 <_dtoa_r+0x2ae>
 8008bf8:	6041      	str	r1, [r0, #4]
 8008bfa:	4648      	mov	r0, r9
 8008bfc:	f000 fd9c 	bl	8009738 <_Balloc>
 8008c00:	4682      	mov	sl, r0
 8008c02:	2800      	cmp	r0, #0
 8008c04:	d142      	bne.n	8008c8c <_dtoa_r+0x2f4>
 8008c06:	4b1e      	ldr	r3, [pc, #120]	@ (8008c80 <_dtoa_r+0x2e8>)
 8008c08:	4602      	mov	r2, r0
 8008c0a:	f240 11af 	movw	r1, #431	@ 0x1af
 8008c0e:	e6da      	b.n	80089c6 <_dtoa_r+0x2e>
 8008c10:	2300      	movs	r3, #0
 8008c12:	e7e3      	b.n	8008bdc <_dtoa_r+0x244>
 8008c14:	2300      	movs	r3, #0
 8008c16:	e7d5      	b.n	8008bc4 <_dtoa_r+0x22c>
 8008c18:	2401      	movs	r4, #1
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	9307      	str	r3, [sp, #28]
 8008c1e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008c20:	f04f 3bff 	mov.w	fp, #4294967295
 8008c24:	2200      	movs	r2, #0
 8008c26:	f8cd b00c 	str.w	fp, [sp, #12]
 8008c2a:	2312      	movs	r3, #18
 8008c2c:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c2e:	e7db      	b.n	8008be8 <_dtoa_r+0x250>
 8008c30:	2301      	movs	r3, #1
 8008c32:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c34:	e7f4      	b.n	8008c20 <_dtoa_r+0x288>
 8008c36:	f04f 0b01 	mov.w	fp, #1
 8008c3a:	f8cd b00c 	str.w	fp, [sp, #12]
 8008c3e:	465b      	mov	r3, fp
 8008c40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008c44:	e7d0      	b.n	8008be8 <_dtoa_r+0x250>
 8008c46:	3101      	adds	r1, #1
 8008c48:	0052      	lsls	r2, r2, #1
 8008c4a:	e7d1      	b.n	8008bf0 <_dtoa_r+0x258>
 8008c4c:	f3af 8000 	nop.w
 8008c50:	636f4361 	.word	0x636f4361
 8008c54:	3fd287a7 	.word	0x3fd287a7
 8008c58:	8b60c8b3 	.word	0x8b60c8b3
 8008c5c:	3fc68a28 	.word	0x3fc68a28
 8008c60:	509f79fb 	.word	0x509f79fb
 8008c64:	3fd34413 	.word	0x3fd34413
 8008c68:	0800b1b9 	.word	0x0800b1b9
 8008c6c:	0800b1d0 	.word	0x0800b1d0
 8008c70:	7ff00000 	.word	0x7ff00000
 8008c74:	0800b189 	.word	0x0800b189
 8008c78:	3ff80000 	.word	0x3ff80000
 8008c7c:	0800b320 	.word	0x0800b320
 8008c80:	0800b228 	.word	0x0800b228
 8008c84:	0800b1b5 	.word	0x0800b1b5
 8008c88:	0800b188 	.word	0x0800b188
 8008c8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c90:	6018      	str	r0, [r3, #0]
 8008c92:	9b03      	ldr	r3, [sp, #12]
 8008c94:	2b0e      	cmp	r3, #14
 8008c96:	f200 80a1 	bhi.w	8008ddc <_dtoa_r+0x444>
 8008c9a:	2c00      	cmp	r4, #0
 8008c9c:	f000 809e 	beq.w	8008ddc <_dtoa_r+0x444>
 8008ca0:	2f00      	cmp	r7, #0
 8008ca2:	dd33      	ble.n	8008d0c <_dtoa_r+0x374>
 8008ca4:	4b9c      	ldr	r3, [pc, #624]	@ (8008f18 <_dtoa_r+0x580>)
 8008ca6:	f007 020f 	and.w	r2, r7, #15
 8008caa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cae:	ed93 7b00 	vldr	d7, [r3]
 8008cb2:	05f8      	lsls	r0, r7, #23
 8008cb4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008cb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008cbc:	d516      	bpl.n	8008cec <_dtoa_r+0x354>
 8008cbe:	4b97      	ldr	r3, [pc, #604]	@ (8008f1c <_dtoa_r+0x584>)
 8008cc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008cc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cc8:	f7f7 fdc0 	bl	800084c <__aeabi_ddiv>
 8008ccc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cd0:	f004 040f 	and.w	r4, r4, #15
 8008cd4:	2603      	movs	r6, #3
 8008cd6:	4d91      	ldr	r5, [pc, #580]	@ (8008f1c <_dtoa_r+0x584>)
 8008cd8:	b954      	cbnz	r4, 8008cf0 <_dtoa_r+0x358>
 8008cda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008cde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ce2:	f7f7 fdb3 	bl	800084c <__aeabi_ddiv>
 8008ce6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cea:	e028      	b.n	8008d3e <_dtoa_r+0x3a6>
 8008cec:	2602      	movs	r6, #2
 8008cee:	e7f2      	b.n	8008cd6 <_dtoa_r+0x33e>
 8008cf0:	07e1      	lsls	r1, r4, #31
 8008cf2:	d508      	bpl.n	8008d06 <_dtoa_r+0x36e>
 8008cf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008cf8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008cfc:	f7f7 fc7c 	bl	80005f8 <__aeabi_dmul>
 8008d00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d04:	3601      	adds	r6, #1
 8008d06:	1064      	asrs	r4, r4, #1
 8008d08:	3508      	adds	r5, #8
 8008d0a:	e7e5      	b.n	8008cd8 <_dtoa_r+0x340>
 8008d0c:	f000 80af 	beq.w	8008e6e <_dtoa_r+0x4d6>
 8008d10:	427c      	negs	r4, r7
 8008d12:	4b81      	ldr	r3, [pc, #516]	@ (8008f18 <_dtoa_r+0x580>)
 8008d14:	4d81      	ldr	r5, [pc, #516]	@ (8008f1c <_dtoa_r+0x584>)
 8008d16:	f004 020f 	and.w	r2, r4, #15
 8008d1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d26:	f7f7 fc67 	bl	80005f8 <__aeabi_dmul>
 8008d2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d2e:	1124      	asrs	r4, r4, #4
 8008d30:	2300      	movs	r3, #0
 8008d32:	2602      	movs	r6, #2
 8008d34:	2c00      	cmp	r4, #0
 8008d36:	f040 808f 	bne.w	8008e58 <_dtoa_r+0x4c0>
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1d3      	bne.n	8008ce6 <_dtoa_r+0x34e>
 8008d3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d40:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f000 8094 	beq.w	8008e72 <_dtoa_r+0x4da>
 8008d4a:	4b75      	ldr	r3, [pc, #468]	@ (8008f20 <_dtoa_r+0x588>)
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	4620      	mov	r0, r4
 8008d50:	4629      	mov	r1, r5
 8008d52:	f7f7 fec3 	bl	8000adc <__aeabi_dcmplt>
 8008d56:	2800      	cmp	r0, #0
 8008d58:	f000 808b 	beq.w	8008e72 <_dtoa_r+0x4da>
 8008d5c:	9b03      	ldr	r3, [sp, #12]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f000 8087 	beq.w	8008e72 <_dtoa_r+0x4da>
 8008d64:	f1bb 0f00 	cmp.w	fp, #0
 8008d68:	dd34      	ble.n	8008dd4 <_dtoa_r+0x43c>
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	4b6d      	ldr	r3, [pc, #436]	@ (8008f24 <_dtoa_r+0x58c>)
 8008d6e:	2200      	movs	r2, #0
 8008d70:	4629      	mov	r1, r5
 8008d72:	f7f7 fc41 	bl	80005f8 <__aeabi_dmul>
 8008d76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d7a:	f107 38ff 	add.w	r8, r7, #4294967295
 8008d7e:	3601      	adds	r6, #1
 8008d80:	465c      	mov	r4, fp
 8008d82:	4630      	mov	r0, r6
 8008d84:	f7f7 fbce 	bl	8000524 <__aeabi_i2d>
 8008d88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d8c:	f7f7 fc34 	bl	80005f8 <__aeabi_dmul>
 8008d90:	4b65      	ldr	r3, [pc, #404]	@ (8008f28 <_dtoa_r+0x590>)
 8008d92:	2200      	movs	r2, #0
 8008d94:	f7f7 fa7a 	bl	800028c <__adddf3>
 8008d98:	4605      	mov	r5, r0
 8008d9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008d9e:	2c00      	cmp	r4, #0
 8008da0:	d16a      	bne.n	8008e78 <_dtoa_r+0x4e0>
 8008da2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008da6:	4b61      	ldr	r3, [pc, #388]	@ (8008f2c <_dtoa_r+0x594>)
 8008da8:	2200      	movs	r2, #0
 8008daa:	f7f7 fa6d 	bl	8000288 <__aeabi_dsub>
 8008dae:	4602      	mov	r2, r0
 8008db0:	460b      	mov	r3, r1
 8008db2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008db6:	462a      	mov	r2, r5
 8008db8:	4633      	mov	r3, r6
 8008dba:	f7f7 fead 	bl	8000b18 <__aeabi_dcmpgt>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	f040 8298 	bne.w	80092f4 <_dtoa_r+0x95c>
 8008dc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dc8:	462a      	mov	r2, r5
 8008dca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008dce:	f7f7 fe85 	bl	8000adc <__aeabi_dcmplt>
 8008dd2:	bb38      	cbnz	r0, 8008e24 <_dtoa_r+0x48c>
 8008dd4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008dd8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008ddc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f2c0 8157 	blt.w	8009092 <_dtoa_r+0x6fa>
 8008de4:	2f0e      	cmp	r7, #14
 8008de6:	f300 8154 	bgt.w	8009092 <_dtoa_r+0x6fa>
 8008dea:	4b4b      	ldr	r3, [pc, #300]	@ (8008f18 <_dtoa_r+0x580>)
 8008dec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008df0:	ed93 7b00 	vldr	d7, [r3]
 8008df4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	ed8d 7b00 	vstr	d7, [sp]
 8008dfc:	f280 80e5 	bge.w	8008fca <_dtoa_r+0x632>
 8008e00:	9b03      	ldr	r3, [sp, #12]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	f300 80e1 	bgt.w	8008fca <_dtoa_r+0x632>
 8008e08:	d10c      	bne.n	8008e24 <_dtoa_r+0x48c>
 8008e0a:	4b48      	ldr	r3, [pc, #288]	@ (8008f2c <_dtoa_r+0x594>)
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	ec51 0b17 	vmov	r0, r1, d7
 8008e12:	f7f7 fbf1 	bl	80005f8 <__aeabi_dmul>
 8008e16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e1a:	f7f7 fe73 	bl	8000b04 <__aeabi_dcmpge>
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	f000 8266 	beq.w	80092f0 <_dtoa_r+0x958>
 8008e24:	2400      	movs	r4, #0
 8008e26:	4625      	mov	r5, r4
 8008e28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e2a:	4656      	mov	r6, sl
 8008e2c:	ea6f 0803 	mvn.w	r8, r3
 8008e30:	2700      	movs	r7, #0
 8008e32:	4621      	mov	r1, r4
 8008e34:	4648      	mov	r0, r9
 8008e36:	f000 fcbf 	bl	80097b8 <_Bfree>
 8008e3a:	2d00      	cmp	r5, #0
 8008e3c:	f000 80bd 	beq.w	8008fba <_dtoa_r+0x622>
 8008e40:	b12f      	cbz	r7, 8008e4e <_dtoa_r+0x4b6>
 8008e42:	42af      	cmp	r7, r5
 8008e44:	d003      	beq.n	8008e4e <_dtoa_r+0x4b6>
 8008e46:	4639      	mov	r1, r7
 8008e48:	4648      	mov	r0, r9
 8008e4a:	f000 fcb5 	bl	80097b8 <_Bfree>
 8008e4e:	4629      	mov	r1, r5
 8008e50:	4648      	mov	r0, r9
 8008e52:	f000 fcb1 	bl	80097b8 <_Bfree>
 8008e56:	e0b0      	b.n	8008fba <_dtoa_r+0x622>
 8008e58:	07e2      	lsls	r2, r4, #31
 8008e5a:	d505      	bpl.n	8008e68 <_dtoa_r+0x4d0>
 8008e5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e60:	f7f7 fbca 	bl	80005f8 <__aeabi_dmul>
 8008e64:	3601      	adds	r6, #1
 8008e66:	2301      	movs	r3, #1
 8008e68:	1064      	asrs	r4, r4, #1
 8008e6a:	3508      	adds	r5, #8
 8008e6c:	e762      	b.n	8008d34 <_dtoa_r+0x39c>
 8008e6e:	2602      	movs	r6, #2
 8008e70:	e765      	b.n	8008d3e <_dtoa_r+0x3a6>
 8008e72:	9c03      	ldr	r4, [sp, #12]
 8008e74:	46b8      	mov	r8, r7
 8008e76:	e784      	b.n	8008d82 <_dtoa_r+0x3ea>
 8008e78:	4b27      	ldr	r3, [pc, #156]	@ (8008f18 <_dtoa_r+0x580>)
 8008e7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e84:	4454      	add	r4, sl
 8008e86:	2900      	cmp	r1, #0
 8008e88:	d054      	beq.n	8008f34 <_dtoa_r+0x59c>
 8008e8a:	4929      	ldr	r1, [pc, #164]	@ (8008f30 <_dtoa_r+0x598>)
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	f7f7 fcdd 	bl	800084c <__aeabi_ddiv>
 8008e92:	4633      	mov	r3, r6
 8008e94:	462a      	mov	r2, r5
 8008e96:	f7f7 f9f7 	bl	8000288 <__aeabi_dsub>
 8008e9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e9e:	4656      	mov	r6, sl
 8008ea0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ea4:	f7f7 fe58 	bl	8000b58 <__aeabi_d2iz>
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	f7f7 fb3b 	bl	8000524 <__aeabi_i2d>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008eb6:	f7f7 f9e7 	bl	8000288 <__aeabi_dsub>
 8008eba:	3530      	adds	r5, #48	@ 0x30
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ec4:	f806 5b01 	strb.w	r5, [r6], #1
 8008ec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ecc:	f7f7 fe06 	bl	8000adc <__aeabi_dcmplt>
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	d172      	bne.n	8008fba <_dtoa_r+0x622>
 8008ed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ed8:	4911      	ldr	r1, [pc, #68]	@ (8008f20 <_dtoa_r+0x588>)
 8008eda:	2000      	movs	r0, #0
 8008edc:	f7f7 f9d4 	bl	8000288 <__aeabi_dsub>
 8008ee0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ee4:	f7f7 fdfa 	bl	8000adc <__aeabi_dcmplt>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	f040 80b4 	bne.w	8009056 <_dtoa_r+0x6be>
 8008eee:	42a6      	cmp	r6, r4
 8008ef0:	f43f af70 	beq.w	8008dd4 <_dtoa_r+0x43c>
 8008ef4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8008f24 <_dtoa_r+0x58c>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	f7f7 fb7c 	bl	80005f8 <__aeabi_dmul>
 8008f00:	4b08      	ldr	r3, [pc, #32]	@ (8008f24 <_dtoa_r+0x58c>)
 8008f02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f06:	2200      	movs	r2, #0
 8008f08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f0c:	f7f7 fb74 	bl	80005f8 <__aeabi_dmul>
 8008f10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f14:	e7c4      	b.n	8008ea0 <_dtoa_r+0x508>
 8008f16:	bf00      	nop
 8008f18:	0800b320 	.word	0x0800b320
 8008f1c:	0800b2f8 	.word	0x0800b2f8
 8008f20:	3ff00000 	.word	0x3ff00000
 8008f24:	40240000 	.word	0x40240000
 8008f28:	401c0000 	.word	0x401c0000
 8008f2c:	40140000 	.word	0x40140000
 8008f30:	3fe00000 	.word	0x3fe00000
 8008f34:	4631      	mov	r1, r6
 8008f36:	4628      	mov	r0, r5
 8008f38:	f7f7 fb5e 	bl	80005f8 <__aeabi_dmul>
 8008f3c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f40:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008f42:	4656      	mov	r6, sl
 8008f44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f48:	f7f7 fe06 	bl	8000b58 <__aeabi_d2iz>
 8008f4c:	4605      	mov	r5, r0
 8008f4e:	f7f7 fae9 	bl	8000524 <__aeabi_i2d>
 8008f52:	4602      	mov	r2, r0
 8008f54:	460b      	mov	r3, r1
 8008f56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f5a:	f7f7 f995 	bl	8000288 <__aeabi_dsub>
 8008f5e:	3530      	adds	r5, #48	@ 0x30
 8008f60:	f806 5b01 	strb.w	r5, [r6], #1
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	42a6      	cmp	r6, r4
 8008f6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f6e:	f04f 0200 	mov.w	r2, #0
 8008f72:	d124      	bne.n	8008fbe <_dtoa_r+0x626>
 8008f74:	4baf      	ldr	r3, [pc, #700]	@ (8009234 <_dtoa_r+0x89c>)
 8008f76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f7a:	f7f7 f987 	bl	800028c <__adddf3>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	460b      	mov	r3, r1
 8008f82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f86:	f7f7 fdc7 	bl	8000b18 <__aeabi_dcmpgt>
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	d163      	bne.n	8009056 <_dtoa_r+0x6be>
 8008f8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f92:	49a8      	ldr	r1, [pc, #672]	@ (8009234 <_dtoa_r+0x89c>)
 8008f94:	2000      	movs	r0, #0
 8008f96:	f7f7 f977 	bl	8000288 <__aeabi_dsub>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fa2:	f7f7 fd9b 	bl	8000adc <__aeabi_dcmplt>
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	f43f af14 	beq.w	8008dd4 <_dtoa_r+0x43c>
 8008fac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008fae:	1e73      	subs	r3, r6, #1
 8008fb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fb2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fb6:	2b30      	cmp	r3, #48	@ 0x30
 8008fb8:	d0f8      	beq.n	8008fac <_dtoa_r+0x614>
 8008fba:	4647      	mov	r7, r8
 8008fbc:	e03b      	b.n	8009036 <_dtoa_r+0x69e>
 8008fbe:	4b9e      	ldr	r3, [pc, #632]	@ (8009238 <_dtoa_r+0x8a0>)
 8008fc0:	f7f7 fb1a 	bl	80005f8 <__aeabi_dmul>
 8008fc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fc8:	e7bc      	b.n	8008f44 <_dtoa_r+0x5ac>
 8008fca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008fce:	4656      	mov	r6, sl
 8008fd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	f7f7 fc38 	bl	800084c <__aeabi_ddiv>
 8008fdc:	f7f7 fdbc 	bl	8000b58 <__aeabi_d2iz>
 8008fe0:	4680      	mov	r8, r0
 8008fe2:	f7f7 fa9f 	bl	8000524 <__aeabi_i2d>
 8008fe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fea:	f7f7 fb05 	bl	80005f8 <__aeabi_dmul>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008ffa:	f7f7 f945 	bl	8000288 <__aeabi_dsub>
 8008ffe:	f806 4b01 	strb.w	r4, [r6], #1
 8009002:	9d03      	ldr	r5, [sp, #12]
 8009004:	eba6 040a 	sub.w	r4, r6, sl
 8009008:	42a5      	cmp	r5, r4
 800900a:	4602      	mov	r2, r0
 800900c:	460b      	mov	r3, r1
 800900e:	d133      	bne.n	8009078 <_dtoa_r+0x6e0>
 8009010:	f7f7 f93c 	bl	800028c <__adddf3>
 8009014:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009018:	4604      	mov	r4, r0
 800901a:	460d      	mov	r5, r1
 800901c:	f7f7 fd7c 	bl	8000b18 <__aeabi_dcmpgt>
 8009020:	b9c0      	cbnz	r0, 8009054 <_dtoa_r+0x6bc>
 8009022:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009026:	4620      	mov	r0, r4
 8009028:	4629      	mov	r1, r5
 800902a:	f7f7 fd4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800902e:	b110      	cbz	r0, 8009036 <_dtoa_r+0x69e>
 8009030:	f018 0f01 	tst.w	r8, #1
 8009034:	d10e      	bne.n	8009054 <_dtoa_r+0x6bc>
 8009036:	9902      	ldr	r1, [sp, #8]
 8009038:	4648      	mov	r0, r9
 800903a:	f000 fbbd 	bl	80097b8 <_Bfree>
 800903e:	2300      	movs	r3, #0
 8009040:	7033      	strb	r3, [r6, #0]
 8009042:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009044:	3701      	adds	r7, #1
 8009046:	601f      	str	r7, [r3, #0]
 8009048:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 824b 	beq.w	80094e6 <_dtoa_r+0xb4e>
 8009050:	601e      	str	r6, [r3, #0]
 8009052:	e248      	b.n	80094e6 <_dtoa_r+0xb4e>
 8009054:	46b8      	mov	r8, r7
 8009056:	4633      	mov	r3, r6
 8009058:	461e      	mov	r6, r3
 800905a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800905e:	2a39      	cmp	r2, #57	@ 0x39
 8009060:	d106      	bne.n	8009070 <_dtoa_r+0x6d8>
 8009062:	459a      	cmp	sl, r3
 8009064:	d1f8      	bne.n	8009058 <_dtoa_r+0x6c0>
 8009066:	2230      	movs	r2, #48	@ 0x30
 8009068:	f108 0801 	add.w	r8, r8, #1
 800906c:	f88a 2000 	strb.w	r2, [sl]
 8009070:	781a      	ldrb	r2, [r3, #0]
 8009072:	3201      	adds	r2, #1
 8009074:	701a      	strb	r2, [r3, #0]
 8009076:	e7a0      	b.n	8008fba <_dtoa_r+0x622>
 8009078:	4b6f      	ldr	r3, [pc, #444]	@ (8009238 <_dtoa_r+0x8a0>)
 800907a:	2200      	movs	r2, #0
 800907c:	f7f7 fabc 	bl	80005f8 <__aeabi_dmul>
 8009080:	2200      	movs	r2, #0
 8009082:	2300      	movs	r3, #0
 8009084:	4604      	mov	r4, r0
 8009086:	460d      	mov	r5, r1
 8009088:	f7f7 fd1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800908c:	2800      	cmp	r0, #0
 800908e:	d09f      	beq.n	8008fd0 <_dtoa_r+0x638>
 8009090:	e7d1      	b.n	8009036 <_dtoa_r+0x69e>
 8009092:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009094:	2a00      	cmp	r2, #0
 8009096:	f000 80ea 	beq.w	800926e <_dtoa_r+0x8d6>
 800909a:	9a07      	ldr	r2, [sp, #28]
 800909c:	2a01      	cmp	r2, #1
 800909e:	f300 80cd 	bgt.w	800923c <_dtoa_r+0x8a4>
 80090a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80090a4:	2a00      	cmp	r2, #0
 80090a6:	f000 80c1 	beq.w	800922c <_dtoa_r+0x894>
 80090aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80090ae:	9c08      	ldr	r4, [sp, #32]
 80090b0:	9e00      	ldr	r6, [sp, #0]
 80090b2:	9a00      	ldr	r2, [sp, #0]
 80090b4:	441a      	add	r2, r3
 80090b6:	9200      	str	r2, [sp, #0]
 80090b8:	9a06      	ldr	r2, [sp, #24]
 80090ba:	2101      	movs	r1, #1
 80090bc:	441a      	add	r2, r3
 80090be:	4648      	mov	r0, r9
 80090c0:	9206      	str	r2, [sp, #24]
 80090c2:	f000 fc2d 	bl	8009920 <__i2b>
 80090c6:	4605      	mov	r5, r0
 80090c8:	b166      	cbz	r6, 80090e4 <_dtoa_r+0x74c>
 80090ca:	9b06      	ldr	r3, [sp, #24]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	dd09      	ble.n	80090e4 <_dtoa_r+0x74c>
 80090d0:	42b3      	cmp	r3, r6
 80090d2:	9a00      	ldr	r2, [sp, #0]
 80090d4:	bfa8      	it	ge
 80090d6:	4633      	movge	r3, r6
 80090d8:	1ad2      	subs	r2, r2, r3
 80090da:	9200      	str	r2, [sp, #0]
 80090dc:	9a06      	ldr	r2, [sp, #24]
 80090de:	1af6      	subs	r6, r6, r3
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	9306      	str	r3, [sp, #24]
 80090e4:	9b08      	ldr	r3, [sp, #32]
 80090e6:	b30b      	cbz	r3, 800912c <_dtoa_r+0x794>
 80090e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f000 80c6 	beq.w	800927c <_dtoa_r+0x8e4>
 80090f0:	2c00      	cmp	r4, #0
 80090f2:	f000 80c0 	beq.w	8009276 <_dtoa_r+0x8de>
 80090f6:	4629      	mov	r1, r5
 80090f8:	4622      	mov	r2, r4
 80090fa:	4648      	mov	r0, r9
 80090fc:	f000 fcc8 	bl	8009a90 <__pow5mult>
 8009100:	9a02      	ldr	r2, [sp, #8]
 8009102:	4601      	mov	r1, r0
 8009104:	4605      	mov	r5, r0
 8009106:	4648      	mov	r0, r9
 8009108:	f000 fc20 	bl	800994c <__multiply>
 800910c:	9902      	ldr	r1, [sp, #8]
 800910e:	4680      	mov	r8, r0
 8009110:	4648      	mov	r0, r9
 8009112:	f000 fb51 	bl	80097b8 <_Bfree>
 8009116:	9b08      	ldr	r3, [sp, #32]
 8009118:	1b1b      	subs	r3, r3, r4
 800911a:	9308      	str	r3, [sp, #32]
 800911c:	f000 80b1 	beq.w	8009282 <_dtoa_r+0x8ea>
 8009120:	9a08      	ldr	r2, [sp, #32]
 8009122:	4641      	mov	r1, r8
 8009124:	4648      	mov	r0, r9
 8009126:	f000 fcb3 	bl	8009a90 <__pow5mult>
 800912a:	9002      	str	r0, [sp, #8]
 800912c:	2101      	movs	r1, #1
 800912e:	4648      	mov	r0, r9
 8009130:	f000 fbf6 	bl	8009920 <__i2b>
 8009134:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009136:	4604      	mov	r4, r0
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 81d8 	beq.w	80094ee <_dtoa_r+0xb56>
 800913e:	461a      	mov	r2, r3
 8009140:	4601      	mov	r1, r0
 8009142:	4648      	mov	r0, r9
 8009144:	f000 fca4 	bl	8009a90 <__pow5mult>
 8009148:	9b07      	ldr	r3, [sp, #28]
 800914a:	2b01      	cmp	r3, #1
 800914c:	4604      	mov	r4, r0
 800914e:	f300 809f 	bgt.w	8009290 <_dtoa_r+0x8f8>
 8009152:	9b04      	ldr	r3, [sp, #16]
 8009154:	2b00      	cmp	r3, #0
 8009156:	f040 8097 	bne.w	8009288 <_dtoa_r+0x8f0>
 800915a:	9b05      	ldr	r3, [sp, #20]
 800915c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009160:	2b00      	cmp	r3, #0
 8009162:	f040 8093 	bne.w	800928c <_dtoa_r+0x8f4>
 8009166:	9b05      	ldr	r3, [sp, #20]
 8009168:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800916c:	0d1b      	lsrs	r3, r3, #20
 800916e:	051b      	lsls	r3, r3, #20
 8009170:	b133      	cbz	r3, 8009180 <_dtoa_r+0x7e8>
 8009172:	9b00      	ldr	r3, [sp, #0]
 8009174:	3301      	adds	r3, #1
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	9b06      	ldr	r3, [sp, #24]
 800917a:	3301      	adds	r3, #1
 800917c:	9306      	str	r3, [sp, #24]
 800917e:	2301      	movs	r3, #1
 8009180:	9308      	str	r3, [sp, #32]
 8009182:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009184:	2b00      	cmp	r3, #0
 8009186:	f000 81b8 	beq.w	80094fa <_dtoa_r+0xb62>
 800918a:	6923      	ldr	r3, [r4, #16]
 800918c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009190:	6918      	ldr	r0, [r3, #16]
 8009192:	f000 fb79 	bl	8009888 <__hi0bits>
 8009196:	f1c0 0020 	rsb	r0, r0, #32
 800919a:	9b06      	ldr	r3, [sp, #24]
 800919c:	4418      	add	r0, r3
 800919e:	f010 001f 	ands.w	r0, r0, #31
 80091a2:	f000 8082 	beq.w	80092aa <_dtoa_r+0x912>
 80091a6:	f1c0 0320 	rsb	r3, r0, #32
 80091aa:	2b04      	cmp	r3, #4
 80091ac:	dd73      	ble.n	8009296 <_dtoa_r+0x8fe>
 80091ae:	9b00      	ldr	r3, [sp, #0]
 80091b0:	f1c0 001c 	rsb	r0, r0, #28
 80091b4:	4403      	add	r3, r0
 80091b6:	9300      	str	r3, [sp, #0]
 80091b8:	9b06      	ldr	r3, [sp, #24]
 80091ba:	4403      	add	r3, r0
 80091bc:	4406      	add	r6, r0
 80091be:	9306      	str	r3, [sp, #24]
 80091c0:	9b00      	ldr	r3, [sp, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	dd05      	ble.n	80091d2 <_dtoa_r+0x83a>
 80091c6:	9902      	ldr	r1, [sp, #8]
 80091c8:	461a      	mov	r2, r3
 80091ca:	4648      	mov	r0, r9
 80091cc:	f000 fcba 	bl	8009b44 <__lshift>
 80091d0:	9002      	str	r0, [sp, #8]
 80091d2:	9b06      	ldr	r3, [sp, #24]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	dd05      	ble.n	80091e4 <_dtoa_r+0x84c>
 80091d8:	4621      	mov	r1, r4
 80091da:	461a      	mov	r2, r3
 80091dc:	4648      	mov	r0, r9
 80091de:	f000 fcb1 	bl	8009b44 <__lshift>
 80091e2:	4604      	mov	r4, r0
 80091e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d061      	beq.n	80092ae <_dtoa_r+0x916>
 80091ea:	9802      	ldr	r0, [sp, #8]
 80091ec:	4621      	mov	r1, r4
 80091ee:	f000 fd15 	bl	8009c1c <__mcmp>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	da5b      	bge.n	80092ae <_dtoa_r+0x916>
 80091f6:	2300      	movs	r3, #0
 80091f8:	9902      	ldr	r1, [sp, #8]
 80091fa:	220a      	movs	r2, #10
 80091fc:	4648      	mov	r0, r9
 80091fe:	f000 fafd 	bl	80097fc <__multadd>
 8009202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009204:	9002      	str	r0, [sp, #8]
 8009206:	f107 38ff 	add.w	r8, r7, #4294967295
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 8177 	beq.w	80094fe <_dtoa_r+0xb66>
 8009210:	4629      	mov	r1, r5
 8009212:	2300      	movs	r3, #0
 8009214:	220a      	movs	r2, #10
 8009216:	4648      	mov	r0, r9
 8009218:	f000 faf0 	bl	80097fc <__multadd>
 800921c:	f1bb 0f00 	cmp.w	fp, #0
 8009220:	4605      	mov	r5, r0
 8009222:	dc6f      	bgt.n	8009304 <_dtoa_r+0x96c>
 8009224:	9b07      	ldr	r3, [sp, #28]
 8009226:	2b02      	cmp	r3, #2
 8009228:	dc49      	bgt.n	80092be <_dtoa_r+0x926>
 800922a:	e06b      	b.n	8009304 <_dtoa_r+0x96c>
 800922c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800922e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009232:	e73c      	b.n	80090ae <_dtoa_r+0x716>
 8009234:	3fe00000 	.word	0x3fe00000
 8009238:	40240000 	.word	0x40240000
 800923c:	9b03      	ldr	r3, [sp, #12]
 800923e:	1e5c      	subs	r4, r3, #1
 8009240:	9b08      	ldr	r3, [sp, #32]
 8009242:	42a3      	cmp	r3, r4
 8009244:	db09      	blt.n	800925a <_dtoa_r+0x8c2>
 8009246:	1b1c      	subs	r4, r3, r4
 8009248:	9b03      	ldr	r3, [sp, #12]
 800924a:	2b00      	cmp	r3, #0
 800924c:	f6bf af30 	bge.w	80090b0 <_dtoa_r+0x718>
 8009250:	9b00      	ldr	r3, [sp, #0]
 8009252:	9a03      	ldr	r2, [sp, #12]
 8009254:	1a9e      	subs	r6, r3, r2
 8009256:	2300      	movs	r3, #0
 8009258:	e72b      	b.n	80090b2 <_dtoa_r+0x71a>
 800925a:	9b08      	ldr	r3, [sp, #32]
 800925c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800925e:	9408      	str	r4, [sp, #32]
 8009260:	1ae3      	subs	r3, r4, r3
 8009262:	441a      	add	r2, r3
 8009264:	9e00      	ldr	r6, [sp, #0]
 8009266:	9b03      	ldr	r3, [sp, #12]
 8009268:	920d      	str	r2, [sp, #52]	@ 0x34
 800926a:	2400      	movs	r4, #0
 800926c:	e721      	b.n	80090b2 <_dtoa_r+0x71a>
 800926e:	9c08      	ldr	r4, [sp, #32]
 8009270:	9e00      	ldr	r6, [sp, #0]
 8009272:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009274:	e728      	b.n	80090c8 <_dtoa_r+0x730>
 8009276:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800927a:	e751      	b.n	8009120 <_dtoa_r+0x788>
 800927c:	9a08      	ldr	r2, [sp, #32]
 800927e:	9902      	ldr	r1, [sp, #8]
 8009280:	e750      	b.n	8009124 <_dtoa_r+0x78c>
 8009282:	f8cd 8008 	str.w	r8, [sp, #8]
 8009286:	e751      	b.n	800912c <_dtoa_r+0x794>
 8009288:	2300      	movs	r3, #0
 800928a:	e779      	b.n	8009180 <_dtoa_r+0x7e8>
 800928c:	9b04      	ldr	r3, [sp, #16]
 800928e:	e777      	b.n	8009180 <_dtoa_r+0x7e8>
 8009290:	2300      	movs	r3, #0
 8009292:	9308      	str	r3, [sp, #32]
 8009294:	e779      	b.n	800918a <_dtoa_r+0x7f2>
 8009296:	d093      	beq.n	80091c0 <_dtoa_r+0x828>
 8009298:	9a00      	ldr	r2, [sp, #0]
 800929a:	331c      	adds	r3, #28
 800929c:	441a      	add	r2, r3
 800929e:	9200      	str	r2, [sp, #0]
 80092a0:	9a06      	ldr	r2, [sp, #24]
 80092a2:	441a      	add	r2, r3
 80092a4:	441e      	add	r6, r3
 80092a6:	9206      	str	r2, [sp, #24]
 80092a8:	e78a      	b.n	80091c0 <_dtoa_r+0x828>
 80092aa:	4603      	mov	r3, r0
 80092ac:	e7f4      	b.n	8009298 <_dtoa_r+0x900>
 80092ae:	9b03      	ldr	r3, [sp, #12]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	46b8      	mov	r8, r7
 80092b4:	dc20      	bgt.n	80092f8 <_dtoa_r+0x960>
 80092b6:	469b      	mov	fp, r3
 80092b8:	9b07      	ldr	r3, [sp, #28]
 80092ba:	2b02      	cmp	r3, #2
 80092bc:	dd1e      	ble.n	80092fc <_dtoa_r+0x964>
 80092be:	f1bb 0f00 	cmp.w	fp, #0
 80092c2:	f47f adb1 	bne.w	8008e28 <_dtoa_r+0x490>
 80092c6:	4621      	mov	r1, r4
 80092c8:	465b      	mov	r3, fp
 80092ca:	2205      	movs	r2, #5
 80092cc:	4648      	mov	r0, r9
 80092ce:	f000 fa95 	bl	80097fc <__multadd>
 80092d2:	4601      	mov	r1, r0
 80092d4:	4604      	mov	r4, r0
 80092d6:	9802      	ldr	r0, [sp, #8]
 80092d8:	f000 fca0 	bl	8009c1c <__mcmp>
 80092dc:	2800      	cmp	r0, #0
 80092de:	f77f ada3 	ble.w	8008e28 <_dtoa_r+0x490>
 80092e2:	4656      	mov	r6, sl
 80092e4:	2331      	movs	r3, #49	@ 0x31
 80092e6:	f806 3b01 	strb.w	r3, [r6], #1
 80092ea:	f108 0801 	add.w	r8, r8, #1
 80092ee:	e59f      	b.n	8008e30 <_dtoa_r+0x498>
 80092f0:	9c03      	ldr	r4, [sp, #12]
 80092f2:	46b8      	mov	r8, r7
 80092f4:	4625      	mov	r5, r4
 80092f6:	e7f4      	b.n	80092e2 <_dtoa_r+0x94a>
 80092f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80092fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f000 8101 	beq.w	8009506 <_dtoa_r+0xb6e>
 8009304:	2e00      	cmp	r6, #0
 8009306:	dd05      	ble.n	8009314 <_dtoa_r+0x97c>
 8009308:	4629      	mov	r1, r5
 800930a:	4632      	mov	r2, r6
 800930c:	4648      	mov	r0, r9
 800930e:	f000 fc19 	bl	8009b44 <__lshift>
 8009312:	4605      	mov	r5, r0
 8009314:	9b08      	ldr	r3, [sp, #32]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d05c      	beq.n	80093d4 <_dtoa_r+0xa3c>
 800931a:	6869      	ldr	r1, [r5, #4]
 800931c:	4648      	mov	r0, r9
 800931e:	f000 fa0b 	bl	8009738 <_Balloc>
 8009322:	4606      	mov	r6, r0
 8009324:	b928      	cbnz	r0, 8009332 <_dtoa_r+0x99a>
 8009326:	4b82      	ldr	r3, [pc, #520]	@ (8009530 <_dtoa_r+0xb98>)
 8009328:	4602      	mov	r2, r0
 800932a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800932e:	f7ff bb4a 	b.w	80089c6 <_dtoa_r+0x2e>
 8009332:	692a      	ldr	r2, [r5, #16]
 8009334:	3202      	adds	r2, #2
 8009336:	0092      	lsls	r2, r2, #2
 8009338:	f105 010c 	add.w	r1, r5, #12
 800933c:	300c      	adds	r0, #12
 800933e:	f7ff fa94 	bl	800886a <memcpy>
 8009342:	2201      	movs	r2, #1
 8009344:	4631      	mov	r1, r6
 8009346:	4648      	mov	r0, r9
 8009348:	f000 fbfc 	bl	8009b44 <__lshift>
 800934c:	f10a 0301 	add.w	r3, sl, #1
 8009350:	9300      	str	r3, [sp, #0]
 8009352:	eb0a 030b 	add.w	r3, sl, fp
 8009356:	9308      	str	r3, [sp, #32]
 8009358:	9b04      	ldr	r3, [sp, #16]
 800935a:	f003 0301 	and.w	r3, r3, #1
 800935e:	462f      	mov	r7, r5
 8009360:	9306      	str	r3, [sp, #24]
 8009362:	4605      	mov	r5, r0
 8009364:	9b00      	ldr	r3, [sp, #0]
 8009366:	9802      	ldr	r0, [sp, #8]
 8009368:	4621      	mov	r1, r4
 800936a:	f103 3bff 	add.w	fp, r3, #4294967295
 800936e:	f7ff fa8a 	bl	8008886 <quorem>
 8009372:	4603      	mov	r3, r0
 8009374:	3330      	adds	r3, #48	@ 0x30
 8009376:	9003      	str	r0, [sp, #12]
 8009378:	4639      	mov	r1, r7
 800937a:	9802      	ldr	r0, [sp, #8]
 800937c:	9309      	str	r3, [sp, #36]	@ 0x24
 800937e:	f000 fc4d 	bl	8009c1c <__mcmp>
 8009382:	462a      	mov	r2, r5
 8009384:	9004      	str	r0, [sp, #16]
 8009386:	4621      	mov	r1, r4
 8009388:	4648      	mov	r0, r9
 800938a:	f000 fc63 	bl	8009c54 <__mdiff>
 800938e:	68c2      	ldr	r2, [r0, #12]
 8009390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009392:	4606      	mov	r6, r0
 8009394:	bb02      	cbnz	r2, 80093d8 <_dtoa_r+0xa40>
 8009396:	4601      	mov	r1, r0
 8009398:	9802      	ldr	r0, [sp, #8]
 800939a:	f000 fc3f 	bl	8009c1c <__mcmp>
 800939e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093a0:	4602      	mov	r2, r0
 80093a2:	4631      	mov	r1, r6
 80093a4:	4648      	mov	r0, r9
 80093a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80093a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80093aa:	f000 fa05 	bl	80097b8 <_Bfree>
 80093ae:	9b07      	ldr	r3, [sp, #28]
 80093b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80093b2:	9e00      	ldr	r6, [sp, #0]
 80093b4:	ea42 0103 	orr.w	r1, r2, r3
 80093b8:	9b06      	ldr	r3, [sp, #24]
 80093ba:	4319      	orrs	r1, r3
 80093bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093be:	d10d      	bne.n	80093dc <_dtoa_r+0xa44>
 80093c0:	2b39      	cmp	r3, #57	@ 0x39
 80093c2:	d027      	beq.n	8009414 <_dtoa_r+0xa7c>
 80093c4:	9a04      	ldr	r2, [sp, #16]
 80093c6:	2a00      	cmp	r2, #0
 80093c8:	dd01      	ble.n	80093ce <_dtoa_r+0xa36>
 80093ca:	9b03      	ldr	r3, [sp, #12]
 80093cc:	3331      	adds	r3, #49	@ 0x31
 80093ce:	f88b 3000 	strb.w	r3, [fp]
 80093d2:	e52e      	b.n	8008e32 <_dtoa_r+0x49a>
 80093d4:	4628      	mov	r0, r5
 80093d6:	e7b9      	b.n	800934c <_dtoa_r+0x9b4>
 80093d8:	2201      	movs	r2, #1
 80093da:	e7e2      	b.n	80093a2 <_dtoa_r+0xa0a>
 80093dc:	9904      	ldr	r1, [sp, #16]
 80093de:	2900      	cmp	r1, #0
 80093e0:	db04      	blt.n	80093ec <_dtoa_r+0xa54>
 80093e2:	9807      	ldr	r0, [sp, #28]
 80093e4:	4301      	orrs	r1, r0
 80093e6:	9806      	ldr	r0, [sp, #24]
 80093e8:	4301      	orrs	r1, r0
 80093ea:	d120      	bne.n	800942e <_dtoa_r+0xa96>
 80093ec:	2a00      	cmp	r2, #0
 80093ee:	ddee      	ble.n	80093ce <_dtoa_r+0xa36>
 80093f0:	9902      	ldr	r1, [sp, #8]
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	2201      	movs	r2, #1
 80093f6:	4648      	mov	r0, r9
 80093f8:	f000 fba4 	bl	8009b44 <__lshift>
 80093fc:	4621      	mov	r1, r4
 80093fe:	9002      	str	r0, [sp, #8]
 8009400:	f000 fc0c 	bl	8009c1c <__mcmp>
 8009404:	2800      	cmp	r0, #0
 8009406:	9b00      	ldr	r3, [sp, #0]
 8009408:	dc02      	bgt.n	8009410 <_dtoa_r+0xa78>
 800940a:	d1e0      	bne.n	80093ce <_dtoa_r+0xa36>
 800940c:	07da      	lsls	r2, r3, #31
 800940e:	d5de      	bpl.n	80093ce <_dtoa_r+0xa36>
 8009410:	2b39      	cmp	r3, #57	@ 0x39
 8009412:	d1da      	bne.n	80093ca <_dtoa_r+0xa32>
 8009414:	2339      	movs	r3, #57	@ 0x39
 8009416:	f88b 3000 	strb.w	r3, [fp]
 800941a:	4633      	mov	r3, r6
 800941c:	461e      	mov	r6, r3
 800941e:	3b01      	subs	r3, #1
 8009420:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009424:	2a39      	cmp	r2, #57	@ 0x39
 8009426:	d04e      	beq.n	80094c6 <_dtoa_r+0xb2e>
 8009428:	3201      	adds	r2, #1
 800942a:	701a      	strb	r2, [r3, #0]
 800942c:	e501      	b.n	8008e32 <_dtoa_r+0x49a>
 800942e:	2a00      	cmp	r2, #0
 8009430:	dd03      	ble.n	800943a <_dtoa_r+0xaa2>
 8009432:	2b39      	cmp	r3, #57	@ 0x39
 8009434:	d0ee      	beq.n	8009414 <_dtoa_r+0xa7c>
 8009436:	3301      	adds	r3, #1
 8009438:	e7c9      	b.n	80093ce <_dtoa_r+0xa36>
 800943a:	9a00      	ldr	r2, [sp, #0]
 800943c:	9908      	ldr	r1, [sp, #32]
 800943e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009442:	428a      	cmp	r2, r1
 8009444:	d028      	beq.n	8009498 <_dtoa_r+0xb00>
 8009446:	9902      	ldr	r1, [sp, #8]
 8009448:	2300      	movs	r3, #0
 800944a:	220a      	movs	r2, #10
 800944c:	4648      	mov	r0, r9
 800944e:	f000 f9d5 	bl	80097fc <__multadd>
 8009452:	42af      	cmp	r7, r5
 8009454:	9002      	str	r0, [sp, #8]
 8009456:	f04f 0300 	mov.w	r3, #0
 800945a:	f04f 020a 	mov.w	r2, #10
 800945e:	4639      	mov	r1, r7
 8009460:	4648      	mov	r0, r9
 8009462:	d107      	bne.n	8009474 <_dtoa_r+0xadc>
 8009464:	f000 f9ca 	bl	80097fc <__multadd>
 8009468:	4607      	mov	r7, r0
 800946a:	4605      	mov	r5, r0
 800946c:	9b00      	ldr	r3, [sp, #0]
 800946e:	3301      	adds	r3, #1
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	e777      	b.n	8009364 <_dtoa_r+0x9cc>
 8009474:	f000 f9c2 	bl	80097fc <__multadd>
 8009478:	4629      	mov	r1, r5
 800947a:	4607      	mov	r7, r0
 800947c:	2300      	movs	r3, #0
 800947e:	220a      	movs	r2, #10
 8009480:	4648      	mov	r0, r9
 8009482:	f000 f9bb 	bl	80097fc <__multadd>
 8009486:	4605      	mov	r5, r0
 8009488:	e7f0      	b.n	800946c <_dtoa_r+0xad4>
 800948a:	f1bb 0f00 	cmp.w	fp, #0
 800948e:	bfcc      	ite	gt
 8009490:	465e      	movgt	r6, fp
 8009492:	2601      	movle	r6, #1
 8009494:	4456      	add	r6, sl
 8009496:	2700      	movs	r7, #0
 8009498:	9902      	ldr	r1, [sp, #8]
 800949a:	9300      	str	r3, [sp, #0]
 800949c:	2201      	movs	r2, #1
 800949e:	4648      	mov	r0, r9
 80094a0:	f000 fb50 	bl	8009b44 <__lshift>
 80094a4:	4621      	mov	r1, r4
 80094a6:	9002      	str	r0, [sp, #8]
 80094a8:	f000 fbb8 	bl	8009c1c <__mcmp>
 80094ac:	2800      	cmp	r0, #0
 80094ae:	dcb4      	bgt.n	800941a <_dtoa_r+0xa82>
 80094b0:	d102      	bne.n	80094b8 <_dtoa_r+0xb20>
 80094b2:	9b00      	ldr	r3, [sp, #0]
 80094b4:	07db      	lsls	r3, r3, #31
 80094b6:	d4b0      	bmi.n	800941a <_dtoa_r+0xa82>
 80094b8:	4633      	mov	r3, r6
 80094ba:	461e      	mov	r6, r3
 80094bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094c0:	2a30      	cmp	r2, #48	@ 0x30
 80094c2:	d0fa      	beq.n	80094ba <_dtoa_r+0xb22>
 80094c4:	e4b5      	b.n	8008e32 <_dtoa_r+0x49a>
 80094c6:	459a      	cmp	sl, r3
 80094c8:	d1a8      	bne.n	800941c <_dtoa_r+0xa84>
 80094ca:	2331      	movs	r3, #49	@ 0x31
 80094cc:	f108 0801 	add.w	r8, r8, #1
 80094d0:	f88a 3000 	strb.w	r3, [sl]
 80094d4:	e4ad      	b.n	8008e32 <_dtoa_r+0x49a>
 80094d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80094d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009534 <_dtoa_r+0xb9c>
 80094dc:	b11b      	cbz	r3, 80094e6 <_dtoa_r+0xb4e>
 80094de:	f10a 0308 	add.w	r3, sl, #8
 80094e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80094e4:	6013      	str	r3, [r2, #0]
 80094e6:	4650      	mov	r0, sl
 80094e8:	b017      	add	sp, #92	@ 0x5c
 80094ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ee:	9b07      	ldr	r3, [sp, #28]
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	f77f ae2e 	ble.w	8009152 <_dtoa_r+0x7ba>
 80094f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80094f8:	9308      	str	r3, [sp, #32]
 80094fa:	2001      	movs	r0, #1
 80094fc:	e64d      	b.n	800919a <_dtoa_r+0x802>
 80094fe:	f1bb 0f00 	cmp.w	fp, #0
 8009502:	f77f aed9 	ble.w	80092b8 <_dtoa_r+0x920>
 8009506:	4656      	mov	r6, sl
 8009508:	9802      	ldr	r0, [sp, #8]
 800950a:	4621      	mov	r1, r4
 800950c:	f7ff f9bb 	bl	8008886 <quorem>
 8009510:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009514:	f806 3b01 	strb.w	r3, [r6], #1
 8009518:	eba6 020a 	sub.w	r2, r6, sl
 800951c:	4593      	cmp	fp, r2
 800951e:	ddb4      	ble.n	800948a <_dtoa_r+0xaf2>
 8009520:	9902      	ldr	r1, [sp, #8]
 8009522:	2300      	movs	r3, #0
 8009524:	220a      	movs	r2, #10
 8009526:	4648      	mov	r0, r9
 8009528:	f000 f968 	bl	80097fc <__multadd>
 800952c:	9002      	str	r0, [sp, #8]
 800952e:	e7eb      	b.n	8009508 <_dtoa_r+0xb70>
 8009530:	0800b228 	.word	0x0800b228
 8009534:	0800b1ac 	.word	0x0800b1ac

08009538 <_free_r>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	4605      	mov	r5, r0
 800953c:	2900      	cmp	r1, #0
 800953e:	d041      	beq.n	80095c4 <_free_r+0x8c>
 8009540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009544:	1f0c      	subs	r4, r1, #4
 8009546:	2b00      	cmp	r3, #0
 8009548:	bfb8      	it	lt
 800954a:	18e4      	addlt	r4, r4, r3
 800954c:	f000 f8e8 	bl	8009720 <__malloc_lock>
 8009550:	4a1d      	ldr	r2, [pc, #116]	@ (80095c8 <_free_r+0x90>)
 8009552:	6813      	ldr	r3, [r2, #0]
 8009554:	b933      	cbnz	r3, 8009564 <_free_r+0x2c>
 8009556:	6063      	str	r3, [r4, #4]
 8009558:	6014      	str	r4, [r2, #0]
 800955a:	4628      	mov	r0, r5
 800955c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009560:	f000 b8e4 	b.w	800972c <__malloc_unlock>
 8009564:	42a3      	cmp	r3, r4
 8009566:	d908      	bls.n	800957a <_free_r+0x42>
 8009568:	6820      	ldr	r0, [r4, #0]
 800956a:	1821      	adds	r1, r4, r0
 800956c:	428b      	cmp	r3, r1
 800956e:	bf01      	itttt	eq
 8009570:	6819      	ldreq	r1, [r3, #0]
 8009572:	685b      	ldreq	r3, [r3, #4]
 8009574:	1809      	addeq	r1, r1, r0
 8009576:	6021      	streq	r1, [r4, #0]
 8009578:	e7ed      	b.n	8009556 <_free_r+0x1e>
 800957a:	461a      	mov	r2, r3
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	b10b      	cbz	r3, 8009584 <_free_r+0x4c>
 8009580:	42a3      	cmp	r3, r4
 8009582:	d9fa      	bls.n	800957a <_free_r+0x42>
 8009584:	6811      	ldr	r1, [r2, #0]
 8009586:	1850      	adds	r0, r2, r1
 8009588:	42a0      	cmp	r0, r4
 800958a:	d10b      	bne.n	80095a4 <_free_r+0x6c>
 800958c:	6820      	ldr	r0, [r4, #0]
 800958e:	4401      	add	r1, r0
 8009590:	1850      	adds	r0, r2, r1
 8009592:	4283      	cmp	r3, r0
 8009594:	6011      	str	r1, [r2, #0]
 8009596:	d1e0      	bne.n	800955a <_free_r+0x22>
 8009598:	6818      	ldr	r0, [r3, #0]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	6053      	str	r3, [r2, #4]
 800959e:	4408      	add	r0, r1
 80095a0:	6010      	str	r0, [r2, #0]
 80095a2:	e7da      	b.n	800955a <_free_r+0x22>
 80095a4:	d902      	bls.n	80095ac <_free_r+0x74>
 80095a6:	230c      	movs	r3, #12
 80095a8:	602b      	str	r3, [r5, #0]
 80095aa:	e7d6      	b.n	800955a <_free_r+0x22>
 80095ac:	6820      	ldr	r0, [r4, #0]
 80095ae:	1821      	adds	r1, r4, r0
 80095b0:	428b      	cmp	r3, r1
 80095b2:	bf04      	itt	eq
 80095b4:	6819      	ldreq	r1, [r3, #0]
 80095b6:	685b      	ldreq	r3, [r3, #4]
 80095b8:	6063      	str	r3, [r4, #4]
 80095ba:	bf04      	itt	eq
 80095bc:	1809      	addeq	r1, r1, r0
 80095be:	6021      	streq	r1, [r4, #0]
 80095c0:	6054      	str	r4, [r2, #4]
 80095c2:	e7ca      	b.n	800955a <_free_r+0x22>
 80095c4:	bd38      	pop	{r3, r4, r5, pc}
 80095c6:	bf00      	nop
 80095c8:	200009f0 	.word	0x200009f0

080095cc <malloc>:
 80095cc:	4b02      	ldr	r3, [pc, #8]	@ (80095d8 <malloc+0xc>)
 80095ce:	4601      	mov	r1, r0
 80095d0:	6818      	ldr	r0, [r3, #0]
 80095d2:	f000 b825 	b.w	8009620 <_malloc_r>
 80095d6:	bf00      	nop
 80095d8:	20000020 	.word	0x20000020

080095dc <sbrk_aligned>:
 80095dc:	b570      	push	{r4, r5, r6, lr}
 80095de:	4e0f      	ldr	r6, [pc, #60]	@ (800961c <sbrk_aligned+0x40>)
 80095e0:	460c      	mov	r4, r1
 80095e2:	6831      	ldr	r1, [r6, #0]
 80095e4:	4605      	mov	r5, r0
 80095e6:	b911      	cbnz	r1, 80095ee <sbrk_aligned+0x12>
 80095e8:	f000 fe3e 	bl	800a268 <_sbrk_r>
 80095ec:	6030      	str	r0, [r6, #0]
 80095ee:	4621      	mov	r1, r4
 80095f0:	4628      	mov	r0, r5
 80095f2:	f000 fe39 	bl	800a268 <_sbrk_r>
 80095f6:	1c43      	adds	r3, r0, #1
 80095f8:	d103      	bne.n	8009602 <sbrk_aligned+0x26>
 80095fa:	f04f 34ff 	mov.w	r4, #4294967295
 80095fe:	4620      	mov	r0, r4
 8009600:	bd70      	pop	{r4, r5, r6, pc}
 8009602:	1cc4      	adds	r4, r0, #3
 8009604:	f024 0403 	bic.w	r4, r4, #3
 8009608:	42a0      	cmp	r0, r4
 800960a:	d0f8      	beq.n	80095fe <sbrk_aligned+0x22>
 800960c:	1a21      	subs	r1, r4, r0
 800960e:	4628      	mov	r0, r5
 8009610:	f000 fe2a 	bl	800a268 <_sbrk_r>
 8009614:	3001      	adds	r0, #1
 8009616:	d1f2      	bne.n	80095fe <sbrk_aligned+0x22>
 8009618:	e7ef      	b.n	80095fa <sbrk_aligned+0x1e>
 800961a:	bf00      	nop
 800961c:	200009ec 	.word	0x200009ec

08009620 <_malloc_r>:
 8009620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009624:	1ccd      	adds	r5, r1, #3
 8009626:	f025 0503 	bic.w	r5, r5, #3
 800962a:	3508      	adds	r5, #8
 800962c:	2d0c      	cmp	r5, #12
 800962e:	bf38      	it	cc
 8009630:	250c      	movcc	r5, #12
 8009632:	2d00      	cmp	r5, #0
 8009634:	4606      	mov	r6, r0
 8009636:	db01      	blt.n	800963c <_malloc_r+0x1c>
 8009638:	42a9      	cmp	r1, r5
 800963a:	d904      	bls.n	8009646 <_malloc_r+0x26>
 800963c:	230c      	movs	r3, #12
 800963e:	6033      	str	r3, [r6, #0]
 8009640:	2000      	movs	r0, #0
 8009642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009646:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800971c <_malloc_r+0xfc>
 800964a:	f000 f869 	bl	8009720 <__malloc_lock>
 800964e:	f8d8 3000 	ldr.w	r3, [r8]
 8009652:	461c      	mov	r4, r3
 8009654:	bb44      	cbnz	r4, 80096a8 <_malloc_r+0x88>
 8009656:	4629      	mov	r1, r5
 8009658:	4630      	mov	r0, r6
 800965a:	f7ff ffbf 	bl	80095dc <sbrk_aligned>
 800965e:	1c43      	adds	r3, r0, #1
 8009660:	4604      	mov	r4, r0
 8009662:	d158      	bne.n	8009716 <_malloc_r+0xf6>
 8009664:	f8d8 4000 	ldr.w	r4, [r8]
 8009668:	4627      	mov	r7, r4
 800966a:	2f00      	cmp	r7, #0
 800966c:	d143      	bne.n	80096f6 <_malloc_r+0xd6>
 800966e:	2c00      	cmp	r4, #0
 8009670:	d04b      	beq.n	800970a <_malloc_r+0xea>
 8009672:	6823      	ldr	r3, [r4, #0]
 8009674:	4639      	mov	r1, r7
 8009676:	4630      	mov	r0, r6
 8009678:	eb04 0903 	add.w	r9, r4, r3
 800967c:	f000 fdf4 	bl	800a268 <_sbrk_r>
 8009680:	4581      	cmp	r9, r0
 8009682:	d142      	bne.n	800970a <_malloc_r+0xea>
 8009684:	6821      	ldr	r1, [r4, #0]
 8009686:	1a6d      	subs	r5, r5, r1
 8009688:	4629      	mov	r1, r5
 800968a:	4630      	mov	r0, r6
 800968c:	f7ff ffa6 	bl	80095dc <sbrk_aligned>
 8009690:	3001      	adds	r0, #1
 8009692:	d03a      	beq.n	800970a <_malloc_r+0xea>
 8009694:	6823      	ldr	r3, [r4, #0]
 8009696:	442b      	add	r3, r5
 8009698:	6023      	str	r3, [r4, #0]
 800969a:	f8d8 3000 	ldr.w	r3, [r8]
 800969e:	685a      	ldr	r2, [r3, #4]
 80096a0:	bb62      	cbnz	r2, 80096fc <_malloc_r+0xdc>
 80096a2:	f8c8 7000 	str.w	r7, [r8]
 80096a6:	e00f      	b.n	80096c8 <_malloc_r+0xa8>
 80096a8:	6822      	ldr	r2, [r4, #0]
 80096aa:	1b52      	subs	r2, r2, r5
 80096ac:	d420      	bmi.n	80096f0 <_malloc_r+0xd0>
 80096ae:	2a0b      	cmp	r2, #11
 80096b0:	d917      	bls.n	80096e2 <_malloc_r+0xc2>
 80096b2:	1961      	adds	r1, r4, r5
 80096b4:	42a3      	cmp	r3, r4
 80096b6:	6025      	str	r5, [r4, #0]
 80096b8:	bf18      	it	ne
 80096ba:	6059      	strne	r1, [r3, #4]
 80096bc:	6863      	ldr	r3, [r4, #4]
 80096be:	bf08      	it	eq
 80096c0:	f8c8 1000 	streq.w	r1, [r8]
 80096c4:	5162      	str	r2, [r4, r5]
 80096c6:	604b      	str	r3, [r1, #4]
 80096c8:	4630      	mov	r0, r6
 80096ca:	f000 f82f 	bl	800972c <__malloc_unlock>
 80096ce:	f104 000b 	add.w	r0, r4, #11
 80096d2:	1d23      	adds	r3, r4, #4
 80096d4:	f020 0007 	bic.w	r0, r0, #7
 80096d8:	1ac2      	subs	r2, r0, r3
 80096da:	bf1c      	itt	ne
 80096dc:	1a1b      	subne	r3, r3, r0
 80096de:	50a3      	strne	r3, [r4, r2]
 80096e0:	e7af      	b.n	8009642 <_malloc_r+0x22>
 80096e2:	6862      	ldr	r2, [r4, #4]
 80096e4:	42a3      	cmp	r3, r4
 80096e6:	bf0c      	ite	eq
 80096e8:	f8c8 2000 	streq.w	r2, [r8]
 80096ec:	605a      	strne	r2, [r3, #4]
 80096ee:	e7eb      	b.n	80096c8 <_malloc_r+0xa8>
 80096f0:	4623      	mov	r3, r4
 80096f2:	6864      	ldr	r4, [r4, #4]
 80096f4:	e7ae      	b.n	8009654 <_malloc_r+0x34>
 80096f6:	463c      	mov	r4, r7
 80096f8:	687f      	ldr	r7, [r7, #4]
 80096fa:	e7b6      	b.n	800966a <_malloc_r+0x4a>
 80096fc:	461a      	mov	r2, r3
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	42a3      	cmp	r3, r4
 8009702:	d1fb      	bne.n	80096fc <_malloc_r+0xdc>
 8009704:	2300      	movs	r3, #0
 8009706:	6053      	str	r3, [r2, #4]
 8009708:	e7de      	b.n	80096c8 <_malloc_r+0xa8>
 800970a:	230c      	movs	r3, #12
 800970c:	6033      	str	r3, [r6, #0]
 800970e:	4630      	mov	r0, r6
 8009710:	f000 f80c 	bl	800972c <__malloc_unlock>
 8009714:	e794      	b.n	8009640 <_malloc_r+0x20>
 8009716:	6005      	str	r5, [r0, #0]
 8009718:	e7d6      	b.n	80096c8 <_malloc_r+0xa8>
 800971a:	bf00      	nop
 800971c:	200009f0 	.word	0x200009f0

08009720 <__malloc_lock>:
 8009720:	4801      	ldr	r0, [pc, #4]	@ (8009728 <__malloc_lock+0x8>)
 8009722:	f7ff b8a0 	b.w	8008866 <__retarget_lock_acquire_recursive>
 8009726:	bf00      	nop
 8009728:	200009e8 	.word	0x200009e8

0800972c <__malloc_unlock>:
 800972c:	4801      	ldr	r0, [pc, #4]	@ (8009734 <__malloc_unlock+0x8>)
 800972e:	f7ff b89b 	b.w	8008868 <__retarget_lock_release_recursive>
 8009732:	bf00      	nop
 8009734:	200009e8 	.word	0x200009e8

08009738 <_Balloc>:
 8009738:	b570      	push	{r4, r5, r6, lr}
 800973a:	69c6      	ldr	r6, [r0, #28]
 800973c:	4604      	mov	r4, r0
 800973e:	460d      	mov	r5, r1
 8009740:	b976      	cbnz	r6, 8009760 <_Balloc+0x28>
 8009742:	2010      	movs	r0, #16
 8009744:	f7ff ff42 	bl	80095cc <malloc>
 8009748:	4602      	mov	r2, r0
 800974a:	61e0      	str	r0, [r4, #28]
 800974c:	b920      	cbnz	r0, 8009758 <_Balloc+0x20>
 800974e:	4b18      	ldr	r3, [pc, #96]	@ (80097b0 <_Balloc+0x78>)
 8009750:	4818      	ldr	r0, [pc, #96]	@ (80097b4 <_Balloc+0x7c>)
 8009752:	216b      	movs	r1, #107	@ 0x6b
 8009754:	f000 fd98 	bl	800a288 <__assert_func>
 8009758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800975c:	6006      	str	r6, [r0, #0]
 800975e:	60c6      	str	r6, [r0, #12]
 8009760:	69e6      	ldr	r6, [r4, #28]
 8009762:	68f3      	ldr	r3, [r6, #12]
 8009764:	b183      	cbz	r3, 8009788 <_Balloc+0x50>
 8009766:	69e3      	ldr	r3, [r4, #28]
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800976e:	b9b8      	cbnz	r0, 80097a0 <_Balloc+0x68>
 8009770:	2101      	movs	r1, #1
 8009772:	fa01 f605 	lsl.w	r6, r1, r5
 8009776:	1d72      	adds	r2, r6, #5
 8009778:	0092      	lsls	r2, r2, #2
 800977a:	4620      	mov	r0, r4
 800977c:	f000 fda2 	bl	800a2c4 <_calloc_r>
 8009780:	b160      	cbz	r0, 800979c <_Balloc+0x64>
 8009782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009786:	e00e      	b.n	80097a6 <_Balloc+0x6e>
 8009788:	2221      	movs	r2, #33	@ 0x21
 800978a:	2104      	movs	r1, #4
 800978c:	4620      	mov	r0, r4
 800978e:	f000 fd99 	bl	800a2c4 <_calloc_r>
 8009792:	69e3      	ldr	r3, [r4, #28]
 8009794:	60f0      	str	r0, [r6, #12]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d1e4      	bne.n	8009766 <_Balloc+0x2e>
 800979c:	2000      	movs	r0, #0
 800979e:	bd70      	pop	{r4, r5, r6, pc}
 80097a0:	6802      	ldr	r2, [r0, #0]
 80097a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80097a6:	2300      	movs	r3, #0
 80097a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097ac:	e7f7      	b.n	800979e <_Balloc+0x66>
 80097ae:	bf00      	nop
 80097b0:	0800b1b9 	.word	0x0800b1b9
 80097b4:	0800b239 	.word	0x0800b239

080097b8 <_Bfree>:
 80097b8:	b570      	push	{r4, r5, r6, lr}
 80097ba:	69c6      	ldr	r6, [r0, #28]
 80097bc:	4605      	mov	r5, r0
 80097be:	460c      	mov	r4, r1
 80097c0:	b976      	cbnz	r6, 80097e0 <_Bfree+0x28>
 80097c2:	2010      	movs	r0, #16
 80097c4:	f7ff ff02 	bl	80095cc <malloc>
 80097c8:	4602      	mov	r2, r0
 80097ca:	61e8      	str	r0, [r5, #28]
 80097cc:	b920      	cbnz	r0, 80097d8 <_Bfree+0x20>
 80097ce:	4b09      	ldr	r3, [pc, #36]	@ (80097f4 <_Bfree+0x3c>)
 80097d0:	4809      	ldr	r0, [pc, #36]	@ (80097f8 <_Bfree+0x40>)
 80097d2:	218f      	movs	r1, #143	@ 0x8f
 80097d4:	f000 fd58 	bl	800a288 <__assert_func>
 80097d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097dc:	6006      	str	r6, [r0, #0]
 80097de:	60c6      	str	r6, [r0, #12]
 80097e0:	b13c      	cbz	r4, 80097f2 <_Bfree+0x3a>
 80097e2:	69eb      	ldr	r3, [r5, #28]
 80097e4:	6862      	ldr	r2, [r4, #4]
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097ec:	6021      	str	r1, [r4, #0]
 80097ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80097f2:	bd70      	pop	{r4, r5, r6, pc}
 80097f4:	0800b1b9 	.word	0x0800b1b9
 80097f8:	0800b239 	.word	0x0800b239

080097fc <__multadd>:
 80097fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009800:	690d      	ldr	r5, [r1, #16]
 8009802:	4607      	mov	r7, r0
 8009804:	460c      	mov	r4, r1
 8009806:	461e      	mov	r6, r3
 8009808:	f101 0c14 	add.w	ip, r1, #20
 800980c:	2000      	movs	r0, #0
 800980e:	f8dc 3000 	ldr.w	r3, [ip]
 8009812:	b299      	uxth	r1, r3
 8009814:	fb02 6101 	mla	r1, r2, r1, r6
 8009818:	0c1e      	lsrs	r6, r3, #16
 800981a:	0c0b      	lsrs	r3, r1, #16
 800981c:	fb02 3306 	mla	r3, r2, r6, r3
 8009820:	b289      	uxth	r1, r1
 8009822:	3001      	adds	r0, #1
 8009824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009828:	4285      	cmp	r5, r0
 800982a:	f84c 1b04 	str.w	r1, [ip], #4
 800982e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009832:	dcec      	bgt.n	800980e <__multadd+0x12>
 8009834:	b30e      	cbz	r6, 800987a <__multadd+0x7e>
 8009836:	68a3      	ldr	r3, [r4, #8]
 8009838:	42ab      	cmp	r3, r5
 800983a:	dc19      	bgt.n	8009870 <__multadd+0x74>
 800983c:	6861      	ldr	r1, [r4, #4]
 800983e:	4638      	mov	r0, r7
 8009840:	3101      	adds	r1, #1
 8009842:	f7ff ff79 	bl	8009738 <_Balloc>
 8009846:	4680      	mov	r8, r0
 8009848:	b928      	cbnz	r0, 8009856 <__multadd+0x5a>
 800984a:	4602      	mov	r2, r0
 800984c:	4b0c      	ldr	r3, [pc, #48]	@ (8009880 <__multadd+0x84>)
 800984e:	480d      	ldr	r0, [pc, #52]	@ (8009884 <__multadd+0x88>)
 8009850:	21ba      	movs	r1, #186	@ 0xba
 8009852:	f000 fd19 	bl	800a288 <__assert_func>
 8009856:	6922      	ldr	r2, [r4, #16]
 8009858:	3202      	adds	r2, #2
 800985a:	f104 010c 	add.w	r1, r4, #12
 800985e:	0092      	lsls	r2, r2, #2
 8009860:	300c      	adds	r0, #12
 8009862:	f7ff f802 	bl	800886a <memcpy>
 8009866:	4621      	mov	r1, r4
 8009868:	4638      	mov	r0, r7
 800986a:	f7ff ffa5 	bl	80097b8 <_Bfree>
 800986e:	4644      	mov	r4, r8
 8009870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009874:	3501      	adds	r5, #1
 8009876:	615e      	str	r6, [r3, #20]
 8009878:	6125      	str	r5, [r4, #16]
 800987a:	4620      	mov	r0, r4
 800987c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009880:	0800b228 	.word	0x0800b228
 8009884:	0800b239 	.word	0x0800b239

08009888 <__hi0bits>:
 8009888:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800988c:	4603      	mov	r3, r0
 800988e:	bf36      	itet	cc
 8009890:	0403      	lslcc	r3, r0, #16
 8009892:	2000      	movcs	r0, #0
 8009894:	2010      	movcc	r0, #16
 8009896:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800989a:	bf3c      	itt	cc
 800989c:	021b      	lslcc	r3, r3, #8
 800989e:	3008      	addcc	r0, #8
 80098a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098a4:	bf3c      	itt	cc
 80098a6:	011b      	lslcc	r3, r3, #4
 80098a8:	3004      	addcc	r0, #4
 80098aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098ae:	bf3c      	itt	cc
 80098b0:	009b      	lslcc	r3, r3, #2
 80098b2:	3002      	addcc	r0, #2
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	db05      	blt.n	80098c4 <__hi0bits+0x3c>
 80098b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80098bc:	f100 0001 	add.w	r0, r0, #1
 80098c0:	bf08      	it	eq
 80098c2:	2020      	moveq	r0, #32
 80098c4:	4770      	bx	lr

080098c6 <__lo0bits>:
 80098c6:	6803      	ldr	r3, [r0, #0]
 80098c8:	4602      	mov	r2, r0
 80098ca:	f013 0007 	ands.w	r0, r3, #7
 80098ce:	d00b      	beq.n	80098e8 <__lo0bits+0x22>
 80098d0:	07d9      	lsls	r1, r3, #31
 80098d2:	d421      	bmi.n	8009918 <__lo0bits+0x52>
 80098d4:	0798      	lsls	r0, r3, #30
 80098d6:	bf49      	itett	mi
 80098d8:	085b      	lsrmi	r3, r3, #1
 80098da:	089b      	lsrpl	r3, r3, #2
 80098dc:	2001      	movmi	r0, #1
 80098de:	6013      	strmi	r3, [r2, #0]
 80098e0:	bf5c      	itt	pl
 80098e2:	6013      	strpl	r3, [r2, #0]
 80098e4:	2002      	movpl	r0, #2
 80098e6:	4770      	bx	lr
 80098e8:	b299      	uxth	r1, r3
 80098ea:	b909      	cbnz	r1, 80098f0 <__lo0bits+0x2a>
 80098ec:	0c1b      	lsrs	r3, r3, #16
 80098ee:	2010      	movs	r0, #16
 80098f0:	b2d9      	uxtb	r1, r3
 80098f2:	b909      	cbnz	r1, 80098f8 <__lo0bits+0x32>
 80098f4:	3008      	adds	r0, #8
 80098f6:	0a1b      	lsrs	r3, r3, #8
 80098f8:	0719      	lsls	r1, r3, #28
 80098fa:	bf04      	itt	eq
 80098fc:	091b      	lsreq	r3, r3, #4
 80098fe:	3004      	addeq	r0, #4
 8009900:	0799      	lsls	r1, r3, #30
 8009902:	bf04      	itt	eq
 8009904:	089b      	lsreq	r3, r3, #2
 8009906:	3002      	addeq	r0, #2
 8009908:	07d9      	lsls	r1, r3, #31
 800990a:	d403      	bmi.n	8009914 <__lo0bits+0x4e>
 800990c:	085b      	lsrs	r3, r3, #1
 800990e:	f100 0001 	add.w	r0, r0, #1
 8009912:	d003      	beq.n	800991c <__lo0bits+0x56>
 8009914:	6013      	str	r3, [r2, #0]
 8009916:	4770      	bx	lr
 8009918:	2000      	movs	r0, #0
 800991a:	4770      	bx	lr
 800991c:	2020      	movs	r0, #32
 800991e:	4770      	bx	lr

08009920 <__i2b>:
 8009920:	b510      	push	{r4, lr}
 8009922:	460c      	mov	r4, r1
 8009924:	2101      	movs	r1, #1
 8009926:	f7ff ff07 	bl	8009738 <_Balloc>
 800992a:	4602      	mov	r2, r0
 800992c:	b928      	cbnz	r0, 800993a <__i2b+0x1a>
 800992e:	4b05      	ldr	r3, [pc, #20]	@ (8009944 <__i2b+0x24>)
 8009930:	4805      	ldr	r0, [pc, #20]	@ (8009948 <__i2b+0x28>)
 8009932:	f240 1145 	movw	r1, #325	@ 0x145
 8009936:	f000 fca7 	bl	800a288 <__assert_func>
 800993a:	2301      	movs	r3, #1
 800993c:	6144      	str	r4, [r0, #20]
 800993e:	6103      	str	r3, [r0, #16]
 8009940:	bd10      	pop	{r4, pc}
 8009942:	bf00      	nop
 8009944:	0800b228 	.word	0x0800b228
 8009948:	0800b239 	.word	0x0800b239

0800994c <__multiply>:
 800994c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009950:	4617      	mov	r7, r2
 8009952:	690a      	ldr	r2, [r1, #16]
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	429a      	cmp	r2, r3
 8009958:	bfa8      	it	ge
 800995a:	463b      	movge	r3, r7
 800995c:	4689      	mov	r9, r1
 800995e:	bfa4      	itt	ge
 8009960:	460f      	movge	r7, r1
 8009962:	4699      	movge	r9, r3
 8009964:	693d      	ldr	r5, [r7, #16]
 8009966:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	eb05 060a 	add.w	r6, r5, sl
 8009972:	42b3      	cmp	r3, r6
 8009974:	b085      	sub	sp, #20
 8009976:	bfb8      	it	lt
 8009978:	3101      	addlt	r1, #1
 800997a:	f7ff fedd 	bl	8009738 <_Balloc>
 800997e:	b930      	cbnz	r0, 800998e <__multiply+0x42>
 8009980:	4602      	mov	r2, r0
 8009982:	4b41      	ldr	r3, [pc, #260]	@ (8009a88 <__multiply+0x13c>)
 8009984:	4841      	ldr	r0, [pc, #260]	@ (8009a8c <__multiply+0x140>)
 8009986:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800998a:	f000 fc7d 	bl	800a288 <__assert_func>
 800998e:	f100 0414 	add.w	r4, r0, #20
 8009992:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009996:	4623      	mov	r3, r4
 8009998:	2200      	movs	r2, #0
 800999a:	4573      	cmp	r3, lr
 800999c:	d320      	bcc.n	80099e0 <__multiply+0x94>
 800999e:	f107 0814 	add.w	r8, r7, #20
 80099a2:	f109 0114 	add.w	r1, r9, #20
 80099a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80099aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80099ae:	9302      	str	r3, [sp, #8]
 80099b0:	1beb      	subs	r3, r5, r7
 80099b2:	3b15      	subs	r3, #21
 80099b4:	f023 0303 	bic.w	r3, r3, #3
 80099b8:	3304      	adds	r3, #4
 80099ba:	3715      	adds	r7, #21
 80099bc:	42bd      	cmp	r5, r7
 80099be:	bf38      	it	cc
 80099c0:	2304      	movcc	r3, #4
 80099c2:	9301      	str	r3, [sp, #4]
 80099c4:	9b02      	ldr	r3, [sp, #8]
 80099c6:	9103      	str	r1, [sp, #12]
 80099c8:	428b      	cmp	r3, r1
 80099ca:	d80c      	bhi.n	80099e6 <__multiply+0x9a>
 80099cc:	2e00      	cmp	r6, #0
 80099ce:	dd03      	ble.n	80099d8 <__multiply+0x8c>
 80099d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d055      	beq.n	8009a84 <__multiply+0x138>
 80099d8:	6106      	str	r6, [r0, #16]
 80099da:	b005      	add	sp, #20
 80099dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e0:	f843 2b04 	str.w	r2, [r3], #4
 80099e4:	e7d9      	b.n	800999a <__multiply+0x4e>
 80099e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80099ea:	f1ba 0f00 	cmp.w	sl, #0
 80099ee:	d01f      	beq.n	8009a30 <__multiply+0xe4>
 80099f0:	46c4      	mov	ip, r8
 80099f2:	46a1      	mov	r9, r4
 80099f4:	2700      	movs	r7, #0
 80099f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80099fa:	f8d9 3000 	ldr.w	r3, [r9]
 80099fe:	fa1f fb82 	uxth.w	fp, r2
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	fb0a 330b 	mla	r3, sl, fp, r3
 8009a08:	443b      	add	r3, r7
 8009a0a:	f8d9 7000 	ldr.w	r7, [r9]
 8009a0e:	0c12      	lsrs	r2, r2, #16
 8009a10:	0c3f      	lsrs	r7, r7, #16
 8009a12:	fb0a 7202 	mla	r2, sl, r2, r7
 8009a16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a20:	4565      	cmp	r5, ip
 8009a22:	f849 3b04 	str.w	r3, [r9], #4
 8009a26:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009a2a:	d8e4      	bhi.n	80099f6 <__multiply+0xaa>
 8009a2c:	9b01      	ldr	r3, [sp, #4]
 8009a2e:	50e7      	str	r7, [r4, r3]
 8009a30:	9b03      	ldr	r3, [sp, #12]
 8009a32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009a36:	3104      	adds	r1, #4
 8009a38:	f1b9 0f00 	cmp.w	r9, #0
 8009a3c:	d020      	beq.n	8009a80 <__multiply+0x134>
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	4647      	mov	r7, r8
 8009a42:	46a4      	mov	ip, r4
 8009a44:	f04f 0a00 	mov.w	sl, #0
 8009a48:	f8b7 b000 	ldrh.w	fp, [r7]
 8009a4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009a50:	fb09 220b 	mla	r2, r9, fp, r2
 8009a54:	4452      	add	r2, sl
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a5c:	f84c 3b04 	str.w	r3, [ip], #4
 8009a60:	f857 3b04 	ldr.w	r3, [r7], #4
 8009a64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a68:	f8bc 3000 	ldrh.w	r3, [ip]
 8009a6c:	fb09 330a 	mla	r3, r9, sl, r3
 8009a70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009a74:	42bd      	cmp	r5, r7
 8009a76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a7a:	d8e5      	bhi.n	8009a48 <__multiply+0xfc>
 8009a7c:	9a01      	ldr	r2, [sp, #4]
 8009a7e:	50a3      	str	r3, [r4, r2]
 8009a80:	3404      	adds	r4, #4
 8009a82:	e79f      	b.n	80099c4 <__multiply+0x78>
 8009a84:	3e01      	subs	r6, #1
 8009a86:	e7a1      	b.n	80099cc <__multiply+0x80>
 8009a88:	0800b228 	.word	0x0800b228
 8009a8c:	0800b239 	.word	0x0800b239

08009a90 <__pow5mult>:
 8009a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a94:	4615      	mov	r5, r2
 8009a96:	f012 0203 	ands.w	r2, r2, #3
 8009a9a:	4607      	mov	r7, r0
 8009a9c:	460e      	mov	r6, r1
 8009a9e:	d007      	beq.n	8009ab0 <__pow5mult+0x20>
 8009aa0:	4c25      	ldr	r4, [pc, #148]	@ (8009b38 <__pow5mult+0xa8>)
 8009aa2:	3a01      	subs	r2, #1
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009aaa:	f7ff fea7 	bl	80097fc <__multadd>
 8009aae:	4606      	mov	r6, r0
 8009ab0:	10ad      	asrs	r5, r5, #2
 8009ab2:	d03d      	beq.n	8009b30 <__pow5mult+0xa0>
 8009ab4:	69fc      	ldr	r4, [r7, #28]
 8009ab6:	b97c      	cbnz	r4, 8009ad8 <__pow5mult+0x48>
 8009ab8:	2010      	movs	r0, #16
 8009aba:	f7ff fd87 	bl	80095cc <malloc>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	61f8      	str	r0, [r7, #28]
 8009ac2:	b928      	cbnz	r0, 8009ad0 <__pow5mult+0x40>
 8009ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8009b3c <__pow5mult+0xac>)
 8009ac6:	481e      	ldr	r0, [pc, #120]	@ (8009b40 <__pow5mult+0xb0>)
 8009ac8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009acc:	f000 fbdc 	bl	800a288 <__assert_func>
 8009ad0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ad4:	6004      	str	r4, [r0, #0]
 8009ad6:	60c4      	str	r4, [r0, #12]
 8009ad8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009adc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ae0:	b94c      	cbnz	r4, 8009af6 <__pow5mult+0x66>
 8009ae2:	f240 2171 	movw	r1, #625	@ 0x271
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	f7ff ff1a 	bl	8009920 <__i2b>
 8009aec:	2300      	movs	r3, #0
 8009aee:	f8c8 0008 	str.w	r0, [r8, #8]
 8009af2:	4604      	mov	r4, r0
 8009af4:	6003      	str	r3, [r0, #0]
 8009af6:	f04f 0900 	mov.w	r9, #0
 8009afa:	07eb      	lsls	r3, r5, #31
 8009afc:	d50a      	bpl.n	8009b14 <__pow5mult+0x84>
 8009afe:	4631      	mov	r1, r6
 8009b00:	4622      	mov	r2, r4
 8009b02:	4638      	mov	r0, r7
 8009b04:	f7ff ff22 	bl	800994c <__multiply>
 8009b08:	4631      	mov	r1, r6
 8009b0a:	4680      	mov	r8, r0
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	f7ff fe53 	bl	80097b8 <_Bfree>
 8009b12:	4646      	mov	r6, r8
 8009b14:	106d      	asrs	r5, r5, #1
 8009b16:	d00b      	beq.n	8009b30 <__pow5mult+0xa0>
 8009b18:	6820      	ldr	r0, [r4, #0]
 8009b1a:	b938      	cbnz	r0, 8009b2c <__pow5mult+0x9c>
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	4621      	mov	r1, r4
 8009b20:	4638      	mov	r0, r7
 8009b22:	f7ff ff13 	bl	800994c <__multiply>
 8009b26:	6020      	str	r0, [r4, #0]
 8009b28:	f8c0 9000 	str.w	r9, [r0]
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	e7e4      	b.n	8009afa <__pow5mult+0x6a>
 8009b30:	4630      	mov	r0, r6
 8009b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b36:	bf00      	nop
 8009b38:	0800b2ec 	.word	0x0800b2ec
 8009b3c:	0800b1b9 	.word	0x0800b1b9
 8009b40:	0800b239 	.word	0x0800b239

08009b44 <__lshift>:
 8009b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b48:	460c      	mov	r4, r1
 8009b4a:	6849      	ldr	r1, [r1, #4]
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b52:	68a3      	ldr	r3, [r4, #8]
 8009b54:	4607      	mov	r7, r0
 8009b56:	4691      	mov	r9, r2
 8009b58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b5c:	f108 0601 	add.w	r6, r8, #1
 8009b60:	42b3      	cmp	r3, r6
 8009b62:	db0b      	blt.n	8009b7c <__lshift+0x38>
 8009b64:	4638      	mov	r0, r7
 8009b66:	f7ff fde7 	bl	8009738 <_Balloc>
 8009b6a:	4605      	mov	r5, r0
 8009b6c:	b948      	cbnz	r0, 8009b82 <__lshift+0x3e>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	4b28      	ldr	r3, [pc, #160]	@ (8009c14 <__lshift+0xd0>)
 8009b72:	4829      	ldr	r0, [pc, #164]	@ (8009c18 <__lshift+0xd4>)
 8009b74:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009b78:	f000 fb86 	bl	800a288 <__assert_func>
 8009b7c:	3101      	adds	r1, #1
 8009b7e:	005b      	lsls	r3, r3, #1
 8009b80:	e7ee      	b.n	8009b60 <__lshift+0x1c>
 8009b82:	2300      	movs	r3, #0
 8009b84:	f100 0114 	add.w	r1, r0, #20
 8009b88:	f100 0210 	add.w	r2, r0, #16
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	4553      	cmp	r3, sl
 8009b90:	db33      	blt.n	8009bfa <__lshift+0xb6>
 8009b92:	6920      	ldr	r0, [r4, #16]
 8009b94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b98:	f104 0314 	add.w	r3, r4, #20
 8009b9c:	f019 091f 	ands.w	r9, r9, #31
 8009ba0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ba4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ba8:	d02b      	beq.n	8009c02 <__lshift+0xbe>
 8009baa:	f1c9 0e20 	rsb	lr, r9, #32
 8009bae:	468a      	mov	sl, r1
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	6818      	ldr	r0, [r3, #0]
 8009bb4:	fa00 f009 	lsl.w	r0, r0, r9
 8009bb8:	4310      	orrs	r0, r2
 8009bba:	f84a 0b04 	str.w	r0, [sl], #4
 8009bbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bc2:	459c      	cmp	ip, r3
 8009bc4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009bc8:	d8f3      	bhi.n	8009bb2 <__lshift+0x6e>
 8009bca:	ebac 0304 	sub.w	r3, ip, r4
 8009bce:	3b15      	subs	r3, #21
 8009bd0:	f023 0303 	bic.w	r3, r3, #3
 8009bd4:	3304      	adds	r3, #4
 8009bd6:	f104 0015 	add.w	r0, r4, #21
 8009bda:	4560      	cmp	r0, ip
 8009bdc:	bf88      	it	hi
 8009bde:	2304      	movhi	r3, #4
 8009be0:	50ca      	str	r2, [r1, r3]
 8009be2:	b10a      	cbz	r2, 8009be8 <__lshift+0xa4>
 8009be4:	f108 0602 	add.w	r6, r8, #2
 8009be8:	3e01      	subs	r6, #1
 8009bea:	4638      	mov	r0, r7
 8009bec:	612e      	str	r6, [r5, #16]
 8009bee:	4621      	mov	r1, r4
 8009bf0:	f7ff fde2 	bl	80097b8 <_Bfree>
 8009bf4:	4628      	mov	r0, r5
 8009bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bfa:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bfe:	3301      	adds	r3, #1
 8009c00:	e7c5      	b.n	8009b8e <__lshift+0x4a>
 8009c02:	3904      	subs	r1, #4
 8009c04:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c08:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c0c:	459c      	cmp	ip, r3
 8009c0e:	d8f9      	bhi.n	8009c04 <__lshift+0xc0>
 8009c10:	e7ea      	b.n	8009be8 <__lshift+0xa4>
 8009c12:	bf00      	nop
 8009c14:	0800b228 	.word	0x0800b228
 8009c18:	0800b239 	.word	0x0800b239

08009c1c <__mcmp>:
 8009c1c:	690a      	ldr	r2, [r1, #16]
 8009c1e:	4603      	mov	r3, r0
 8009c20:	6900      	ldr	r0, [r0, #16]
 8009c22:	1a80      	subs	r0, r0, r2
 8009c24:	b530      	push	{r4, r5, lr}
 8009c26:	d10e      	bne.n	8009c46 <__mcmp+0x2a>
 8009c28:	3314      	adds	r3, #20
 8009c2a:	3114      	adds	r1, #20
 8009c2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c3c:	4295      	cmp	r5, r2
 8009c3e:	d003      	beq.n	8009c48 <__mcmp+0x2c>
 8009c40:	d205      	bcs.n	8009c4e <__mcmp+0x32>
 8009c42:	f04f 30ff 	mov.w	r0, #4294967295
 8009c46:	bd30      	pop	{r4, r5, pc}
 8009c48:	42a3      	cmp	r3, r4
 8009c4a:	d3f3      	bcc.n	8009c34 <__mcmp+0x18>
 8009c4c:	e7fb      	b.n	8009c46 <__mcmp+0x2a>
 8009c4e:	2001      	movs	r0, #1
 8009c50:	e7f9      	b.n	8009c46 <__mcmp+0x2a>
	...

08009c54 <__mdiff>:
 8009c54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c58:	4689      	mov	r9, r1
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	4611      	mov	r1, r2
 8009c5e:	4648      	mov	r0, r9
 8009c60:	4614      	mov	r4, r2
 8009c62:	f7ff ffdb 	bl	8009c1c <__mcmp>
 8009c66:	1e05      	subs	r5, r0, #0
 8009c68:	d112      	bne.n	8009c90 <__mdiff+0x3c>
 8009c6a:	4629      	mov	r1, r5
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f7ff fd63 	bl	8009738 <_Balloc>
 8009c72:	4602      	mov	r2, r0
 8009c74:	b928      	cbnz	r0, 8009c82 <__mdiff+0x2e>
 8009c76:	4b3f      	ldr	r3, [pc, #252]	@ (8009d74 <__mdiff+0x120>)
 8009c78:	f240 2137 	movw	r1, #567	@ 0x237
 8009c7c:	483e      	ldr	r0, [pc, #248]	@ (8009d78 <__mdiff+0x124>)
 8009c7e:	f000 fb03 	bl	800a288 <__assert_func>
 8009c82:	2301      	movs	r3, #1
 8009c84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c88:	4610      	mov	r0, r2
 8009c8a:	b003      	add	sp, #12
 8009c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c90:	bfbc      	itt	lt
 8009c92:	464b      	movlt	r3, r9
 8009c94:	46a1      	movlt	r9, r4
 8009c96:	4630      	mov	r0, r6
 8009c98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009c9c:	bfba      	itte	lt
 8009c9e:	461c      	movlt	r4, r3
 8009ca0:	2501      	movlt	r5, #1
 8009ca2:	2500      	movge	r5, #0
 8009ca4:	f7ff fd48 	bl	8009738 <_Balloc>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	b918      	cbnz	r0, 8009cb4 <__mdiff+0x60>
 8009cac:	4b31      	ldr	r3, [pc, #196]	@ (8009d74 <__mdiff+0x120>)
 8009cae:	f240 2145 	movw	r1, #581	@ 0x245
 8009cb2:	e7e3      	b.n	8009c7c <__mdiff+0x28>
 8009cb4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009cb8:	6926      	ldr	r6, [r4, #16]
 8009cba:	60c5      	str	r5, [r0, #12]
 8009cbc:	f109 0310 	add.w	r3, r9, #16
 8009cc0:	f109 0514 	add.w	r5, r9, #20
 8009cc4:	f104 0e14 	add.w	lr, r4, #20
 8009cc8:	f100 0b14 	add.w	fp, r0, #20
 8009ccc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009cd0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009cd4:	9301      	str	r3, [sp, #4]
 8009cd6:	46d9      	mov	r9, fp
 8009cd8:	f04f 0c00 	mov.w	ip, #0
 8009cdc:	9b01      	ldr	r3, [sp, #4]
 8009cde:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009ce2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009ce6:	9301      	str	r3, [sp, #4]
 8009ce8:	fa1f f38a 	uxth.w	r3, sl
 8009cec:	4619      	mov	r1, r3
 8009cee:	b283      	uxth	r3, r0
 8009cf0:	1acb      	subs	r3, r1, r3
 8009cf2:	0c00      	lsrs	r0, r0, #16
 8009cf4:	4463      	add	r3, ip
 8009cf6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009cfa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009d04:	4576      	cmp	r6, lr
 8009d06:	f849 3b04 	str.w	r3, [r9], #4
 8009d0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d0e:	d8e5      	bhi.n	8009cdc <__mdiff+0x88>
 8009d10:	1b33      	subs	r3, r6, r4
 8009d12:	3b15      	subs	r3, #21
 8009d14:	f023 0303 	bic.w	r3, r3, #3
 8009d18:	3415      	adds	r4, #21
 8009d1a:	3304      	adds	r3, #4
 8009d1c:	42a6      	cmp	r6, r4
 8009d1e:	bf38      	it	cc
 8009d20:	2304      	movcc	r3, #4
 8009d22:	441d      	add	r5, r3
 8009d24:	445b      	add	r3, fp
 8009d26:	461e      	mov	r6, r3
 8009d28:	462c      	mov	r4, r5
 8009d2a:	4544      	cmp	r4, r8
 8009d2c:	d30e      	bcc.n	8009d4c <__mdiff+0xf8>
 8009d2e:	f108 0103 	add.w	r1, r8, #3
 8009d32:	1b49      	subs	r1, r1, r5
 8009d34:	f021 0103 	bic.w	r1, r1, #3
 8009d38:	3d03      	subs	r5, #3
 8009d3a:	45a8      	cmp	r8, r5
 8009d3c:	bf38      	it	cc
 8009d3e:	2100      	movcc	r1, #0
 8009d40:	440b      	add	r3, r1
 8009d42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d46:	b191      	cbz	r1, 8009d6e <__mdiff+0x11a>
 8009d48:	6117      	str	r7, [r2, #16]
 8009d4a:	e79d      	b.n	8009c88 <__mdiff+0x34>
 8009d4c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009d50:	46e6      	mov	lr, ip
 8009d52:	0c08      	lsrs	r0, r1, #16
 8009d54:	fa1c fc81 	uxtah	ip, ip, r1
 8009d58:	4471      	add	r1, lr
 8009d5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009d5e:	b289      	uxth	r1, r1
 8009d60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d64:	f846 1b04 	str.w	r1, [r6], #4
 8009d68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d6c:	e7dd      	b.n	8009d2a <__mdiff+0xd6>
 8009d6e:	3f01      	subs	r7, #1
 8009d70:	e7e7      	b.n	8009d42 <__mdiff+0xee>
 8009d72:	bf00      	nop
 8009d74:	0800b228 	.word	0x0800b228
 8009d78:	0800b239 	.word	0x0800b239

08009d7c <__d2b>:
 8009d7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009d80:	460f      	mov	r7, r1
 8009d82:	2101      	movs	r1, #1
 8009d84:	ec59 8b10 	vmov	r8, r9, d0
 8009d88:	4616      	mov	r6, r2
 8009d8a:	f7ff fcd5 	bl	8009738 <_Balloc>
 8009d8e:	4604      	mov	r4, r0
 8009d90:	b930      	cbnz	r0, 8009da0 <__d2b+0x24>
 8009d92:	4602      	mov	r2, r0
 8009d94:	4b23      	ldr	r3, [pc, #140]	@ (8009e24 <__d2b+0xa8>)
 8009d96:	4824      	ldr	r0, [pc, #144]	@ (8009e28 <__d2b+0xac>)
 8009d98:	f240 310f 	movw	r1, #783	@ 0x30f
 8009d9c:	f000 fa74 	bl	800a288 <__assert_func>
 8009da0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009da4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009da8:	b10d      	cbz	r5, 8009dae <__d2b+0x32>
 8009daa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009dae:	9301      	str	r3, [sp, #4]
 8009db0:	f1b8 0300 	subs.w	r3, r8, #0
 8009db4:	d023      	beq.n	8009dfe <__d2b+0x82>
 8009db6:	4668      	mov	r0, sp
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	f7ff fd84 	bl	80098c6 <__lo0bits>
 8009dbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009dc2:	b1d0      	cbz	r0, 8009dfa <__d2b+0x7e>
 8009dc4:	f1c0 0320 	rsb	r3, r0, #32
 8009dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8009dcc:	430b      	orrs	r3, r1
 8009dce:	40c2      	lsrs	r2, r0
 8009dd0:	6163      	str	r3, [r4, #20]
 8009dd2:	9201      	str	r2, [sp, #4]
 8009dd4:	9b01      	ldr	r3, [sp, #4]
 8009dd6:	61a3      	str	r3, [r4, #24]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	bf0c      	ite	eq
 8009ddc:	2201      	moveq	r2, #1
 8009dde:	2202      	movne	r2, #2
 8009de0:	6122      	str	r2, [r4, #16]
 8009de2:	b1a5      	cbz	r5, 8009e0e <__d2b+0x92>
 8009de4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009de8:	4405      	add	r5, r0
 8009dea:	603d      	str	r5, [r7, #0]
 8009dec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009df0:	6030      	str	r0, [r6, #0]
 8009df2:	4620      	mov	r0, r4
 8009df4:	b003      	add	sp, #12
 8009df6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009dfa:	6161      	str	r1, [r4, #20]
 8009dfc:	e7ea      	b.n	8009dd4 <__d2b+0x58>
 8009dfe:	a801      	add	r0, sp, #4
 8009e00:	f7ff fd61 	bl	80098c6 <__lo0bits>
 8009e04:	9b01      	ldr	r3, [sp, #4]
 8009e06:	6163      	str	r3, [r4, #20]
 8009e08:	3020      	adds	r0, #32
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	e7e8      	b.n	8009de0 <__d2b+0x64>
 8009e0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009e12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009e16:	6038      	str	r0, [r7, #0]
 8009e18:	6918      	ldr	r0, [r3, #16]
 8009e1a:	f7ff fd35 	bl	8009888 <__hi0bits>
 8009e1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009e22:	e7e5      	b.n	8009df0 <__d2b+0x74>
 8009e24:	0800b228 	.word	0x0800b228
 8009e28:	0800b239 	.word	0x0800b239

08009e2c <__ssputs_r>:
 8009e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e30:	688e      	ldr	r6, [r1, #8]
 8009e32:	461f      	mov	r7, r3
 8009e34:	42be      	cmp	r6, r7
 8009e36:	680b      	ldr	r3, [r1, #0]
 8009e38:	4682      	mov	sl, r0
 8009e3a:	460c      	mov	r4, r1
 8009e3c:	4690      	mov	r8, r2
 8009e3e:	d82d      	bhi.n	8009e9c <__ssputs_r+0x70>
 8009e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009e48:	d026      	beq.n	8009e98 <__ssputs_r+0x6c>
 8009e4a:	6965      	ldr	r5, [r4, #20]
 8009e4c:	6909      	ldr	r1, [r1, #16]
 8009e4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e52:	eba3 0901 	sub.w	r9, r3, r1
 8009e56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e5a:	1c7b      	adds	r3, r7, #1
 8009e5c:	444b      	add	r3, r9
 8009e5e:	106d      	asrs	r5, r5, #1
 8009e60:	429d      	cmp	r5, r3
 8009e62:	bf38      	it	cc
 8009e64:	461d      	movcc	r5, r3
 8009e66:	0553      	lsls	r3, r2, #21
 8009e68:	d527      	bpl.n	8009eba <__ssputs_r+0x8e>
 8009e6a:	4629      	mov	r1, r5
 8009e6c:	f7ff fbd8 	bl	8009620 <_malloc_r>
 8009e70:	4606      	mov	r6, r0
 8009e72:	b360      	cbz	r0, 8009ece <__ssputs_r+0xa2>
 8009e74:	6921      	ldr	r1, [r4, #16]
 8009e76:	464a      	mov	r2, r9
 8009e78:	f7fe fcf7 	bl	800886a <memcpy>
 8009e7c:	89a3      	ldrh	r3, [r4, #12]
 8009e7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009e82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e86:	81a3      	strh	r3, [r4, #12]
 8009e88:	6126      	str	r6, [r4, #16]
 8009e8a:	6165      	str	r5, [r4, #20]
 8009e8c:	444e      	add	r6, r9
 8009e8e:	eba5 0509 	sub.w	r5, r5, r9
 8009e92:	6026      	str	r6, [r4, #0]
 8009e94:	60a5      	str	r5, [r4, #8]
 8009e96:	463e      	mov	r6, r7
 8009e98:	42be      	cmp	r6, r7
 8009e9a:	d900      	bls.n	8009e9e <__ssputs_r+0x72>
 8009e9c:	463e      	mov	r6, r7
 8009e9e:	6820      	ldr	r0, [r4, #0]
 8009ea0:	4632      	mov	r2, r6
 8009ea2:	4641      	mov	r1, r8
 8009ea4:	f000 f9c6 	bl	800a234 <memmove>
 8009ea8:	68a3      	ldr	r3, [r4, #8]
 8009eaa:	1b9b      	subs	r3, r3, r6
 8009eac:	60a3      	str	r3, [r4, #8]
 8009eae:	6823      	ldr	r3, [r4, #0]
 8009eb0:	4433      	add	r3, r6
 8009eb2:	6023      	str	r3, [r4, #0]
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eba:	462a      	mov	r2, r5
 8009ebc:	f000 fa28 	bl	800a310 <_realloc_r>
 8009ec0:	4606      	mov	r6, r0
 8009ec2:	2800      	cmp	r0, #0
 8009ec4:	d1e0      	bne.n	8009e88 <__ssputs_r+0x5c>
 8009ec6:	6921      	ldr	r1, [r4, #16]
 8009ec8:	4650      	mov	r0, sl
 8009eca:	f7ff fb35 	bl	8009538 <_free_r>
 8009ece:	230c      	movs	r3, #12
 8009ed0:	f8ca 3000 	str.w	r3, [sl]
 8009ed4:	89a3      	ldrh	r3, [r4, #12]
 8009ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eda:	81a3      	strh	r3, [r4, #12]
 8009edc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ee0:	e7e9      	b.n	8009eb6 <__ssputs_r+0x8a>
	...

08009ee4 <_svfiprintf_r>:
 8009ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee8:	4698      	mov	r8, r3
 8009eea:	898b      	ldrh	r3, [r1, #12]
 8009eec:	061b      	lsls	r3, r3, #24
 8009eee:	b09d      	sub	sp, #116	@ 0x74
 8009ef0:	4607      	mov	r7, r0
 8009ef2:	460d      	mov	r5, r1
 8009ef4:	4614      	mov	r4, r2
 8009ef6:	d510      	bpl.n	8009f1a <_svfiprintf_r+0x36>
 8009ef8:	690b      	ldr	r3, [r1, #16]
 8009efa:	b973      	cbnz	r3, 8009f1a <_svfiprintf_r+0x36>
 8009efc:	2140      	movs	r1, #64	@ 0x40
 8009efe:	f7ff fb8f 	bl	8009620 <_malloc_r>
 8009f02:	6028      	str	r0, [r5, #0]
 8009f04:	6128      	str	r0, [r5, #16]
 8009f06:	b930      	cbnz	r0, 8009f16 <_svfiprintf_r+0x32>
 8009f08:	230c      	movs	r3, #12
 8009f0a:	603b      	str	r3, [r7, #0]
 8009f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f10:	b01d      	add	sp, #116	@ 0x74
 8009f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f16:	2340      	movs	r3, #64	@ 0x40
 8009f18:	616b      	str	r3, [r5, #20]
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f1e:	2320      	movs	r3, #32
 8009f20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f24:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f28:	2330      	movs	r3, #48	@ 0x30
 8009f2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a0c8 <_svfiprintf_r+0x1e4>
 8009f2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f32:	f04f 0901 	mov.w	r9, #1
 8009f36:	4623      	mov	r3, r4
 8009f38:	469a      	mov	sl, r3
 8009f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f3e:	b10a      	cbz	r2, 8009f44 <_svfiprintf_r+0x60>
 8009f40:	2a25      	cmp	r2, #37	@ 0x25
 8009f42:	d1f9      	bne.n	8009f38 <_svfiprintf_r+0x54>
 8009f44:	ebba 0b04 	subs.w	fp, sl, r4
 8009f48:	d00b      	beq.n	8009f62 <_svfiprintf_r+0x7e>
 8009f4a:	465b      	mov	r3, fp
 8009f4c:	4622      	mov	r2, r4
 8009f4e:	4629      	mov	r1, r5
 8009f50:	4638      	mov	r0, r7
 8009f52:	f7ff ff6b 	bl	8009e2c <__ssputs_r>
 8009f56:	3001      	adds	r0, #1
 8009f58:	f000 80a7 	beq.w	800a0aa <_svfiprintf_r+0x1c6>
 8009f5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f5e:	445a      	add	r2, fp
 8009f60:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f62:	f89a 3000 	ldrb.w	r3, [sl]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	f000 809f 	beq.w	800a0aa <_svfiprintf_r+0x1c6>
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8009f72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f76:	f10a 0a01 	add.w	sl, sl, #1
 8009f7a:	9304      	str	r3, [sp, #16]
 8009f7c:	9307      	str	r3, [sp, #28]
 8009f7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f82:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f84:	4654      	mov	r4, sl
 8009f86:	2205      	movs	r2, #5
 8009f88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f8c:	484e      	ldr	r0, [pc, #312]	@ (800a0c8 <_svfiprintf_r+0x1e4>)
 8009f8e:	f7f6 f91f 	bl	80001d0 <memchr>
 8009f92:	9a04      	ldr	r2, [sp, #16]
 8009f94:	b9d8      	cbnz	r0, 8009fce <_svfiprintf_r+0xea>
 8009f96:	06d0      	lsls	r0, r2, #27
 8009f98:	bf44      	itt	mi
 8009f9a:	2320      	movmi	r3, #32
 8009f9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fa0:	0711      	lsls	r1, r2, #28
 8009fa2:	bf44      	itt	mi
 8009fa4:	232b      	movmi	r3, #43	@ 0x2b
 8009fa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009faa:	f89a 3000 	ldrb.w	r3, [sl]
 8009fae:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fb0:	d015      	beq.n	8009fde <_svfiprintf_r+0xfa>
 8009fb2:	9a07      	ldr	r2, [sp, #28]
 8009fb4:	4654      	mov	r4, sl
 8009fb6:	2000      	movs	r0, #0
 8009fb8:	f04f 0c0a 	mov.w	ip, #10
 8009fbc:	4621      	mov	r1, r4
 8009fbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fc2:	3b30      	subs	r3, #48	@ 0x30
 8009fc4:	2b09      	cmp	r3, #9
 8009fc6:	d94b      	bls.n	800a060 <_svfiprintf_r+0x17c>
 8009fc8:	b1b0      	cbz	r0, 8009ff8 <_svfiprintf_r+0x114>
 8009fca:	9207      	str	r2, [sp, #28]
 8009fcc:	e014      	b.n	8009ff8 <_svfiprintf_r+0x114>
 8009fce:	eba0 0308 	sub.w	r3, r0, r8
 8009fd2:	fa09 f303 	lsl.w	r3, r9, r3
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	9304      	str	r3, [sp, #16]
 8009fda:	46a2      	mov	sl, r4
 8009fdc:	e7d2      	b.n	8009f84 <_svfiprintf_r+0xa0>
 8009fde:	9b03      	ldr	r3, [sp, #12]
 8009fe0:	1d19      	adds	r1, r3, #4
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	9103      	str	r1, [sp, #12]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	bfbb      	ittet	lt
 8009fea:	425b      	neglt	r3, r3
 8009fec:	f042 0202 	orrlt.w	r2, r2, #2
 8009ff0:	9307      	strge	r3, [sp, #28]
 8009ff2:	9307      	strlt	r3, [sp, #28]
 8009ff4:	bfb8      	it	lt
 8009ff6:	9204      	strlt	r2, [sp, #16]
 8009ff8:	7823      	ldrb	r3, [r4, #0]
 8009ffa:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ffc:	d10a      	bne.n	800a014 <_svfiprintf_r+0x130>
 8009ffe:	7863      	ldrb	r3, [r4, #1]
 800a000:	2b2a      	cmp	r3, #42	@ 0x2a
 800a002:	d132      	bne.n	800a06a <_svfiprintf_r+0x186>
 800a004:	9b03      	ldr	r3, [sp, #12]
 800a006:	1d1a      	adds	r2, r3, #4
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	9203      	str	r2, [sp, #12]
 800a00c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a010:	3402      	adds	r4, #2
 800a012:	9305      	str	r3, [sp, #20]
 800a014:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a0d8 <_svfiprintf_r+0x1f4>
 800a018:	7821      	ldrb	r1, [r4, #0]
 800a01a:	2203      	movs	r2, #3
 800a01c:	4650      	mov	r0, sl
 800a01e:	f7f6 f8d7 	bl	80001d0 <memchr>
 800a022:	b138      	cbz	r0, 800a034 <_svfiprintf_r+0x150>
 800a024:	9b04      	ldr	r3, [sp, #16]
 800a026:	eba0 000a 	sub.w	r0, r0, sl
 800a02a:	2240      	movs	r2, #64	@ 0x40
 800a02c:	4082      	lsls	r2, r0
 800a02e:	4313      	orrs	r3, r2
 800a030:	3401      	adds	r4, #1
 800a032:	9304      	str	r3, [sp, #16]
 800a034:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a038:	4824      	ldr	r0, [pc, #144]	@ (800a0cc <_svfiprintf_r+0x1e8>)
 800a03a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a03e:	2206      	movs	r2, #6
 800a040:	f7f6 f8c6 	bl	80001d0 <memchr>
 800a044:	2800      	cmp	r0, #0
 800a046:	d036      	beq.n	800a0b6 <_svfiprintf_r+0x1d2>
 800a048:	4b21      	ldr	r3, [pc, #132]	@ (800a0d0 <_svfiprintf_r+0x1ec>)
 800a04a:	bb1b      	cbnz	r3, 800a094 <_svfiprintf_r+0x1b0>
 800a04c:	9b03      	ldr	r3, [sp, #12]
 800a04e:	3307      	adds	r3, #7
 800a050:	f023 0307 	bic.w	r3, r3, #7
 800a054:	3308      	adds	r3, #8
 800a056:	9303      	str	r3, [sp, #12]
 800a058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a05a:	4433      	add	r3, r6
 800a05c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a05e:	e76a      	b.n	8009f36 <_svfiprintf_r+0x52>
 800a060:	fb0c 3202 	mla	r2, ip, r2, r3
 800a064:	460c      	mov	r4, r1
 800a066:	2001      	movs	r0, #1
 800a068:	e7a8      	b.n	8009fbc <_svfiprintf_r+0xd8>
 800a06a:	2300      	movs	r3, #0
 800a06c:	3401      	adds	r4, #1
 800a06e:	9305      	str	r3, [sp, #20]
 800a070:	4619      	mov	r1, r3
 800a072:	f04f 0c0a 	mov.w	ip, #10
 800a076:	4620      	mov	r0, r4
 800a078:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a07c:	3a30      	subs	r2, #48	@ 0x30
 800a07e:	2a09      	cmp	r2, #9
 800a080:	d903      	bls.n	800a08a <_svfiprintf_r+0x1a6>
 800a082:	2b00      	cmp	r3, #0
 800a084:	d0c6      	beq.n	800a014 <_svfiprintf_r+0x130>
 800a086:	9105      	str	r1, [sp, #20]
 800a088:	e7c4      	b.n	800a014 <_svfiprintf_r+0x130>
 800a08a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a08e:	4604      	mov	r4, r0
 800a090:	2301      	movs	r3, #1
 800a092:	e7f0      	b.n	800a076 <_svfiprintf_r+0x192>
 800a094:	ab03      	add	r3, sp, #12
 800a096:	9300      	str	r3, [sp, #0]
 800a098:	462a      	mov	r2, r5
 800a09a:	4b0e      	ldr	r3, [pc, #56]	@ (800a0d4 <_svfiprintf_r+0x1f0>)
 800a09c:	a904      	add	r1, sp, #16
 800a09e:	4638      	mov	r0, r7
 800a0a0:	f7fd fe86 	bl	8007db0 <_printf_float>
 800a0a4:	1c42      	adds	r2, r0, #1
 800a0a6:	4606      	mov	r6, r0
 800a0a8:	d1d6      	bne.n	800a058 <_svfiprintf_r+0x174>
 800a0aa:	89ab      	ldrh	r3, [r5, #12]
 800a0ac:	065b      	lsls	r3, r3, #25
 800a0ae:	f53f af2d 	bmi.w	8009f0c <_svfiprintf_r+0x28>
 800a0b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0b4:	e72c      	b.n	8009f10 <_svfiprintf_r+0x2c>
 800a0b6:	ab03      	add	r3, sp, #12
 800a0b8:	9300      	str	r3, [sp, #0]
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	4b05      	ldr	r3, [pc, #20]	@ (800a0d4 <_svfiprintf_r+0x1f0>)
 800a0be:	a904      	add	r1, sp, #16
 800a0c0:	4638      	mov	r0, r7
 800a0c2:	f7fe f90d 	bl	80082e0 <_printf_i>
 800a0c6:	e7ed      	b.n	800a0a4 <_svfiprintf_r+0x1c0>
 800a0c8:	0800b292 	.word	0x0800b292
 800a0cc:	0800b29c 	.word	0x0800b29c
 800a0d0:	08007db1 	.word	0x08007db1
 800a0d4:	08009e2d 	.word	0x08009e2d
 800a0d8:	0800b298 	.word	0x0800b298

0800a0dc <__sflush_r>:
 800a0dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0e4:	0716      	lsls	r6, r2, #28
 800a0e6:	4605      	mov	r5, r0
 800a0e8:	460c      	mov	r4, r1
 800a0ea:	d454      	bmi.n	800a196 <__sflush_r+0xba>
 800a0ec:	684b      	ldr	r3, [r1, #4]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	dc02      	bgt.n	800a0f8 <__sflush_r+0x1c>
 800a0f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	dd48      	ble.n	800a18a <__sflush_r+0xae>
 800a0f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0fa:	2e00      	cmp	r6, #0
 800a0fc:	d045      	beq.n	800a18a <__sflush_r+0xae>
 800a0fe:	2300      	movs	r3, #0
 800a100:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a104:	682f      	ldr	r7, [r5, #0]
 800a106:	6a21      	ldr	r1, [r4, #32]
 800a108:	602b      	str	r3, [r5, #0]
 800a10a:	d030      	beq.n	800a16e <__sflush_r+0x92>
 800a10c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a10e:	89a3      	ldrh	r3, [r4, #12]
 800a110:	0759      	lsls	r1, r3, #29
 800a112:	d505      	bpl.n	800a120 <__sflush_r+0x44>
 800a114:	6863      	ldr	r3, [r4, #4]
 800a116:	1ad2      	subs	r2, r2, r3
 800a118:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a11a:	b10b      	cbz	r3, 800a120 <__sflush_r+0x44>
 800a11c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a11e:	1ad2      	subs	r2, r2, r3
 800a120:	2300      	movs	r3, #0
 800a122:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a124:	6a21      	ldr	r1, [r4, #32]
 800a126:	4628      	mov	r0, r5
 800a128:	47b0      	blx	r6
 800a12a:	1c43      	adds	r3, r0, #1
 800a12c:	89a3      	ldrh	r3, [r4, #12]
 800a12e:	d106      	bne.n	800a13e <__sflush_r+0x62>
 800a130:	6829      	ldr	r1, [r5, #0]
 800a132:	291d      	cmp	r1, #29
 800a134:	d82b      	bhi.n	800a18e <__sflush_r+0xb2>
 800a136:	4a2a      	ldr	r2, [pc, #168]	@ (800a1e0 <__sflush_r+0x104>)
 800a138:	40ca      	lsrs	r2, r1
 800a13a:	07d6      	lsls	r6, r2, #31
 800a13c:	d527      	bpl.n	800a18e <__sflush_r+0xb2>
 800a13e:	2200      	movs	r2, #0
 800a140:	6062      	str	r2, [r4, #4]
 800a142:	04d9      	lsls	r1, r3, #19
 800a144:	6922      	ldr	r2, [r4, #16]
 800a146:	6022      	str	r2, [r4, #0]
 800a148:	d504      	bpl.n	800a154 <__sflush_r+0x78>
 800a14a:	1c42      	adds	r2, r0, #1
 800a14c:	d101      	bne.n	800a152 <__sflush_r+0x76>
 800a14e:	682b      	ldr	r3, [r5, #0]
 800a150:	b903      	cbnz	r3, 800a154 <__sflush_r+0x78>
 800a152:	6560      	str	r0, [r4, #84]	@ 0x54
 800a154:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a156:	602f      	str	r7, [r5, #0]
 800a158:	b1b9      	cbz	r1, 800a18a <__sflush_r+0xae>
 800a15a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a15e:	4299      	cmp	r1, r3
 800a160:	d002      	beq.n	800a168 <__sflush_r+0x8c>
 800a162:	4628      	mov	r0, r5
 800a164:	f7ff f9e8 	bl	8009538 <_free_r>
 800a168:	2300      	movs	r3, #0
 800a16a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a16c:	e00d      	b.n	800a18a <__sflush_r+0xae>
 800a16e:	2301      	movs	r3, #1
 800a170:	4628      	mov	r0, r5
 800a172:	47b0      	blx	r6
 800a174:	4602      	mov	r2, r0
 800a176:	1c50      	adds	r0, r2, #1
 800a178:	d1c9      	bne.n	800a10e <__sflush_r+0x32>
 800a17a:	682b      	ldr	r3, [r5, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d0c6      	beq.n	800a10e <__sflush_r+0x32>
 800a180:	2b1d      	cmp	r3, #29
 800a182:	d001      	beq.n	800a188 <__sflush_r+0xac>
 800a184:	2b16      	cmp	r3, #22
 800a186:	d11e      	bne.n	800a1c6 <__sflush_r+0xea>
 800a188:	602f      	str	r7, [r5, #0]
 800a18a:	2000      	movs	r0, #0
 800a18c:	e022      	b.n	800a1d4 <__sflush_r+0xf8>
 800a18e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a192:	b21b      	sxth	r3, r3
 800a194:	e01b      	b.n	800a1ce <__sflush_r+0xf2>
 800a196:	690f      	ldr	r7, [r1, #16]
 800a198:	2f00      	cmp	r7, #0
 800a19a:	d0f6      	beq.n	800a18a <__sflush_r+0xae>
 800a19c:	0793      	lsls	r3, r2, #30
 800a19e:	680e      	ldr	r6, [r1, #0]
 800a1a0:	bf08      	it	eq
 800a1a2:	694b      	ldreq	r3, [r1, #20]
 800a1a4:	600f      	str	r7, [r1, #0]
 800a1a6:	bf18      	it	ne
 800a1a8:	2300      	movne	r3, #0
 800a1aa:	eba6 0807 	sub.w	r8, r6, r7
 800a1ae:	608b      	str	r3, [r1, #8]
 800a1b0:	f1b8 0f00 	cmp.w	r8, #0
 800a1b4:	dde9      	ble.n	800a18a <__sflush_r+0xae>
 800a1b6:	6a21      	ldr	r1, [r4, #32]
 800a1b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a1ba:	4643      	mov	r3, r8
 800a1bc:	463a      	mov	r2, r7
 800a1be:	4628      	mov	r0, r5
 800a1c0:	47b0      	blx	r6
 800a1c2:	2800      	cmp	r0, #0
 800a1c4:	dc08      	bgt.n	800a1d8 <__sflush_r+0xfc>
 800a1c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1ce:	81a3      	strh	r3, [r4, #12]
 800a1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1d8:	4407      	add	r7, r0
 800a1da:	eba8 0800 	sub.w	r8, r8, r0
 800a1de:	e7e7      	b.n	800a1b0 <__sflush_r+0xd4>
 800a1e0:	20400001 	.word	0x20400001

0800a1e4 <_fflush_r>:
 800a1e4:	b538      	push	{r3, r4, r5, lr}
 800a1e6:	690b      	ldr	r3, [r1, #16]
 800a1e8:	4605      	mov	r5, r0
 800a1ea:	460c      	mov	r4, r1
 800a1ec:	b913      	cbnz	r3, 800a1f4 <_fflush_r+0x10>
 800a1ee:	2500      	movs	r5, #0
 800a1f0:	4628      	mov	r0, r5
 800a1f2:	bd38      	pop	{r3, r4, r5, pc}
 800a1f4:	b118      	cbz	r0, 800a1fe <_fflush_r+0x1a>
 800a1f6:	6a03      	ldr	r3, [r0, #32]
 800a1f8:	b90b      	cbnz	r3, 800a1fe <_fflush_r+0x1a>
 800a1fa:	f7fe fa1b 	bl	8008634 <__sinit>
 800a1fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d0f3      	beq.n	800a1ee <_fflush_r+0xa>
 800a206:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a208:	07d0      	lsls	r0, r2, #31
 800a20a:	d404      	bmi.n	800a216 <_fflush_r+0x32>
 800a20c:	0599      	lsls	r1, r3, #22
 800a20e:	d402      	bmi.n	800a216 <_fflush_r+0x32>
 800a210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a212:	f7fe fb28 	bl	8008866 <__retarget_lock_acquire_recursive>
 800a216:	4628      	mov	r0, r5
 800a218:	4621      	mov	r1, r4
 800a21a:	f7ff ff5f 	bl	800a0dc <__sflush_r>
 800a21e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a220:	07da      	lsls	r2, r3, #31
 800a222:	4605      	mov	r5, r0
 800a224:	d4e4      	bmi.n	800a1f0 <_fflush_r+0xc>
 800a226:	89a3      	ldrh	r3, [r4, #12]
 800a228:	059b      	lsls	r3, r3, #22
 800a22a:	d4e1      	bmi.n	800a1f0 <_fflush_r+0xc>
 800a22c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a22e:	f7fe fb1b 	bl	8008868 <__retarget_lock_release_recursive>
 800a232:	e7dd      	b.n	800a1f0 <_fflush_r+0xc>

0800a234 <memmove>:
 800a234:	4288      	cmp	r0, r1
 800a236:	b510      	push	{r4, lr}
 800a238:	eb01 0402 	add.w	r4, r1, r2
 800a23c:	d902      	bls.n	800a244 <memmove+0x10>
 800a23e:	4284      	cmp	r4, r0
 800a240:	4623      	mov	r3, r4
 800a242:	d807      	bhi.n	800a254 <memmove+0x20>
 800a244:	1e43      	subs	r3, r0, #1
 800a246:	42a1      	cmp	r1, r4
 800a248:	d008      	beq.n	800a25c <memmove+0x28>
 800a24a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a24e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a252:	e7f8      	b.n	800a246 <memmove+0x12>
 800a254:	4402      	add	r2, r0
 800a256:	4601      	mov	r1, r0
 800a258:	428a      	cmp	r2, r1
 800a25a:	d100      	bne.n	800a25e <memmove+0x2a>
 800a25c:	bd10      	pop	{r4, pc}
 800a25e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a262:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a266:	e7f7      	b.n	800a258 <memmove+0x24>

0800a268 <_sbrk_r>:
 800a268:	b538      	push	{r3, r4, r5, lr}
 800a26a:	4d06      	ldr	r5, [pc, #24]	@ (800a284 <_sbrk_r+0x1c>)
 800a26c:	2300      	movs	r3, #0
 800a26e:	4604      	mov	r4, r0
 800a270:	4608      	mov	r0, r1
 800a272:	602b      	str	r3, [r5, #0]
 800a274:	f7f8 f9c0 	bl	80025f8 <_sbrk>
 800a278:	1c43      	adds	r3, r0, #1
 800a27a:	d102      	bne.n	800a282 <_sbrk_r+0x1a>
 800a27c:	682b      	ldr	r3, [r5, #0]
 800a27e:	b103      	cbz	r3, 800a282 <_sbrk_r+0x1a>
 800a280:	6023      	str	r3, [r4, #0]
 800a282:	bd38      	pop	{r3, r4, r5, pc}
 800a284:	200009e4 	.word	0x200009e4

0800a288 <__assert_func>:
 800a288:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a28a:	4614      	mov	r4, r2
 800a28c:	461a      	mov	r2, r3
 800a28e:	4b09      	ldr	r3, [pc, #36]	@ (800a2b4 <__assert_func+0x2c>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4605      	mov	r5, r0
 800a294:	68d8      	ldr	r0, [r3, #12]
 800a296:	b14c      	cbz	r4, 800a2ac <__assert_func+0x24>
 800a298:	4b07      	ldr	r3, [pc, #28]	@ (800a2b8 <__assert_func+0x30>)
 800a29a:	9100      	str	r1, [sp, #0]
 800a29c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2a0:	4906      	ldr	r1, [pc, #24]	@ (800a2bc <__assert_func+0x34>)
 800a2a2:	462b      	mov	r3, r5
 800a2a4:	f000 f870 	bl	800a388 <fiprintf>
 800a2a8:	f000 f880 	bl	800a3ac <abort>
 800a2ac:	4b04      	ldr	r3, [pc, #16]	@ (800a2c0 <__assert_func+0x38>)
 800a2ae:	461c      	mov	r4, r3
 800a2b0:	e7f3      	b.n	800a29a <__assert_func+0x12>
 800a2b2:	bf00      	nop
 800a2b4:	20000020 	.word	0x20000020
 800a2b8:	0800b2ad 	.word	0x0800b2ad
 800a2bc:	0800b2ba 	.word	0x0800b2ba
 800a2c0:	0800b2e8 	.word	0x0800b2e8

0800a2c4 <_calloc_r>:
 800a2c4:	b570      	push	{r4, r5, r6, lr}
 800a2c6:	fba1 5402 	umull	r5, r4, r1, r2
 800a2ca:	b934      	cbnz	r4, 800a2da <_calloc_r+0x16>
 800a2cc:	4629      	mov	r1, r5
 800a2ce:	f7ff f9a7 	bl	8009620 <_malloc_r>
 800a2d2:	4606      	mov	r6, r0
 800a2d4:	b928      	cbnz	r0, 800a2e2 <_calloc_r+0x1e>
 800a2d6:	4630      	mov	r0, r6
 800a2d8:	bd70      	pop	{r4, r5, r6, pc}
 800a2da:	220c      	movs	r2, #12
 800a2dc:	6002      	str	r2, [r0, #0]
 800a2de:	2600      	movs	r6, #0
 800a2e0:	e7f9      	b.n	800a2d6 <_calloc_r+0x12>
 800a2e2:	462a      	mov	r2, r5
 800a2e4:	4621      	mov	r1, r4
 800a2e6:	f7fe fa40 	bl	800876a <memset>
 800a2ea:	e7f4      	b.n	800a2d6 <_calloc_r+0x12>

0800a2ec <__ascii_mbtowc>:
 800a2ec:	b082      	sub	sp, #8
 800a2ee:	b901      	cbnz	r1, 800a2f2 <__ascii_mbtowc+0x6>
 800a2f0:	a901      	add	r1, sp, #4
 800a2f2:	b142      	cbz	r2, 800a306 <__ascii_mbtowc+0x1a>
 800a2f4:	b14b      	cbz	r3, 800a30a <__ascii_mbtowc+0x1e>
 800a2f6:	7813      	ldrb	r3, [r2, #0]
 800a2f8:	600b      	str	r3, [r1, #0]
 800a2fa:	7812      	ldrb	r2, [r2, #0]
 800a2fc:	1e10      	subs	r0, r2, #0
 800a2fe:	bf18      	it	ne
 800a300:	2001      	movne	r0, #1
 800a302:	b002      	add	sp, #8
 800a304:	4770      	bx	lr
 800a306:	4610      	mov	r0, r2
 800a308:	e7fb      	b.n	800a302 <__ascii_mbtowc+0x16>
 800a30a:	f06f 0001 	mvn.w	r0, #1
 800a30e:	e7f8      	b.n	800a302 <__ascii_mbtowc+0x16>

0800a310 <_realloc_r>:
 800a310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a314:	4607      	mov	r7, r0
 800a316:	4614      	mov	r4, r2
 800a318:	460d      	mov	r5, r1
 800a31a:	b921      	cbnz	r1, 800a326 <_realloc_r+0x16>
 800a31c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a320:	4611      	mov	r1, r2
 800a322:	f7ff b97d 	b.w	8009620 <_malloc_r>
 800a326:	b92a      	cbnz	r2, 800a334 <_realloc_r+0x24>
 800a328:	f7ff f906 	bl	8009538 <_free_r>
 800a32c:	4625      	mov	r5, r4
 800a32e:	4628      	mov	r0, r5
 800a330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a334:	f000 f841 	bl	800a3ba <_malloc_usable_size_r>
 800a338:	4284      	cmp	r4, r0
 800a33a:	4606      	mov	r6, r0
 800a33c:	d802      	bhi.n	800a344 <_realloc_r+0x34>
 800a33e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a342:	d8f4      	bhi.n	800a32e <_realloc_r+0x1e>
 800a344:	4621      	mov	r1, r4
 800a346:	4638      	mov	r0, r7
 800a348:	f7ff f96a 	bl	8009620 <_malloc_r>
 800a34c:	4680      	mov	r8, r0
 800a34e:	b908      	cbnz	r0, 800a354 <_realloc_r+0x44>
 800a350:	4645      	mov	r5, r8
 800a352:	e7ec      	b.n	800a32e <_realloc_r+0x1e>
 800a354:	42b4      	cmp	r4, r6
 800a356:	4622      	mov	r2, r4
 800a358:	4629      	mov	r1, r5
 800a35a:	bf28      	it	cs
 800a35c:	4632      	movcs	r2, r6
 800a35e:	f7fe fa84 	bl	800886a <memcpy>
 800a362:	4629      	mov	r1, r5
 800a364:	4638      	mov	r0, r7
 800a366:	f7ff f8e7 	bl	8009538 <_free_r>
 800a36a:	e7f1      	b.n	800a350 <_realloc_r+0x40>

0800a36c <__ascii_wctomb>:
 800a36c:	4603      	mov	r3, r0
 800a36e:	4608      	mov	r0, r1
 800a370:	b141      	cbz	r1, 800a384 <__ascii_wctomb+0x18>
 800a372:	2aff      	cmp	r2, #255	@ 0xff
 800a374:	d904      	bls.n	800a380 <__ascii_wctomb+0x14>
 800a376:	228a      	movs	r2, #138	@ 0x8a
 800a378:	601a      	str	r2, [r3, #0]
 800a37a:	f04f 30ff 	mov.w	r0, #4294967295
 800a37e:	4770      	bx	lr
 800a380:	700a      	strb	r2, [r1, #0]
 800a382:	2001      	movs	r0, #1
 800a384:	4770      	bx	lr
	...

0800a388 <fiprintf>:
 800a388:	b40e      	push	{r1, r2, r3}
 800a38a:	b503      	push	{r0, r1, lr}
 800a38c:	4601      	mov	r1, r0
 800a38e:	ab03      	add	r3, sp, #12
 800a390:	4805      	ldr	r0, [pc, #20]	@ (800a3a8 <fiprintf+0x20>)
 800a392:	f853 2b04 	ldr.w	r2, [r3], #4
 800a396:	6800      	ldr	r0, [r0, #0]
 800a398:	9301      	str	r3, [sp, #4]
 800a39a:	f000 f83f 	bl	800a41c <_vfiprintf_r>
 800a39e:	b002      	add	sp, #8
 800a3a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3a4:	b003      	add	sp, #12
 800a3a6:	4770      	bx	lr
 800a3a8:	20000020 	.word	0x20000020

0800a3ac <abort>:
 800a3ac:	b508      	push	{r3, lr}
 800a3ae:	2006      	movs	r0, #6
 800a3b0:	f000 fa08 	bl	800a7c4 <raise>
 800a3b4:	2001      	movs	r0, #1
 800a3b6:	f7f8 f8a7 	bl	8002508 <_exit>

0800a3ba <_malloc_usable_size_r>:
 800a3ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3be:	1f18      	subs	r0, r3, #4
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	bfbc      	itt	lt
 800a3c4:	580b      	ldrlt	r3, [r1, r0]
 800a3c6:	18c0      	addlt	r0, r0, r3
 800a3c8:	4770      	bx	lr

0800a3ca <__sfputc_r>:
 800a3ca:	6893      	ldr	r3, [r2, #8]
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	b410      	push	{r4}
 800a3d2:	6093      	str	r3, [r2, #8]
 800a3d4:	da08      	bge.n	800a3e8 <__sfputc_r+0x1e>
 800a3d6:	6994      	ldr	r4, [r2, #24]
 800a3d8:	42a3      	cmp	r3, r4
 800a3da:	db01      	blt.n	800a3e0 <__sfputc_r+0x16>
 800a3dc:	290a      	cmp	r1, #10
 800a3de:	d103      	bne.n	800a3e8 <__sfputc_r+0x1e>
 800a3e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3e4:	f000 b932 	b.w	800a64c <__swbuf_r>
 800a3e8:	6813      	ldr	r3, [r2, #0]
 800a3ea:	1c58      	adds	r0, r3, #1
 800a3ec:	6010      	str	r0, [r2, #0]
 800a3ee:	7019      	strb	r1, [r3, #0]
 800a3f0:	4608      	mov	r0, r1
 800a3f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3f6:	4770      	bx	lr

0800a3f8 <__sfputs_r>:
 800a3f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3fa:	4606      	mov	r6, r0
 800a3fc:	460f      	mov	r7, r1
 800a3fe:	4614      	mov	r4, r2
 800a400:	18d5      	adds	r5, r2, r3
 800a402:	42ac      	cmp	r4, r5
 800a404:	d101      	bne.n	800a40a <__sfputs_r+0x12>
 800a406:	2000      	movs	r0, #0
 800a408:	e007      	b.n	800a41a <__sfputs_r+0x22>
 800a40a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a40e:	463a      	mov	r2, r7
 800a410:	4630      	mov	r0, r6
 800a412:	f7ff ffda 	bl	800a3ca <__sfputc_r>
 800a416:	1c43      	adds	r3, r0, #1
 800a418:	d1f3      	bne.n	800a402 <__sfputs_r+0xa>
 800a41a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a41c <_vfiprintf_r>:
 800a41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a420:	460d      	mov	r5, r1
 800a422:	b09d      	sub	sp, #116	@ 0x74
 800a424:	4614      	mov	r4, r2
 800a426:	4698      	mov	r8, r3
 800a428:	4606      	mov	r6, r0
 800a42a:	b118      	cbz	r0, 800a434 <_vfiprintf_r+0x18>
 800a42c:	6a03      	ldr	r3, [r0, #32]
 800a42e:	b90b      	cbnz	r3, 800a434 <_vfiprintf_r+0x18>
 800a430:	f7fe f900 	bl	8008634 <__sinit>
 800a434:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a436:	07d9      	lsls	r1, r3, #31
 800a438:	d405      	bmi.n	800a446 <_vfiprintf_r+0x2a>
 800a43a:	89ab      	ldrh	r3, [r5, #12]
 800a43c:	059a      	lsls	r2, r3, #22
 800a43e:	d402      	bmi.n	800a446 <_vfiprintf_r+0x2a>
 800a440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a442:	f7fe fa10 	bl	8008866 <__retarget_lock_acquire_recursive>
 800a446:	89ab      	ldrh	r3, [r5, #12]
 800a448:	071b      	lsls	r3, r3, #28
 800a44a:	d501      	bpl.n	800a450 <_vfiprintf_r+0x34>
 800a44c:	692b      	ldr	r3, [r5, #16]
 800a44e:	b99b      	cbnz	r3, 800a478 <_vfiprintf_r+0x5c>
 800a450:	4629      	mov	r1, r5
 800a452:	4630      	mov	r0, r6
 800a454:	f000 f938 	bl	800a6c8 <__swsetup_r>
 800a458:	b170      	cbz	r0, 800a478 <_vfiprintf_r+0x5c>
 800a45a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a45c:	07dc      	lsls	r4, r3, #31
 800a45e:	d504      	bpl.n	800a46a <_vfiprintf_r+0x4e>
 800a460:	f04f 30ff 	mov.w	r0, #4294967295
 800a464:	b01d      	add	sp, #116	@ 0x74
 800a466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a46a:	89ab      	ldrh	r3, [r5, #12]
 800a46c:	0598      	lsls	r0, r3, #22
 800a46e:	d4f7      	bmi.n	800a460 <_vfiprintf_r+0x44>
 800a470:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a472:	f7fe f9f9 	bl	8008868 <__retarget_lock_release_recursive>
 800a476:	e7f3      	b.n	800a460 <_vfiprintf_r+0x44>
 800a478:	2300      	movs	r3, #0
 800a47a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a47c:	2320      	movs	r3, #32
 800a47e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a482:	f8cd 800c 	str.w	r8, [sp, #12]
 800a486:	2330      	movs	r3, #48	@ 0x30
 800a488:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a638 <_vfiprintf_r+0x21c>
 800a48c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a490:	f04f 0901 	mov.w	r9, #1
 800a494:	4623      	mov	r3, r4
 800a496:	469a      	mov	sl, r3
 800a498:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a49c:	b10a      	cbz	r2, 800a4a2 <_vfiprintf_r+0x86>
 800a49e:	2a25      	cmp	r2, #37	@ 0x25
 800a4a0:	d1f9      	bne.n	800a496 <_vfiprintf_r+0x7a>
 800a4a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a4a6:	d00b      	beq.n	800a4c0 <_vfiprintf_r+0xa4>
 800a4a8:	465b      	mov	r3, fp
 800a4aa:	4622      	mov	r2, r4
 800a4ac:	4629      	mov	r1, r5
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	f7ff ffa2 	bl	800a3f8 <__sfputs_r>
 800a4b4:	3001      	adds	r0, #1
 800a4b6:	f000 80a7 	beq.w	800a608 <_vfiprintf_r+0x1ec>
 800a4ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4bc:	445a      	add	r2, fp
 800a4be:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	f000 809f 	beq.w	800a608 <_vfiprintf_r+0x1ec>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4d4:	f10a 0a01 	add.w	sl, sl, #1
 800a4d8:	9304      	str	r3, [sp, #16]
 800a4da:	9307      	str	r3, [sp, #28]
 800a4dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a4e0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a4e2:	4654      	mov	r4, sl
 800a4e4:	2205      	movs	r2, #5
 800a4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4ea:	4853      	ldr	r0, [pc, #332]	@ (800a638 <_vfiprintf_r+0x21c>)
 800a4ec:	f7f5 fe70 	bl	80001d0 <memchr>
 800a4f0:	9a04      	ldr	r2, [sp, #16]
 800a4f2:	b9d8      	cbnz	r0, 800a52c <_vfiprintf_r+0x110>
 800a4f4:	06d1      	lsls	r1, r2, #27
 800a4f6:	bf44      	itt	mi
 800a4f8:	2320      	movmi	r3, #32
 800a4fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a4fe:	0713      	lsls	r3, r2, #28
 800a500:	bf44      	itt	mi
 800a502:	232b      	movmi	r3, #43	@ 0x2b
 800a504:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a508:	f89a 3000 	ldrb.w	r3, [sl]
 800a50c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a50e:	d015      	beq.n	800a53c <_vfiprintf_r+0x120>
 800a510:	9a07      	ldr	r2, [sp, #28]
 800a512:	4654      	mov	r4, sl
 800a514:	2000      	movs	r0, #0
 800a516:	f04f 0c0a 	mov.w	ip, #10
 800a51a:	4621      	mov	r1, r4
 800a51c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a520:	3b30      	subs	r3, #48	@ 0x30
 800a522:	2b09      	cmp	r3, #9
 800a524:	d94b      	bls.n	800a5be <_vfiprintf_r+0x1a2>
 800a526:	b1b0      	cbz	r0, 800a556 <_vfiprintf_r+0x13a>
 800a528:	9207      	str	r2, [sp, #28]
 800a52a:	e014      	b.n	800a556 <_vfiprintf_r+0x13a>
 800a52c:	eba0 0308 	sub.w	r3, r0, r8
 800a530:	fa09 f303 	lsl.w	r3, r9, r3
 800a534:	4313      	orrs	r3, r2
 800a536:	9304      	str	r3, [sp, #16]
 800a538:	46a2      	mov	sl, r4
 800a53a:	e7d2      	b.n	800a4e2 <_vfiprintf_r+0xc6>
 800a53c:	9b03      	ldr	r3, [sp, #12]
 800a53e:	1d19      	adds	r1, r3, #4
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	9103      	str	r1, [sp, #12]
 800a544:	2b00      	cmp	r3, #0
 800a546:	bfbb      	ittet	lt
 800a548:	425b      	neglt	r3, r3
 800a54a:	f042 0202 	orrlt.w	r2, r2, #2
 800a54e:	9307      	strge	r3, [sp, #28]
 800a550:	9307      	strlt	r3, [sp, #28]
 800a552:	bfb8      	it	lt
 800a554:	9204      	strlt	r2, [sp, #16]
 800a556:	7823      	ldrb	r3, [r4, #0]
 800a558:	2b2e      	cmp	r3, #46	@ 0x2e
 800a55a:	d10a      	bne.n	800a572 <_vfiprintf_r+0x156>
 800a55c:	7863      	ldrb	r3, [r4, #1]
 800a55e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a560:	d132      	bne.n	800a5c8 <_vfiprintf_r+0x1ac>
 800a562:	9b03      	ldr	r3, [sp, #12]
 800a564:	1d1a      	adds	r2, r3, #4
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	9203      	str	r2, [sp, #12]
 800a56a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a56e:	3402      	adds	r4, #2
 800a570:	9305      	str	r3, [sp, #20]
 800a572:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a648 <_vfiprintf_r+0x22c>
 800a576:	7821      	ldrb	r1, [r4, #0]
 800a578:	2203      	movs	r2, #3
 800a57a:	4650      	mov	r0, sl
 800a57c:	f7f5 fe28 	bl	80001d0 <memchr>
 800a580:	b138      	cbz	r0, 800a592 <_vfiprintf_r+0x176>
 800a582:	9b04      	ldr	r3, [sp, #16]
 800a584:	eba0 000a 	sub.w	r0, r0, sl
 800a588:	2240      	movs	r2, #64	@ 0x40
 800a58a:	4082      	lsls	r2, r0
 800a58c:	4313      	orrs	r3, r2
 800a58e:	3401      	adds	r4, #1
 800a590:	9304      	str	r3, [sp, #16]
 800a592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a596:	4829      	ldr	r0, [pc, #164]	@ (800a63c <_vfiprintf_r+0x220>)
 800a598:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a59c:	2206      	movs	r2, #6
 800a59e:	f7f5 fe17 	bl	80001d0 <memchr>
 800a5a2:	2800      	cmp	r0, #0
 800a5a4:	d03f      	beq.n	800a626 <_vfiprintf_r+0x20a>
 800a5a6:	4b26      	ldr	r3, [pc, #152]	@ (800a640 <_vfiprintf_r+0x224>)
 800a5a8:	bb1b      	cbnz	r3, 800a5f2 <_vfiprintf_r+0x1d6>
 800a5aa:	9b03      	ldr	r3, [sp, #12]
 800a5ac:	3307      	adds	r3, #7
 800a5ae:	f023 0307 	bic.w	r3, r3, #7
 800a5b2:	3308      	adds	r3, #8
 800a5b4:	9303      	str	r3, [sp, #12]
 800a5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b8:	443b      	add	r3, r7
 800a5ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5bc:	e76a      	b.n	800a494 <_vfiprintf_r+0x78>
 800a5be:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5c2:	460c      	mov	r4, r1
 800a5c4:	2001      	movs	r0, #1
 800a5c6:	e7a8      	b.n	800a51a <_vfiprintf_r+0xfe>
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	3401      	adds	r4, #1
 800a5cc:	9305      	str	r3, [sp, #20]
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	f04f 0c0a 	mov.w	ip, #10
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5da:	3a30      	subs	r2, #48	@ 0x30
 800a5dc:	2a09      	cmp	r2, #9
 800a5de:	d903      	bls.n	800a5e8 <_vfiprintf_r+0x1cc>
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d0c6      	beq.n	800a572 <_vfiprintf_r+0x156>
 800a5e4:	9105      	str	r1, [sp, #20]
 800a5e6:	e7c4      	b.n	800a572 <_vfiprintf_r+0x156>
 800a5e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5ec:	4604      	mov	r4, r0
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	e7f0      	b.n	800a5d4 <_vfiprintf_r+0x1b8>
 800a5f2:	ab03      	add	r3, sp, #12
 800a5f4:	9300      	str	r3, [sp, #0]
 800a5f6:	462a      	mov	r2, r5
 800a5f8:	4b12      	ldr	r3, [pc, #72]	@ (800a644 <_vfiprintf_r+0x228>)
 800a5fa:	a904      	add	r1, sp, #16
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	f7fd fbd7 	bl	8007db0 <_printf_float>
 800a602:	4607      	mov	r7, r0
 800a604:	1c78      	adds	r0, r7, #1
 800a606:	d1d6      	bne.n	800a5b6 <_vfiprintf_r+0x19a>
 800a608:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a60a:	07d9      	lsls	r1, r3, #31
 800a60c:	d405      	bmi.n	800a61a <_vfiprintf_r+0x1fe>
 800a60e:	89ab      	ldrh	r3, [r5, #12]
 800a610:	059a      	lsls	r2, r3, #22
 800a612:	d402      	bmi.n	800a61a <_vfiprintf_r+0x1fe>
 800a614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a616:	f7fe f927 	bl	8008868 <__retarget_lock_release_recursive>
 800a61a:	89ab      	ldrh	r3, [r5, #12]
 800a61c:	065b      	lsls	r3, r3, #25
 800a61e:	f53f af1f 	bmi.w	800a460 <_vfiprintf_r+0x44>
 800a622:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a624:	e71e      	b.n	800a464 <_vfiprintf_r+0x48>
 800a626:	ab03      	add	r3, sp, #12
 800a628:	9300      	str	r3, [sp, #0]
 800a62a:	462a      	mov	r2, r5
 800a62c:	4b05      	ldr	r3, [pc, #20]	@ (800a644 <_vfiprintf_r+0x228>)
 800a62e:	a904      	add	r1, sp, #16
 800a630:	4630      	mov	r0, r6
 800a632:	f7fd fe55 	bl	80082e0 <_printf_i>
 800a636:	e7e4      	b.n	800a602 <_vfiprintf_r+0x1e6>
 800a638:	0800b292 	.word	0x0800b292
 800a63c:	0800b29c 	.word	0x0800b29c
 800a640:	08007db1 	.word	0x08007db1
 800a644:	0800a3f9 	.word	0x0800a3f9
 800a648:	0800b298 	.word	0x0800b298

0800a64c <__swbuf_r>:
 800a64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64e:	460e      	mov	r6, r1
 800a650:	4614      	mov	r4, r2
 800a652:	4605      	mov	r5, r0
 800a654:	b118      	cbz	r0, 800a65e <__swbuf_r+0x12>
 800a656:	6a03      	ldr	r3, [r0, #32]
 800a658:	b90b      	cbnz	r3, 800a65e <__swbuf_r+0x12>
 800a65a:	f7fd ffeb 	bl	8008634 <__sinit>
 800a65e:	69a3      	ldr	r3, [r4, #24]
 800a660:	60a3      	str	r3, [r4, #8]
 800a662:	89a3      	ldrh	r3, [r4, #12]
 800a664:	071a      	lsls	r2, r3, #28
 800a666:	d501      	bpl.n	800a66c <__swbuf_r+0x20>
 800a668:	6923      	ldr	r3, [r4, #16]
 800a66a:	b943      	cbnz	r3, 800a67e <__swbuf_r+0x32>
 800a66c:	4621      	mov	r1, r4
 800a66e:	4628      	mov	r0, r5
 800a670:	f000 f82a 	bl	800a6c8 <__swsetup_r>
 800a674:	b118      	cbz	r0, 800a67e <__swbuf_r+0x32>
 800a676:	f04f 37ff 	mov.w	r7, #4294967295
 800a67a:	4638      	mov	r0, r7
 800a67c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	6922      	ldr	r2, [r4, #16]
 800a682:	1a98      	subs	r0, r3, r2
 800a684:	6963      	ldr	r3, [r4, #20]
 800a686:	b2f6      	uxtb	r6, r6
 800a688:	4283      	cmp	r3, r0
 800a68a:	4637      	mov	r7, r6
 800a68c:	dc05      	bgt.n	800a69a <__swbuf_r+0x4e>
 800a68e:	4621      	mov	r1, r4
 800a690:	4628      	mov	r0, r5
 800a692:	f7ff fda7 	bl	800a1e4 <_fflush_r>
 800a696:	2800      	cmp	r0, #0
 800a698:	d1ed      	bne.n	800a676 <__swbuf_r+0x2a>
 800a69a:	68a3      	ldr	r3, [r4, #8]
 800a69c:	3b01      	subs	r3, #1
 800a69e:	60a3      	str	r3, [r4, #8]
 800a6a0:	6823      	ldr	r3, [r4, #0]
 800a6a2:	1c5a      	adds	r2, r3, #1
 800a6a4:	6022      	str	r2, [r4, #0]
 800a6a6:	701e      	strb	r6, [r3, #0]
 800a6a8:	6962      	ldr	r2, [r4, #20]
 800a6aa:	1c43      	adds	r3, r0, #1
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d004      	beq.n	800a6ba <__swbuf_r+0x6e>
 800a6b0:	89a3      	ldrh	r3, [r4, #12]
 800a6b2:	07db      	lsls	r3, r3, #31
 800a6b4:	d5e1      	bpl.n	800a67a <__swbuf_r+0x2e>
 800a6b6:	2e0a      	cmp	r6, #10
 800a6b8:	d1df      	bne.n	800a67a <__swbuf_r+0x2e>
 800a6ba:	4621      	mov	r1, r4
 800a6bc:	4628      	mov	r0, r5
 800a6be:	f7ff fd91 	bl	800a1e4 <_fflush_r>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	d0d9      	beq.n	800a67a <__swbuf_r+0x2e>
 800a6c6:	e7d6      	b.n	800a676 <__swbuf_r+0x2a>

0800a6c8 <__swsetup_r>:
 800a6c8:	b538      	push	{r3, r4, r5, lr}
 800a6ca:	4b29      	ldr	r3, [pc, #164]	@ (800a770 <__swsetup_r+0xa8>)
 800a6cc:	4605      	mov	r5, r0
 800a6ce:	6818      	ldr	r0, [r3, #0]
 800a6d0:	460c      	mov	r4, r1
 800a6d2:	b118      	cbz	r0, 800a6dc <__swsetup_r+0x14>
 800a6d4:	6a03      	ldr	r3, [r0, #32]
 800a6d6:	b90b      	cbnz	r3, 800a6dc <__swsetup_r+0x14>
 800a6d8:	f7fd ffac 	bl	8008634 <__sinit>
 800a6dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6e0:	0719      	lsls	r1, r3, #28
 800a6e2:	d422      	bmi.n	800a72a <__swsetup_r+0x62>
 800a6e4:	06da      	lsls	r2, r3, #27
 800a6e6:	d407      	bmi.n	800a6f8 <__swsetup_r+0x30>
 800a6e8:	2209      	movs	r2, #9
 800a6ea:	602a      	str	r2, [r5, #0]
 800a6ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6f0:	81a3      	strh	r3, [r4, #12]
 800a6f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f6:	e033      	b.n	800a760 <__swsetup_r+0x98>
 800a6f8:	0758      	lsls	r0, r3, #29
 800a6fa:	d512      	bpl.n	800a722 <__swsetup_r+0x5a>
 800a6fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6fe:	b141      	cbz	r1, 800a712 <__swsetup_r+0x4a>
 800a700:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a704:	4299      	cmp	r1, r3
 800a706:	d002      	beq.n	800a70e <__swsetup_r+0x46>
 800a708:	4628      	mov	r0, r5
 800a70a:	f7fe ff15 	bl	8009538 <_free_r>
 800a70e:	2300      	movs	r3, #0
 800a710:	6363      	str	r3, [r4, #52]	@ 0x34
 800a712:	89a3      	ldrh	r3, [r4, #12]
 800a714:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a718:	81a3      	strh	r3, [r4, #12]
 800a71a:	2300      	movs	r3, #0
 800a71c:	6063      	str	r3, [r4, #4]
 800a71e:	6923      	ldr	r3, [r4, #16]
 800a720:	6023      	str	r3, [r4, #0]
 800a722:	89a3      	ldrh	r3, [r4, #12]
 800a724:	f043 0308 	orr.w	r3, r3, #8
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	6923      	ldr	r3, [r4, #16]
 800a72c:	b94b      	cbnz	r3, 800a742 <__swsetup_r+0x7a>
 800a72e:	89a3      	ldrh	r3, [r4, #12]
 800a730:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a738:	d003      	beq.n	800a742 <__swsetup_r+0x7a>
 800a73a:	4621      	mov	r1, r4
 800a73c:	4628      	mov	r0, r5
 800a73e:	f000 f883 	bl	800a848 <__smakebuf_r>
 800a742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a746:	f013 0201 	ands.w	r2, r3, #1
 800a74a:	d00a      	beq.n	800a762 <__swsetup_r+0x9a>
 800a74c:	2200      	movs	r2, #0
 800a74e:	60a2      	str	r2, [r4, #8]
 800a750:	6962      	ldr	r2, [r4, #20]
 800a752:	4252      	negs	r2, r2
 800a754:	61a2      	str	r2, [r4, #24]
 800a756:	6922      	ldr	r2, [r4, #16]
 800a758:	b942      	cbnz	r2, 800a76c <__swsetup_r+0xa4>
 800a75a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a75e:	d1c5      	bne.n	800a6ec <__swsetup_r+0x24>
 800a760:	bd38      	pop	{r3, r4, r5, pc}
 800a762:	0799      	lsls	r1, r3, #30
 800a764:	bf58      	it	pl
 800a766:	6962      	ldrpl	r2, [r4, #20]
 800a768:	60a2      	str	r2, [r4, #8]
 800a76a:	e7f4      	b.n	800a756 <__swsetup_r+0x8e>
 800a76c:	2000      	movs	r0, #0
 800a76e:	e7f7      	b.n	800a760 <__swsetup_r+0x98>
 800a770:	20000020 	.word	0x20000020

0800a774 <_raise_r>:
 800a774:	291f      	cmp	r1, #31
 800a776:	b538      	push	{r3, r4, r5, lr}
 800a778:	4605      	mov	r5, r0
 800a77a:	460c      	mov	r4, r1
 800a77c:	d904      	bls.n	800a788 <_raise_r+0x14>
 800a77e:	2316      	movs	r3, #22
 800a780:	6003      	str	r3, [r0, #0]
 800a782:	f04f 30ff 	mov.w	r0, #4294967295
 800a786:	bd38      	pop	{r3, r4, r5, pc}
 800a788:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a78a:	b112      	cbz	r2, 800a792 <_raise_r+0x1e>
 800a78c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a790:	b94b      	cbnz	r3, 800a7a6 <_raise_r+0x32>
 800a792:	4628      	mov	r0, r5
 800a794:	f000 f830 	bl	800a7f8 <_getpid_r>
 800a798:	4622      	mov	r2, r4
 800a79a:	4601      	mov	r1, r0
 800a79c:	4628      	mov	r0, r5
 800a79e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7a2:	f000 b817 	b.w	800a7d4 <_kill_r>
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d00a      	beq.n	800a7c0 <_raise_r+0x4c>
 800a7aa:	1c59      	adds	r1, r3, #1
 800a7ac:	d103      	bne.n	800a7b6 <_raise_r+0x42>
 800a7ae:	2316      	movs	r3, #22
 800a7b0:	6003      	str	r3, [r0, #0]
 800a7b2:	2001      	movs	r0, #1
 800a7b4:	e7e7      	b.n	800a786 <_raise_r+0x12>
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a7bc:	4620      	mov	r0, r4
 800a7be:	4798      	blx	r3
 800a7c0:	2000      	movs	r0, #0
 800a7c2:	e7e0      	b.n	800a786 <_raise_r+0x12>

0800a7c4 <raise>:
 800a7c4:	4b02      	ldr	r3, [pc, #8]	@ (800a7d0 <raise+0xc>)
 800a7c6:	4601      	mov	r1, r0
 800a7c8:	6818      	ldr	r0, [r3, #0]
 800a7ca:	f7ff bfd3 	b.w	800a774 <_raise_r>
 800a7ce:	bf00      	nop
 800a7d0:	20000020 	.word	0x20000020

0800a7d4 <_kill_r>:
 800a7d4:	b538      	push	{r3, r4, r5, lr}
 800a7d6:	4d07      	ldr	r5, [pc, #28]	@ (800a7f4 <_kill_r+0x20>)
 800a7d8:	2300      	movs	r3, #0
 800a7da:	4604      	mov	r4, r0
 800a7dc:	4608      	mov	r0, r1
 800a7de:	4611      	mov	r1, r2
 800a7e0:	602b      	str	r3, [r5, #0]
 800a7e2:	f7f7 fe81 	bl	80024e8 <_kill>
 800a7e6:	1c43      	adds	r3, r0, #1
 800a7e8:	d102      	bne.n	800a7f0 <_kill_r+0x1c>
 800a7ea:	682b      	ldr	r3, [r5, #0]
 800a7ec:	b103      	cbz	r3, 800a7f0 <_kill_r+0x1c>
 800a7ee:	6023      	str	r3, [r4, #0]
 800a7f0:	bd38      	pop	{r3, r4, r5, pc}
 800a7f2:	bf00      	nop
 800a7f4:	200009e4 	.word	0x200009e4

0800a7f8 <_getpid_r>:
 800a7f8:	f7f7 be6e 	b.w	80024d8 <_getpid>

0800a7fc <__swhatbuf_r>:
 800a7fc:	b570      	push	{r4, r5, r6, lr}
 800a7fe:	460c      	mov	r4, r1
 800a800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a804:	2900      	cmp	r1, #0
 800a806:	b096      	sub	sp, #88	@ 0x58
 800a808:	4615      	mov	r5, r2
 800a80a:	461e      	mov	r6, r3
 800a80c:	da0d      	bge.n	800a82a <__swhatbuf_r+0x2e>
 800a80e:	89a3      	ldrh	r3, [r4, #12]
 800a810:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a814:	f04f 0100 	mov.w	r1, #0
 800a818:	bf14      	ite	ne
 800a81a:	2340      	movne	r3, #64	@ 0x40
 800a81c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a820:	2000      	movs	r0, #0
 800a822:	6031      	str	r1, [r6, #0]
 800a824:	602b      	str	r3, [r5, #0]
 800a826:	b016      	add	sp, #88	@ 0x58
 800a828:	bd70      	pop	{r4, r5, r6, pc}
 800a82a:	466a      	mov	r2, sp
 800a82c:	f000 f848 	bl	800a8c0 <_fstat_r>
 800a830:	2800      	cmp	r0, #0
 800a832:	dbec      	blt.n	800a80e <__swhatbuf_r+0x12>
 800a834:	9901      	ldr	r1, [sp, #4]
 800a836:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a83a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a83e:	4259      	negs	r1, r3
 800a840:	4159      	adcs	r1, r3
 800a842:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a846:	e7eb      	b.n	800a820 <__swhatbuf_r+0x24>

0800a848 <__smakebuf_r>:
 800a848:	898b      	ldrh	r3, [r1, #12]
 800a84a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a84c:	079d      	lsls	r5, r3, #30
 800a84e:	4606      	mov	r6, r0
 800a850:	460c      	mov	r4, r1
 800a852:	d507      	bpl.n	800a864 <__smakebuf_r+0x1c>
 800a854:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a858:	6023      	str	r3, [r4, #0]
 800a85a:	6123      	str	r3, [r4, #16]
 800a85c:	2301      	movs	r3, #1
 800a85e:	6163      	str	r3, [r4, #20]
 800a860:	b003      	add	sp, #12
 800a862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a864:	ab01      	add	r3, sp, #4
 800a866:	466a      	mov	r2, sp
 800a868:	f7ff ffc8 	bl	800a7fc <__swhatbuf_r>
 800a86c:	9f00      	ldr	r7, [sp, #0]
 800a86e:	4605      	mov	r5, r0
 800a870:	4639      	mov	r1, r7
 800a872:	4630      	mov	r0, r6
 800a874:	f7fe fed4 	bl	8009620 <_malloc_r>
 800a878:	b948      	cbnz	r0, 800a88e <__smakebuf_r+0x46>
 800a87a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a87e:	059a      	lsls	r2, r3, #22
 800a880:	d4ee      	bmi.n	800a860 <__smakebuf_r+0x18>
 800a882:	f023 0303 	bic.w	r3, r3, #3
 800a886:	f043 0302 	orr.w	r3, r3, #2
 800a88a:	81a3      	strh	r3, [r4, #12]
 800a88c:	e7e2      	b.n	800a854 <__smakebuf_r+0xc>
 800a88e:	89a3      	ldrh	r3, [r4, #12]
 800a890:	6020      	str	r0, [r4, #0]
 800a892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a896:	81a3      	strh	r3, [r4, #12]
 800a898:	9b01      	ldr	r3, [sp, #4]
 800a89a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a89e:	b15b      	cbz	r3, 800a8b8 <__smakebuf_r+0x70>
 800a8a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	f000 f81d 	bl	800a8e4 <_isatty_r>
 800a8aa:	b128      	cbz	r0, 800a8b8 <__smakebuf_r+0x70>
 800a8ac:	89a3      	ldrh	r3, [r4, #12]
 800a8ae:	f023 0303 	bic.w	r3, r3, #3
 800a8b2:	f043 0301 	orr.w	r3, r3, #1
 800a8b6:	81a3      	strh	r3, [r4, #12]
 800a8b8:	89a3      	ldrh	r3, [r4, #12]
 800a8ba:	431d      	orrs	r5, r3
 800a8bc:	81a5      	strh	r5, [r4, #12]
 800a8be:	e7cf      	b.n	800a860 <__smakebuf_r+0x18>

0800a8c0 <_fstat_r>:
 800a8c0:	b538      	push	{r3, r4, r5, lr}
 800a8c2:	4d07      	ldr	r5, [pc, #28]	@ (800a8e0 <_fstat_r+0x20>)
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	4604      	mov	r4, r0
 800a8c8:	4608      	mov	r0, r1
 800a8ca:	4611      	mov	r1, r2
 800a8cc:	602b      	str	r3, [r5, #0]
 800a8ce:	f7f7 fe6b 	bl	80025a8 <_fstat>
 800a8d2:	1c43      	adds	r3, r0, #1
 800a8d4:	d102      	bne.n	800a8dc <_fstat_r+0x1c>
 800a8d6:	682b      	ldr	r3, [r5, #0]
 800a8d8:	b103      	cbz	r3, 800a8dc <_fstat_r+0x1c>
 800a8da:	6023      	str	r3, [r4, #0]
 800a8dc:	bd38      	pop	{r3, r4, r5, pc}
 800a8de:	bf00      	nop
 800a8e0:	200009e4 	.word	0x200009e4

0800a8e4 <_isatty_r>:
 800a8e4:	b538      	push	{r3, r4, r5, lr}
 800a8e6:	4d06      	ldr	r5, [pc, #24]	@ (800a900 <_isatty_r+0x1c>)
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	4608      	mov	r0, r1
 800a8ee:	602b      	str	r3, [r5, #0]
 800a8f0:	f7f7 fe6a 	bl	80025c8 <_isatty>
 800a8f4:	1c43      	adds	r3, r0, #1
 800a8f6:	d102      	bne.n	800a8fe <_isatty_r+0x1a>
 800a8f8:	682b      	ldr	r3, [r5, #0]
 800a8fa:	b103      	cbz	r3, 800a8fe <_isatty_r+0x1a>
 800a8fc:	6023      	str	r3, [r4, #0]
 800a8fe:	bd38      	pop	{r3, r4, r5, pc}
 800a900:	200009e4 	.word	0x200009e4

0800a904 <_init>:
 800a904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a906:	bf00      	nop
 800a908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90a:	bc08      	pop	{r3}
 800a90c:	469e      	mov	lr, r3
 800a90e:	4770      	bx	lr

0800a910 <_fini>:
 800a910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a912:	bf00      	nop
 800a914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a916:	bc08      	pop	{r3}
 800a918:	469e      	mov	lr, r3
 800a91a:	4770      	bx	lr
