<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ledDriver_LedStrip.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ledDriver_LedStri_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledDriver_LedStri_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ledDriver_LedStrip.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ledDriver_LedStrip.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ledDriver_LedStrip.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ledDriver_LedStrip.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ledDriver_LedStrip.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ledDriver_LedStrip.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ledDriver_LedStrip.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ledDriver_LedStrip.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledDriver_LedStrip.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ledDriver_LedStrip.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ledDriver_LedStrip.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ledDriver_LedStrip.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ledDriver_LedStrip.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ledDriver_LedStrip.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ledDriver_LedStrip.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ledDriver_LedStrip.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ledDriver_LedStrip_TOP_TEST.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ledDriver_LedStrip_TOP_TEST.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ledDriver_LedStrip_TOP_TEST.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ledDriver_LedStrip_TOP_TEST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_TOP_TEST.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ledDriver_LedStrip_TOP_TEST.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ledDriver_LedStrip_TOP_TEST.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ledDriver_LedStrip_TOP_TEST.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ledDriver_LedStrip_TOP_TEST.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ledDriver_LedStrip_TOP_TEST.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ledDriver_LedStrip_TOP_TEST.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ledDriver_LedStrip_TOP_TEST.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ledDriver_LedStrip_TOP_TEST.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ledDriver_LedStrip_TOP_TEST.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ledDriver_LedStrip_TOP_TEST.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledDriver_LedStrip_TOP_TEST_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_TOP_TEST_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledDriver_LedStrip_TOP_TEST_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ledDriver_LedStrip_TOP_TEST_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledDriver_LedStrip_TOP_TEST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledDriver_LedStrip_Top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ledDriver_LedStrip_Top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ledDriver_LedStrip_Top_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledDriver_LedStrip_Top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledDriver_LedStrip_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledDriver_LedStrip_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledDriver_LedStrip_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ledDriver_LedStrip_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ledDriver_LedStrip_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ledDriver_LedStrip_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ledDriver_LedStrip_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledDriver_LedStrip_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ledDriver_LedStrip_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ledDriver_LedStrip_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ledDriver_LedStrip_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ledDriver_LedStrip_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ledDriver_LedStrip_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ledDriver_LedStrip_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ledDriver_LedStrip_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ledDriver_LedStrip_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ledDriver_LedStrip_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ledDriver_LedStrip_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ledDriver_LedStrip_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ledDriver_LedStrip_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ledDriver_LedStrip_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ledDriver_LedStrip_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ledDriver_LedStrip_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ledDriver_LedStrip_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ledDriver_LedStrip_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ledDriver_LedStrip_top.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ledDriver_LedStrip_top.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ledDriver_LedStrip_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledDriver_LedStrip_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ledDriver_LedStrip_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ledDriver_LedStrip_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ledDriver_LedStrip_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ledDriver_LedStrip_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ledDriver_LedStrip_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledDriver_LedStrip_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ledDriver_LedStrip_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1463816382" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1463816382">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1463893509" xil_pn:in_ck="1443757398858914778" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1463893509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ledDriver_LedStri_tb.vhd"/>
      <outfile xil_pn:name="ledDriver_LedStrip.vhd"/>
      <outfile xil_pn:name="ledDriver_LedStrip_Top_tb.vhd"/>
      <outfile xil_pn:name="ledDriver_LedStrip_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463893522" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2904207046686853660" xil_pn:start_ts="1463893522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463893522" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6185661377351265694" xil_pn:start_ts="1463893522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463824154" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3372451288257559287" xil_pn:start_ts="1463824154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1463893522" xil_pn:in_ck="1443757398858914778" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1463893522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ledDriver_LedStri_tb.vhd"/>
      <outfile xil_pn:name="ledDriver_LedStrip.vhd"/>
      <outfile xil_pn:name="ledDriver_LedStrip_Top_tb.vhd"/>
      <outfile xil_pn:name="ledDriver_LedStrip_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463893525" xil_pn:in_ck="1443757398858914778" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8346801054636537448" xil_pn:start_ts="1463893522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ledDriver_LedStrip_Top_tb_beh.prj"/>
      <outfile xil_pn:name="ledDriver_LedStrip_Top_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1463893525" xil_pn:in_ck="7194971402090735168" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5055824205698044139" xil_pn:start_ts="1463893525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ledDriver_LedStrip_Top_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1463812896" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1463812895">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1463894811" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7060093335489352409" xil_pn:start_ts="1463894811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463894811" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="142394818770372680" xil_pn:start_ts="1463894811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463812896" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1463812896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463894811" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2737883594191028965" xil_pn:start_ts="1463894811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463812896" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1463812896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463894811" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1780356349453299346" xil_pn:start_ts="1463894811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463895453" xil_pn:in_ck="-8931673144649217688" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-831672319776499103" xil_pn:start_ts="1463895426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ledDriver_LedStrip.ngr"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.lso"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.ngc"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.ngr"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.prj"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.stx"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.syr"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.xst"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_xst.xrpt"/>
      <outfile xil_pn:name="ledDriver_LedStrip_top.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1463894819" xil_pn:in_ck="1535265893647312773" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1377636408611804400" xil_pn:start_ts="1463894818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463895460" xil_pn:in_ck="-945579396183523537" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8880020562313361523" xil_pn:start_ts="1463895453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.bld"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.ngd"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1463895483" xil_pn:in_ck="8407192202517613394" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1463895460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.pcf"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.map"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.mrp"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.ncd"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.ngm"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_map.xrpt"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_summary.xml"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1463895523" xil_pn:in_ck="8990353437017895453" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1463895483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.ncd"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.pad"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.par"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.ptwx"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.unroutes"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.xpi"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_pad.csv"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_pad.txt"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1463895583" xil_pn:in_ck="4252610719626734209" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1463895569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.bgn"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.bit"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.drc"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1463822975" xil_pn:in_ck="1535265893647292294" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1463822975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1463874077" xil_pn:in_ck="1535265893647292294" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1463874075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1463819072" xil_pn:in_ck="1535265893647292294" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1463819066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1463823777" xil_pn:in_ck="1535265893647292294" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-872527074908291788" xil_pn:start_ts="1463823777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1463895523" xil_pn:in_ck="-8673549961202054842" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1463895516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.twr"/>
      <outfile xil_pn:name="ledDriver_LedStrip_TOP_TEST.twx"/>
    </transform>
  </transforms>

</generated_project>
