{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609186490139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609186490139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HDL_DUT_fil 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"HDL_DUT_fil\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609186490272 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1609186490396 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1609186490396 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1609186490563 ""}  } { { "db/clockmodule_altpll.v" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/clockmodule_altpll.v" 79 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1609186490563 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609186491431 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609186491786 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1609186493384 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1609186499620 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1609186499800 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1609186499800 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 6694 global CLKCTRL_G3 " "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 6694 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609186499934 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 706 global CLKCTRL_G2 " "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 706 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609186499934 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1609186499934 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|dutrst~CLKENA0 5021 global CLKCTRL_G1 " "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|dutrst~CLKENA0 with 5021 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1609186499934 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609186499934 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1609186499934 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609186499947 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_eip1 " "Entity dcfifo_eip1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mkq1 " "Entity dcfifo_mkq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609186502520 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1609186502520 ""}
{ "Info" "ISTA_SDC_FOUND" "../filsrc/HDL_DUT_fil.sdc " "Reading SDC File: '../filsrc/HDL_DUT_fil.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609186502642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HDL_DUT_fil.sdc 2 ETH_RXCLK port " "Ignored filter at HDL_DUT_fil.sdc(2): ETH_RXCLK could not be matched with a port" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609186502644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock HDL_DUT_fil.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at HDL_DUT_fil.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ETH_RXCLK -period 8ns -waveform \{2.000ns 6.000ns\} \[get_ports \{ETH_RXCLK\}\] " "create_clock -name ETH_RXCLK -period 8ns -waveform \{2.000ns 6.000ns\} \[get_ports \{ETH_RXCLK\}\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502644 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HDL_DUT_fil.sdc 6 u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at HDL_DUT_fil.sdc(6): u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609186502645 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock HDL_DUT_fil.sdc 6 Argument <targets> is not an object ID " "Ignored create_generated_clock at HDL_DUT_fil.sdc(6): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name dut_clk      -source sysclk -divide_by     2 -multiply_by     1 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\]\}  " "create_generated_clock -name dut_clk      -source sysclk -divide_by     2 -multiply_by     1 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\]\} " {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502645 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 6 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HDL_DUT_fil.sdc 7 u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at HDL_DUT_fil.sdc(7): u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609186502646 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock HDL_DUT_fil.sdc 7 Argument <targets> is not an object ID " "Ignored create_generated_clock at HDL_DUT_fil.sdc(7): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name gmii_tx_clk  -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\]\}  " "create_generated_clock -name gmii_tx_clk  -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\]\} " {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502646 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 7 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HDL_DUT_fil.sdc 8 u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at HDL_DUT_fil.sdc(8): u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609186502647 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock HDL_DUT_fil.sdc 8 Argument <targets> is not an object ID " "Ignored create_generated_clock at HDL_DUT_fil.sdc(8): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name ETH_TXCLK    -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\]\}  " "create_generated_clock -name ETH_TXCLK    -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\]\} " {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502647 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HDL_DUT_fil.sdc 12 ETH_RXCLK clock " "Ignored filter at HDL_DUT_fil.sdc(12): ETH_RXCLK could not be matched with a clock" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609186502648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HDL_DUT_fil.sdc 12 gmii_tx_clk clock " "Ignored filter at HDL_DUT_fil.sdc(12): gmii_tx_clk could not be matched with a clock" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609186502649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks gmii_tx_clk\] " "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks gmii_tx_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502649 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 12 Argument <to> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(12): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks ETH_RXCLK\] " "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks ETH_RXCLK\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502654 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(13): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HDL_DUT_fil.sdc 14 dut_clk clock " "Ignored filter at HDL_DUT_fil.sdc(14): dut_clk could not be matched with a clock" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609186502654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks dut_clk\] " "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks dut_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502657 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(14): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks ETH_RXCLK\] " "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks ETH_RXCLK\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502658 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(15): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks gmii_tx_clk\] " "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks gmii_tx_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502660 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 16 Argument <to> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(16): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks dut_clk\] " "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks dut_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609186502672 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HDL_DUT_fil.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at HDL_DUT_fil.sdc(17): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609186502675 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609186502678 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609186502678 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609186502678 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1609186502678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1609186502687 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609186502767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609186502767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609186502767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609186502767 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1609186502767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1609186502860 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1609186502864 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609186502865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609186502865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609186502865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       sysclk " "  20.000       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609186502865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.666 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   2.666 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609186502865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609186502865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "   8.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609186502865 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1609186502865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609186503451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609186503465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609186503499 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609186503525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609186503573 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609186503586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609186504759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1609186504773 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "570 DSP block " "Packed 570 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1609186504773 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "153 " "Created 153 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1609186504773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609186504773 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609186505207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609186508545 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1609186510037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609186525770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609186536594 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609186544231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609186544231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609186549988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609186559624 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609186559624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609186565188 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609186565188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609186565193 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.75 " "Total time spent on timing analysis during the Fitter is 18.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609186575880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609186576046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609186578813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609186578818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609186581357 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609186589165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.fit.smsg " "Generated suppressed messages file D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609186590477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6427 " "Peak virtual memory: 6427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609186592825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 28 21:16:32 2020 " "Processing ended: Mon Dec 28 21:16:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609186592825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609186592825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609186592825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609186592825 ""}
