

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Sun Dec  8 18:04:30 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3298|     3298| 32.980 us | 32.980 us |  3298|  3298|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPLY_ROTARY_POS_EMB_LOOP_1   |      592|      592|        74|          -|          -|     8|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_3  |       72|       72|         3|          -|          -|    24|    no    |
        |- APPLY_ROTARY_POS_EMB_LOOP_4   |     2704|     2704|       338|          -|          -|     8|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_6  |      336|      336|         7|          -|          -|    48|    no    |
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rotated_q_0_V = alloca [384 x i38], align 8" [./layer.h:166]   --->   Operation 14 'alloca' 'rotated_q_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rotated_k_0_V = alloca [384 x i38], align 8" [./layer.h:167]   --->   Operation 15 'alloca' 'rotated_k_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader401" [./layer.h:168]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %APPLY_ROTARY_POS_EMB_LOOP_2_end ], [ 0, %arrayctor.loop7.preheader ]"   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln168 = icmp eq i4 %i_0, -8" [./layer.h:168]   --->   Operation 18 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:168]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %.preheader.preheader, label %APPLY_ROTARY_POS_EMB_LOOP_2_begin" [./layer.h:168]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1827) nounwind" [./layer.h:168]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_62 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [./layer.h:171]   --->   Operation 23 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [./layer.h:171]   --->   Operation 24 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i8 %tmp_63 to i10" [./layer.h:171]   --->   Operation 25 'zext' 'zext_ln1265' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%sub_ln1265 = sub i10 %tmp_62, %zext_ln1265" [./layer.h:171]   --->   Operation 26 'sub' 'sub_ln1265' <Predicate = (!icmp_ln168)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1828)" [./layer.h:169]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:170]   --->   Operation 28 'br' <Predicate = (!icmp_ln168)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:180]   --->   Operation 29 'br' <Predicate = (icmp_ln168)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k_0_0 = phi i5 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_2_begin ], [ %add_ln170, %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit79.0 ]" [./layer.h:170]   --->   Operation 30 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i5 %k_0_0 to i6" [./layer.h:170]   --->   Operation 31 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln170 = icmp eq i5 %k_0_0, -8" [./layer.h:170]   --->   Operation 32 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 33 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln170 = add i5 %k_0_0, 1" [./layer.h:170]   --->   Operation 34 'add' 'add_ln170' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %APPLY_ROTARY_POS_EMB_LOOP_2_end, label %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit79.0" [./layer.h:170]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %k_0_0 to i10" [./layer.h:173]   --->   Operation 36 'zext' 'zext_ln203' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %sub_ln1265, %zext_ln203" [./layer.h:173]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln170)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i10 %add_ln203 to i64" [./layer.h:173]   --->   Operation 38 'sext' 'sext_ln203' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_1 = getelementptr [384 x i38]* %input_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:173]   --->   Operation 39 'getelementptr' 'input_q_0_V_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_1 = getelementptr [384 x i38]* %input_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:174]   --->   Operation 40 'getelementptr' 'input_k_0_V_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln171 = add i6 %zext_ln170, 24" [./layer.h:171]   --->   Operation 41 'add' 'add_ln171' <Predicate = (!icmp_ln170)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i6 %add_ln171 to i10" [./layer.h:171]   --->   Operation 42 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln1265 = add i10 %sub_ln1265, %zext_ln1265_3" [./layer.h:171]   --->   Operation 43 'add' 'add_ln1265' <Predicate = (!icmp_ln170)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i10 %add_ln1265 to i64" [./layer.h:171]   --->   Operation 44 'sext' 'sext_ln1265' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%input_q_0_V_addr = getelementptr [384 x i38]* %input_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:171]   --->   Operation 45 'getelementptr' 'input_q_0_V_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%input_k_0_V_addr = getelementptr [384 x i38]* %input_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:172]   --->   Operation 46 'getelementptr' 'input_k_0_V_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%input_q_0_V_load = load i38* %input_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 47 'load' 'input_q_0_V_load' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%input_k_0_V_load = load i38* %input_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 48 'load' 'input_k_0_V_load' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%input_q_0_V_load_1 = load i38* %input_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 49 'load' 'input_q_0_V_load_1' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%input_k_0_V_load_1 = load i38* %input_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 50 'load' 'input_k_0_V_load_1' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1828, i32 %tmp)" [./layer.h:176]   --->   Operation 51 'specregionend' 'empty_108' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader401" [./layer.h:168]   --->   Operation 52 'br' <Predicate = (icmp_ln170)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_1 = getelementptr [384 x i38]* %rotated_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:173]   --->   Operation 53 'getelementptr' 'rotated_q_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_1 = getelementptr [384 x i38]* %rotated_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:174]   --->   Operation 54 'getelementptr' 'rotated_k_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%input_q_0_V_load = load i38* %input_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 55 'load' 'input_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%input_k_0_V_load = load i38* %input_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 56 'load' 'input_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%input_q_0_V_load_1 = load i38* %input_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 57 'load' 'input_q_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_4 : Operation 58 [1/1] (3.25ns)   --->   "store i38 %input_q_0_V_load_1, i38* %rotated_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 58 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%input_k_0_V_load_1 = load i38* %input_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 59 'load' 'input_k_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store i38 %input_k_0_V_load_1, i38* %rotated_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>

State 5 <SV = 4> <Delay = 6.04>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1829) nounwind" [./layer.h:170]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr = getelementptr [384 x i38]* %rotated_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:171]   --->   Operation 62 'getelementptr' 'rotated_q_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr = getelementptr [384 x i38]* %rotated_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:172]   --->   Operation 63 'getelementptr' 'rotated_k_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.79ns)   --->   "%sub_ln703 = sub i38 0, %input_q_0_V_load" [./layer.h:171]   --->   Operation 64 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i38 %sub_ln703, i38* %rotated_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 65 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_5 : Operation 66 [1/1] (2.79ns)   --->   "%sub_ln703_38 = sub i38 0, %input_k_0_V_load" [./layer.h:172]   --->   Operation 66 'sub' 'sub_ln703_38' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "store i38 %sub_ln703_38, i38* %rotated_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:170]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.82>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i14_0 = phi i4 [ %i_2, %APPLY_ROTARY_POS_EMB_LOOP_5_end ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln180 = icmp eq i4 %i14_0, -8" [./layer.h:180]   --->   Operation 70 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 71 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i14_0, 1" [./layer.h:180]   --->   Operation 72 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %2, label %APPLY_ROTARY_POS_EMB_LOOP_5_begin" [./layer.h:180]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1830) nounwind" [./layer.h:180]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %i14_0 to i6" [./layer.h:184]   --->   Operation 75 'zext' 'zext_ln1116' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_64 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i14_0, i6 0)" [./layer.h:184]   --->   Operation 76 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i14_0, i4 0)" [./layer.h:184]   --->   Operation 77 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i8 %tmp_65 to i10" [./layer.h:184]   --->   Operation 78 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i10 %tmp_64, %zext_ln1116_1" [./layer.h:184]   --->   Operation 79 'sub' 'sub_ln1116' <Predicate = (!icmp_ln180)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_66 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i14_0, i2 0)" [./layer.h:184]   --->   Operation 80 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i6 %tmp_66, %zext_ln1116" [./layer.h:184]   --->   Operation 81 'sub' 'sub_ln203' <Predicate = (!icmp_ln180)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1831)" [./layer.h:181]   --->   Operation 82 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:182]   --->   Operation 83 'br' <Predicate = (!icmp_ln180)> <Delay = 1.76>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [./layer.h:190]   --->   Operation 84 'ret' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.98>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%k16_0_0 = phi i6 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_5_begin ], [ %add_ln182, %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032 ]" [./layer.h:182]   --->   Operation 85 'phi' 'k16_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.42ns)   --->   "%icmp_ln182 = icmp eq i6 %k16_0_0, -16" [./layer.h:182]   --->   Operation 86 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 87 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln182 = add i6 %k16_0_0, 1" [./layer.h:182]   --->   Operation 88 'add' 'add_ln182' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %APPLY_ROTARY_POS_EMB_LOOP_5_end, label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0" [./layer.h:182]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i6 %k16_0_0 to i64" [./layer.h:183]   --->   Operation 90 'zext' 'zext_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i6 %k16_0_0 to i10" [./layer.h:184]   --->   Operation 91 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %sub_ln1116, %zext_ln1116_2" [./layer.h:184]   --->   Operation 92 'add' 'add_ln1116' <Predicate = (!icmp_ln182)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i10 %add_ln1116 to i64" [./layer.h:184]   --->   Operation 93 'sext' 'sext_ln1116' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_2 = getelementptr [384 x i38]* %input_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:184]   --->   Operation 94 'getelementptr' 'input_q_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_2 = getelementptr [384 x i38]* %input_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 95 'getelementptr' 'input_k_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%output_k_0_V_addr = getelementptr [384 x i38]* %output_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 96 'getelementptr' 'output_k_0_V_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_2 = getelementptr [384 x i38]* %rotated_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:184]   --->   Operation 97 'getelementptr' 'rotated_q_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_2 = getelementptr [384 x i38]* %rotated_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 98 'getelementptr' 'rotated_k_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%cos_tab_V_5_addr = getelementptr [96 x i21]* @cos_tab_V_5, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 99 'getelementptr' 'cos_tab_V_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 100 [2/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i21* %cos_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 100 'load' 'cos_tab_V_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_7 : Operation 101 [2/2] (3.25ns)   --->   "%input_q_0_V_load_2 = load i38* %input_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 101 'load' 'input_q_0_V_load_2' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sin_tab_V_5_addr = getelementptr [96 x i21]* @sin_tab_V_5, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 102 'getelementptr' 'sin_tab_V_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i21* %sin_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 103 'load' 'sin_tab_V_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_7 : Operation 104 [2/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i38* %rotated_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 104 'load' 'rotated_q_0_V_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i6 %k16_0_0 to i4" [./layer.h:184]   --->   Operation 105 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_89 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %k16_0_0, i32 4, i32 5)" [./layer.h:184]   --->   Operation 106 'partselect' 'tmp_89' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i2 %tmp_89 to i6" [./layer.h:184]   --->   Operation 107 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.82ns)   --->   "%add_ln203_6 = add i6 %sub_ln203, %zext_ln203_11" [./layer.h:184]   --->   Operation 108 'add' 'add_ln203_6' <Predicate = (!icmp_ln182)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1831, i32 %tmp_s)" [./layer.h:188]   --->   Operation 109 'specregionend' 'empty_111' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:180]   --->   Operation 110 'br' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 111 [1/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i21* %cos_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 111 'load' 'cos_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_8 : Operation 112 [1/2] (3.25ns)   --->   "%input_q_0_V_load_2 = load i38* %input_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 112 'load' 'input_q_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_8 : Operation 113 [1/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i21* %sin_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 113 'load' 'sin_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_8 : Operation 114 [1/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i38* %rotated_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 114 'load' 'rotated_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>

State 9 <SV = 5> <Delay = 8.69>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i38 %input_q_0_V_load_2 to i58" [./layer.h:184]   --->   Operation 115 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i21 %cos_tab_V_5_load to i58" [./layer.h:184]   --->   Operation 116 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (8.69ns)   --->   "%mul_ln1118 = mul i58 %sext_ln1118_6, %sext_ln1118" [./layer.h:184]   --->   Operation 117 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i38 %rotated_q_0_V_load to i58" [./layer.h:184]   --->   Operation 118 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i21 %sin_tab_V_5_load to i58" [./layer.h:184]   --->   Operation 119 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (8.69ns)   --->   "%mul_ln1118_4 = mul i58 %sext_ln1118_8, %sext_ln1118_7" [./layer.h:184]   --->   Operation 120 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 5.68>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1832) nounwind" [./layer.h:182]   --->   Operation 121 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (3.36ns)   --->   "%add_ln1192 = add i58 %mul_ln1118, %mul_ln1118_4" [./layer.h:184]   --->   Operation 122 'add' 'add_ln1192' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192, i32 20, i32 57)" [./layer.h:184]   --->   Operation 123 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i6 %add_ln203_6 to i64" [./layer.h:184]   --->   Operation 124 'sext' 'sext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%output_q_0_0_V_add = getelementptr [24 x i38]* %output_q_0_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 125 'getelementptr' 'output_q_0_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%output_q_1_0_V_add = getelementptr [24 x i38]* %output_q_1_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 126 'getelementptr' 'output_q_1_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%output_q_2_0_V_add = getelementptr [24 x i38]* %output_q_2_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 127 'getelementptr' 'output_q_2_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%output_q_3_0_V_add = getelementptr [24 x i38]* %output_q_3_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 128 'getelementptr' 'output_q_3_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%output_q_4_0_V_add = getelementptr [24 x i38]* %output_q_4_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 129 'getelementptr' 'output_q_4_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%output_q_5_0_V_add = getelementptr [24 x i38]* %output_q_5_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 130 'getelementptr' 'output_q_5_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%output_q_6_0_V_add = getelementptr [24 x i38]* %output_q_6_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 131 'getelementptr' 'output_q_6_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%output_q_7_0_V_add = getelementptr [24 x i38]* %output_q_7_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 132 'getelementptr' 'output_q_7_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%output_q_8_0_V_add = getelementptr [24 x i38]* %output_q_8_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 133 'getelementptr' 'output_q_8_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%output_q_9_0_V_add = getelementptr [24 x i38]* %output_q_9_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 134 'getelementptr' 'output_q_9_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%output_q_10_0_V_ad = getelementptr [24 x i38]* %output_q_10_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 135 'getelementptr' 'output_q_10_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%output_q_11_0_V_ad = getelementptr [24 x i38]* %output_q_11_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 136 'getelementptr' 'output_q_11_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%output_q_12_0_V_ad = getelementptr [24 x i38]* %output_q_12_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 137 'getelementptr' 'output_q_12_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%output_q_13_0_V_ad = getelementptr [24 x i38]* %output_q_13_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 138 'getelementptr' 'output_q_13_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%output_q_14_0_V_ad = getelementptr [24 x i38]* %output_q_14_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 139 'getelementptr' 'output_q_14_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%output_q_15_0_V_ad = getelementptr [24 x i38]* %output_q_15_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:184]   --->   Operation 140 'getelementptr' 'output_q_15_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln203, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [./layer.h:184]   --->   Operation 141 'switch' <Predicate = true> <Delay = 1.42>
ST_10 : Operation 142 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_14_0_V_ad, align 8" [./layer.h:184]   --->   Operation 142 'store' <Predicate = (trunc_ln203 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 143 'br' <Predicate = (trunc_ln203 == 14)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_13_0_V_ad, align 8" [./layer.h:184]   --->   Operation 144 'store' <Predicate = (trunc_ln203 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 145 'br' <Predicate = (trunc_ln203 == 13)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_12_0_V_ad, align 8" [./layer.h:184]   --->   Operation 146 'store' <Predicate = (trunc_ln203 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 147 'br' <Predicate = (trunc_ln203 == 12)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_11_0_V_ad, align 8" [./layer.h:184]   --->   Operation 148 'store' <Predicate = (trunc_ln203 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 149 'br' <Predicate = (trunc_ln203 == 11)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_10_0_V_ad, align 8" [./layer.h:184]   --->   Operation 150 'store' <Predicate = (trunc_ln203 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 151 'br' <Predicate = (trunc_ln203 == 10)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_9_0_V_add, align 8" [./layer.h:184]   --->   Operation 152 'store' <Predicate = (trunc_ln203 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 153 'br' <Predicate = (trunc_ln203 == 9)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_8_0_V_add, align 8" [./layer.h:184]   --->   Operation 154 'store' <Predicate = (trunc_ln203 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 155 'br' <Predicate = (trunc_ln203 == 8)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_7_0_V_add, align 8" [./layer.h:184]   --->   Operation 156 'store' <Predicate = (trunc_ln203 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 157 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_6_0_V_add, align 8" [./layer.h:184]   --->   Operation 158 'store' <Predicate = (trunc_ln203 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 159 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_5_0_V_add, align 8" [./layer.h:184]   --->   Operation 160 'store' <Predicate = (trunc_ln203 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 161 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_4_0_V_add, align 8" [./layer.h:184]   --->   Operation 162 'store' <Predicate = (trunc_ln203 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 163 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_3_0_V_add, align 8" [./layer.h:184]   --->   Operation 164 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 165 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_2_0_V_add, align 8" [./layer.h:184]   --->   Operation 166 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 167 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_1_0_V_add, align 8" [./layer.h:184]   --->   Operation 168 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 169 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_0_0_V_add, align 8" [./layer.h:184]   --->   Operation 170 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 171 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_15_0_V_ad, align 8" [./layer.h:184]   --->   Operation 172 'store' <Predicate = (trunc_ln203 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.032" [./layer.h:184]   --->   Operation 173 'br' <Predicate = (trunc_ln203 == 15)> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (3.25ns)   --->   "%input_k_0_V_load_2 = load i38* %input_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 174 'load' 'input_k_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_10 : Operation 175 [2/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i38* %rotated_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 175 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>

State 11 <SV = 7> <Delay = 3.25>
ST_11 : Operation 176 [1/2] (3.25ns)   --->   "%input_k_0_V_load_2 = load i38* %input_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 176 'load' 'input_k_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_11 : Operation 177 [1/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i38* %rotated_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 177 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>

State 12 <SV = 8> <Delay = 8.69>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i38 %input_k_0_V_load_2 to i58" [./layer.h:186]   --->   Operation 178 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (8.69ns)   --->   "%mul_ln1118_5 = mul i58 %sext_ln1118_6, %sext_ln1118_9" [./layer.h:186]   --->   Operation 179 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i38 %rotated_k_0_V_load to i58" [./layer.h:186]   --->   Operation 180 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (8.69ns)   --->   "%mul_ln1118_6 = mul i58 %sext_ln1118_8, %sext_ln1118_10" [./layer.h:186]   --->   Operation 181 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 6.61>
ST_13 : Operation 182 [1/1] (3.36ns)   --->   "%add_ln1192_1 = add i58 %mul_ln1118_5, %mul_ln1118_6" [./layer.h:186]   --->   Operation 182 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_1, i32 20, i32 57)" [./layer.h:186]   --->   Operation 183 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (3.25ns)   --->   "store i38 %trunc_ln708_s, i38* %output_k_0_V_addr, align 8" [./layer.h:186]   --->   Operation 184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 384> <RAM>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:182]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:168) [28]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_0_0', ./layer.h:170) with incoming values : ('add_ln170', ./layer.h:170) [42]  (1.77 ns)

 <State 3>: 6.81ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:170) with incoming values : ('add_ln170', ./layer.h:170) [42]  (0 ns)
	'add' operation ('add_ln171', ./layer.h:171) [57]  (1.83 ns)
	'add' operation ('add_ln1265', ./layer.h:171) [59]  (1.73 ns)
	'getelementptr' operation ('input_q_0_V_addr', ./layer.h:171) [61]  (0 ns)
	'load' operation ('input_q_0_V_load', ./layer.h:171) on array 'input_q_0_V' [65]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_q_0_V_load_1', ./layer.h:173) on array 'input_q_0_V' [71]  (3.25 ns)
	'store' operation ('store_ln173', ./layer.h:173) of variable 'input_q_0_V_load_1', ./layer.h:173 on array 'rotated_q[0].V', ./layer.h:166 [72]  (3.25 ns)

 <State 5>: 6.05ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', ./layer.h:171) [66]  (2.8 ns)
	'store' operation ('store_ln171', ./layer.h:171) of variable 'sub_ln703', ./layer.h:171 on array 'rotated_q[0].V', ./layer.h:166 [67]  (3.25 ns)

 <State 6>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:180) [82]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:184) [95]  (1.83 ns)

 <State 7>: 4.98ns
The critical path consists of the following:
	'phi' operation ('k16_0_0', ./layer.h:182) with incoming values : ('add_ln182', ./layer.h:182) [99]  (0 ns)
	'add' operation ('add_ln1116', ./layer.h:184) [108]  (1.73 ns)
	'getelementptr' operation ('input_q_0_V_addr_2', ./layer.h:184) [110]  (0 ns)
	'load' operation ('input_q_0_V_load_2', ./layer.h:184) on array 'input_q_0_V' [117]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('cos_tab_V_5_load', ./layer.h:184) on array 'cos_tab_V_5' [116]  (3.25 ns)

 <State 9>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:184) [120]  (8.69 ns)

 <State 10>: 5.69ns
The critical path consists of the following:
	'add' operation ('add_ln1192', ./layer.h:184) [127]  (3.37 ns)
	'store' operation ('store_ln184', ./layer.h:184) of variable 'trunc_ln', ./layer.h:184 on array 'output_q_14_0_V' [152]  (2.32 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_k_0_V_load_2', ./layer.h:186) on array 'input_k_0_V' [200]  (3.25 ns)

 <State 12>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_5', ./layer.h:186) [202]  (8.69 ns)

 <State 13>: 6.62ns
The critical path consists of the following:
	'add' operation ('add_ln1192_1', ./layer.h:186) [206]  (3.37 ns)
	'store' operation ('store_ln186', ./layer.h:186) of variable 'trunc_ln708_s', ./layer.h:186 on array 'output_k_0_V' [208]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
