INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8 opened at Wed Aug 17 14:56:54 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.188 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.254 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.44 sec.
Command     ap_source done; 0.447 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 2.865 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.172 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.248 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.124 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.416 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 4.33 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Command     add_library done; 0.132 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.374 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.1.0 
Execute   set_clock_uncertainty 1.25 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dnn/dnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted dnn/dnn.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "dnn/dnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E dnn/dnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp
Command       clang done; 5.096 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.383 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp"  -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/useless.bc
Command       clang done; 6.189 sec.
INFO-FLOW: Done: GCC PP time: 18.7 seconds per iteration
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp std=gnu++98 -directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/.systemc_flag -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.265 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp std=gnu++98 -directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/all.directive.json -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.393 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.diag.yml D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.err.log 
Command       ap_eval done; 3.852 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.err.log 
Command         ap_eval done; 9.074 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/xilinx-legacy-rewriter.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/xilinx-legacy-rewriter.dnn.pp.0.cpp.err.log 
Command         ap_eval done; 3.863 sec.
Command       tidy_31 done; 13.209 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 23.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 8.854 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.bc" 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.bc
Command       clang done; 5.619 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/dnn.g.bc -hls-opt -except-internalize DNN_wlo_218 -LD:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g 
Command       llvm-ld done; 13.404 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 184.363 ; gain = 116.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:26 . Memory (MB): peak = 184.363 ; gain = 116.617
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.pp.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.667 sec.
Execute         llvm-ld D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/lib -lfloatconversion -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.322 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DNN_wlo_218 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.0.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 9.034 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:01:38 . Memory (MB): peak = 201.043 ; gain = 133.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.1.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_218' (dnn/dnn.cpp:756) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_wlo_218' into 'DNN_wlo_218' (dnn/dnn.cpp:832) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_wlo_218' into 'DNN_wlo_218' (dnn/dnn.cpp:837) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_218' into 'DNN_wlo_218' (dnn/dnn.cpp:840) automatically.
Command         transform done; 1.703 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.2.prechk.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] dnn/dnn.cpp:792: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.181 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:40 . Memory (MB): peak = 201.043 ; gain = 133.297
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.g.1.bc to D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.o.1.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:806) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:806) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_3' (dnn/dnn.cpp:764) in function 'L3_wlo_218' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_2' (dnn/dnn.cpp:748) in function 'L2_wlo_218' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L3' (dnn/dnn.cpp:769) in function 'L3_wlo_218' completely with a factor of 52.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L2' (dnn/dnn.cpp:753) in function 'L2_wlo_218' completely with a factor of 104.
INFO: [XFORM 203-101] Partitioning array 'L1_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V' (dnn/dnn.cpp:818) in dimension 1 with a block factor 52.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V' (dnn/dnn.cpp:821) in dimension 1 with a block factor 26.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.0' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.1' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.2' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.3' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.4' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.5' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.6' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.7' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.8' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.9' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.10' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.11' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.12' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.13' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.14' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.15' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.16' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.17' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.18' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.19' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.20' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.21' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.22' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.23' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.24' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.25' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.26' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.27' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.28' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.29' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.30' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.31' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.32' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.33' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.34' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.35' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.36' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.37' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.38' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.39' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.40' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.41' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.42' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.43' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.44' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.45' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.46' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.47' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.48' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.49' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.50' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.51' (dnn/dnn.cpp:818) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.0' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.1' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.2' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.3' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.4' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.5' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.6' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.7' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.8' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.9' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.10' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.11' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.12' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.13' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.14' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.15' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.16' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.17' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.18' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.19' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.20' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.21' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.22' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.23' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.24' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.25' (dnn/dnn.cpp:821) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.0' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.1' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.2' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.3' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.4' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.5' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.6' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.7' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.8' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.9' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.10' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.11' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.12' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.13' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.14' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.15' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.16' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.17' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.18' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.19' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.20' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.21' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.22' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.23' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.24' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.25' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.26' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.27' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.28' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.29' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.30' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.31' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.32' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.33' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.34' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.35' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.36' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.37' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.38' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.39' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.40' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.41' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.42' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.43' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.44' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.45' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.46' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.47' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.48' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.49' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.50' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.51' (dnn/dnn.cpp:818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.0' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.1' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.2' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.3' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.4' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.5' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.6' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.7' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.8' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.9' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.10' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.11' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.12' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.13' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.14' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.15' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.16' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.17' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.18' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.19' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.20' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.21' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.22' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.23' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.24' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.25' (dnn/dnn.cpp:821) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_218' (dnn/dnn.cpp:756) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_218' into 'DNN_wlo_218' (dnn/dnn.cpp:840) automatically.
Command         transform done; 9.656 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.o.1.tmp.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:730:39) to (dnn/dnn.cpp:730:33) in function 'separate_complex_wlo_218'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:787:43) to (dnn/dnn.cpp:787:37) in function 'reconstruct_complex_wlo_218'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:748:36) to (dnn/dnn.cpp:756:18) in function 'L2_wlo_218'... converting 19 basic blocks.
Command         transform done; 2.953 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:52 . Memory (MB): peak = 230.062 ; gain = 162.316
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.o.2.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'separate_complex_wlo_218' to 'separate_complex_wlo' (dnn/dnn.cpp:727)
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_wlo_218' to 'reconstruct_complex_' (dnn/dnn.cpp:785)
Command         transform done; 8.072 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:02:00 . Memory (MB): peak = 291.102 ; gain = 223.355
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 34.761 sec.
Command     elaborate done; 112.158 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DNN_wlo_218' ...
Execute       ap_set_top_model DNN_wlo_218 
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
Execute       get_model_list DNN_wlo_218 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DNN_wlo_218 
Execute       preproc_iomode -model reconstruct_complex_ 
Execute       preproc_iomode -model L3_wlo_218 
Execute       preproc_iomode -model L2_wlo_218 
Execute       preproc_iomode -model normalize_wlo_218 
Execute       preproc_iomode -model separate_complex_wlo 
Execute       get_model_list DNN_wlo_218 -filter all-wo-channel 
INFO-FLOW: Model list for configure: separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218
INFO-FLOW: Configuring Module : separate_complex_wlo ...
Execute       set_default_model separate_complex_wlo 
Execute       apply_spec_resource_limit separate_complex_wlo 
INFO-FLOW: Configuring Module : normalize_wlo_218 ...
Execute       set_default_model normalize_wlo_218 
Execute       apply_spec_resource_limit normalize_wlo_218 
INFO-FLOW: Configuring Module : L2_wlo_218 ...
Execute       set_default_model L2_wlo_218 
Execute       apply_spec_resource_limit L2_wlo_218 
INFO-FLOW: Configuring Module : L3_wlo_218 ...
Execute       set_default_model L3_wlo_218 
Execute       apply_spec_resource_limit L3_wlo_218 
INFO-FLOW: Configuring Module : reconstruct_complex_ ...
Execute       set_default_model reconstruct_complex_ 
Execute       apply_spec_resource_limit reconstruct_complex_ 
INFO-FLOW: Configuring Module : DNN_wlo_218 ...
Execute       set_default_model DNN_wlo_218 
Execute       apply_spec_resource_limit DNN_wlo_218 
INFO-FLOW: Model list for preprocess: separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218
INFO-FLOW: Preprocessing Module: separate_complex_wlo ...
Execute       set_default_model separate_complex_wlo 
Execute       cdfg_preprocess -model separate_complex_wlo 
Execute       rtl_gen_preprocess separate_complex_wlo 
INFO-FLOW: Preprocessing Module: normalize_wlo_218 ...
Execute       set_default_model normalize_wlo_218 
Execute       cdfg_preprocess -model normalize_wlo_218 
Execute       rtl_gen_preprocess normalize_wlo_218 
INFO-FLOW: Preprocessing Module: L2_wlo_218 ...
Execute       set_default_model L2_wlo_218 
Execute       cdfg_preprocess -model L2_wlo_218 
Execute       rtl_gen_preprocess L2_wlo_218 
INFO-FLOW: Preprocessing Module: L3_wlo_218 ...
Execute       set_default_model L3_wlo_218 
Execute       cdfg_preprocess -model L3_wlo_218 
Execute       rtl_gen_preprocess L3_wlo_218 
INFO-FLOW: Preprocessing Module: reconstruct_complex_ ...
Execute       set_default_model reconstruct_complex_ 
Execute       cdfg_preprocess -model reconstruct_complex_ 
Execute       rtl_gen_preprocess reconstruct_complex_ 
INFO-FLOW: Preprocessing Module: DNN_wlo_218 ...
Execute       set_default_model DNN_wlo_218 
Execute       cdfg_preprocess -model DNN_wlo_218 
Execute       rtl_gen_preprocess DNN_wlo_218 
INFO-FLOW: Model list for synthesis: separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model separate_complex_wlo 
Execute       schedule -model separate_complex_wlo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'separation'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.399 sec.
INFO: [HLS 200-111]  Elapsed time: 121.111 seconds; current allocated memory: 230.664 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.verbose.sched.rpt 
Command       syn_report done; 0.255 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.sched.adb -f 
Command       db_write done; 0.211 sec.
INFO-FLOW: Finish scheduling separate_complex_wlo.
Execute       set_default_model separate_complex_wlo 
Execute       bind -model separate_complex_wlo 
BIND OPTION: model=separate_complex_wlo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.177 sec.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 231.129 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.verbose.bind.rpt 
Command       syn_report done; 0.606 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.bind.adb -f 
Command       db_write done; 0.249 sec.
INFO-FLOW: Finish binding separate_complex_wlo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model normalize_wlo_218 
Execute       schedule -model normalize_wlo_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.622 sec.
INFO: [HLS 200-111]  Elapsed time: 1.638 seconds; current allocated memory: 232.748 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.verbose.sched.rpt 
Command       syn_report done; 1.45 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.sched.adb -f 
Command       db_write done; 1.361 sec.
INFO-FLOW: Finish scheduling normalize_wlo_218.
Execute       set_default_model normalize_wlo_218 
Execute       bind -model normalize_wlo_218 
BIND OPTION: model=normalize_wlo_218
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.333 sec.
INFO: [HLS 200-111]  Elapsed time: 3.257 seconds; current allocated memory: 234.642 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.verbose.bind.rpt 
Command       syn_report done; 1.706 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.bind.adb -f 
Command       db_write done; 1.327 sec.
INFO-FLOW: Finish binding normalize_wlo_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L2_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model L2_wlo_218 
Execute       schedule -model L2_wlo_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L2_wlo_218' consists of the following:
	'mul' operation of DSP[490] ('mul_ln728', dnn/dnn.cpp:754) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192', dnn/dnn.cpp:754) [490]  (3.02 ns)
	'add' operation of DSP[498] ('add_ln1192_52', dnn/dnn.cpp:754) [498]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.897 sec.
INFO: [HLS 200-111]  Elapsed time: 6.113 seconds; current allocated memory: 238.196 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.verbose.sched.rpt 
Command       syn_report done; 3.635 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.sched.adb -f 
Command       db_write done; 2.771 sec.
INFO-FLOW: Finish scheduling L2_wlo_218.
Execute       set_default_model L2_wlo_218 
Execute       bind -model L2_wlo_218 
BIND OPTION: model=L2_wlo_218
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.759 sec.
INFO: [HLS 200-111]  Elapsed time: 7.286 seconds; current allocated memory: 242.980 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.verbose.bind.rpt 
Command       syn_report done; 3.846 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.bind.adb -f 
Command       db_write done; 2.667 sec.
INFO-FLOW: Finish binding L2_wlo_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L3_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model L3_wlo_218 
Execute       schedule -model L3_wlo_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 30.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L3_wlo_218' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1118_49', dnn/dnn.cpp:770) [635]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_51', dnn/dnn.cpp:770) [639]  (3.02 ns)
	'store' operation ('y_L3_V_addr_write_ln772', dnn/dnn.cpp:772) of variable 'trunc_ln708_s', dnn/dnn.cpp:770 on array 'y_L3_V' [642]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.744 sec.
INFO: [HLS 200-111]  Elapsed time: 7.439 seconds; current allocated memory: 244.378 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.verbose.sched.rpt 
Command       syn_report done; 1.329 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.sched.adb -f 
Command       db_write done; 0.956 sec.
INFO-FLOW: Finish scheduling L3_wlo_218.
Execute       set_default_model L3_wlo_218 
Execute       bind -model L3_wlo_218 
BIND OPTION: model=L3_wlo_218
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.215 sec.
INFO: [HLS 200-111]  Elapsed time: 2.615 seconds; current allocated memory: 246.023 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.verbose.bind.rpt 
Command       syn_report done; 1.33 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.bind.adb -f 
Command       db_write done; 0.936 sec.
INFO-FLOW: Finish binding L3_wlo_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reconstruct_complex_ 
Execute       schedule -model reconstruct_complex_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reconstruction'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.284 sec.
INFO: [HLS 200-111]  Elapsed time: 2.753 seconds; current allocated memory: 246.302 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.verbose.sched.rpt 
Command       syn_report done; 0.237 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.sched.adb -f 
Command       db_write done; 0.185 sec.
INFO-FLOW: Finish scheduling reconstruct_complex_.
Execute       set_default_model reconstruct_complex_ 
Execute       bind -model reconstruct_complex_ 
BIND OPTION: model=reconstruct_complex_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.145 sec.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 246.752 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.verbose.bind.rpt 
Command       syn_report done; 0.346 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.bind.adb -f 
Command       db_write done; 0.239 sec.
INFO-FLOW: Finish binding reconstruct_complex_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_wlo_218 
Execute       schedule -model DNN_wlo_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'denormalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DNN_wlo_218' consists of the following:
	'mul' operation of DSP[361] ('r.V', dnn/dnn.cpp:781->dnn/dnn.cpp:840) [356]  (3.36 ns)
	'add' operation of DSP[361] ('ret.V', dnn/dnn.cpp:781->dnn/dnn.cpp:840) [361]  (3.02 ns)
	'store' operation ('denorm_DNN_V_addr_write_ln781', dnn/dnn.cpp:781->dnn/dnn.cpp:840) of variable 'trunc_ln', dnn/dnn.cpp:781->dnn/dnn.cpp:840 on array 'denorm_DNN.V', dnn/dnn.cpp:826 [364]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.301 sec.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 247.248 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.verbose.sched.rpt 
Command       syn_report done; 0.314 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.sched.adb -f 
Command       db_write done; 0.317 sec.
INFO-FLOW: Finish scheduling DNN_wlo_218.
Execute       set_default_model DNN_wlo_218 
Execute       bind -model DNN_wlo_218 
BIND OPTION: model=DNN_wlo_218
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.773 sec.
INFO: [HLS 200-111]  Elapsed time: 2.567 seconds; current allocated memory: 248.873 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.verbose.bind.rpt 
Command       syn_report done; 1.921 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.bind.adb -f 
Command       db_write done; 0.394 sec.
INFO-FLOW: Finish binding DNN_wlo_218.
Execute       get_model_list DNN_wlo_218 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess separate_complex_wlo 
Execute       rtl_gen_preprocess normalize_wlo_218 
Execute       rtl_gen_preprocess L2_wlo_218 
Execute       rtl_gen_preprocess L3_wlo_218 
Execute       rtl_gen_preprocess reconstruct_complex_ 
Execute       rtl_gen_preprocess DNN_wlo_218 
INFO-FLOW: Model list for RTL generation: separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model separate_complex_wlo -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_fpext_32ns_64_2_1' to 'DNN_wlo_218_fpextbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_fpextbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_wlo'.
Command       create_rtl_model done; 0.529 sec.
INFO: [HLS 200-111]  Elapsed time: 3.077 seconds; current allocated memory: 250.133 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       gen_rtl separate_complex_wlo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/systemc/separate_complex_wlo -synmodules separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218 
Execute       gen_rtl separate_complex_wlo -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/vhdl/separate_complex_wlo 
Execute       gen_rtl separate_complex_wlo -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/verilog/separate_complex_wlo 
Execute       syn_report -csynth -model separate_complex_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/separate_complex_wlo_csynth.rpt 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model separate_complex_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/separate_complex_wlo_csynth.xml 
Execute       syn_report -verbosereport -model separate_complex_wlo -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.verbose.rpt 
Command       syn_report done; 0.454 sec.
Execute       db_write -model separate_complex_wlo -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.adb 
Command       db_write done; 0.321 sec.
Execute       gen_tb_info separate_complex_wlo -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model normalize_wlo_218 -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_218_mean_in_V' to 'normalize_wlo_218cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_218_std_in_V' to 'normalize_wlo_218dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_sdiv_35ns_14ns_21_39_1' to 'DNN_wlo_218_sdiv_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_sdiv_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_wlo_218'.
Command       create_rtl_model done; 3.175 sec.
INFO: [HLS 200-111]  Elapsed time: 4.691 seconds; current allocated memory: 277.326 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       gen_rtl normalize_wlo_218 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/systemc/normalize_wlo_218 -synmodules separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218 
Execute       gen_rtl normalize_wlo_218 -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/vhdl/normalize_wlo_218 
Execute       gen_rtl normalize_wlo_218 -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/verilog/normalize_wlo_218 
Execute       syn_report -csynth -model normalize_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/normalize_wlo_218_csynth.rpt 
Command       syn_report done; 0.252 sec.
Execute       syn_report -rtlxml -model normalize_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/normalize_wlo_218_csynth.xml 
Command       syn_report done; 0.122 sec.
Execute       syn_report -verbosereport -model normalize_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.verbose.rpt 
Command       syn_report done; 2.169 sec.
Execute       db_write -model normalize_wlo_218 -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.adb 
Command       db_write done; 1.634 sec.
Execute       gen_tb_info normalize_wlo_218 -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L2_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model L2_wlo_218 -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_BIAS_V' to 'L2_wlo_218_L1_BIAfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_0' to 'L2_wlo_218_L1_WEIg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_1' to 'L2_wlo_218_L1_WEIhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_2' to 'L2_wlo_218_L1_WEIibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_3' to 'L2_wlo_218_L1_WEIjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_4' to 'L2_wlo_218_L1_WEIkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_5' to 'L2_wlo_218_L1_WEIlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_6' to 'L2_wlo_218_L1_WEImb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_7' to 'L2_wlo_218_L1_WEIncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_8' to 'L2_wlo_218_L1_WEIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_9' to 'L2_wlo_218_L1_WEIpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_10' to 'L2_wlo_218_L1_WEIqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_11' to 'L2_wlo_218_L1_WEIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_12' to 'L2_wlo_218_L1_WEIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_13' to 'L2_wlo_218_L1_WEItde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_14' to 'L2_wlo_218_L1_WEIudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_15' to 'L2_wlo_218_L1_WEIvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_16' to 'L2_wlo_218_L1_WEIwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_17' to 'L2_wlo_218_L1_WEIxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_18' to 'L2_wlo_218_L1_WEIyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_19' to 'L2_wlo_218_L1_WEIzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_20' to 'L2_wlo_218_L1_WEIAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_21' to 'L2_wlo_218_L1_WEIBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_22' to 'L2_wlo_218_L1_WEICeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_23' to 'L2_wlo_218_L1_WEIDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_24' to 'L2_wlo_218_L1_WEIEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_25' to 'L2_wlo_218_L1_WEIFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_26' to 'L2_wlo_218_L1_WEIGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_27' to 'L2_wlo_218_L1_WEIHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_28' to 'L2_wlo_218_L1_WEIIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_29' to 'L2_wlo_218_L1_WEIJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_30' to 'L2_wlo_218_L1_WEIKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_31' to 'L2_wlo_218_L1_WEILf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_32' to 'L2_wlo_218_L1_WEIMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_33' to 'L2_wlo_218_L1_WEINgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_34' to 'L2_wlo_218_L1_WEIOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_35' to 'L2_wlo_218_L1_WEIPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_36' to 'L2_wlo_218_L1_WEIQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_37' to 'L2_wlo_218_L1_WEIRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_38' to 'L2_wlo_218_L1_WEIShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_39' to 'L2_wlo_218_L1_WEIThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_40' to 'L2_wlo_218_L1_WEIUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_41' to 'L2_wlo_218_L1_WEIVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_42' to 'L2_wlo_218_L1_WEIWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_43' to 'L2_wlo_218_L1_WEIXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_44' to 'L2_wlo_218_L1_WEIYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_45' to 'L2_wlo_218_L1_WEIZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_46' to 'L2_wlo_218_L1_WEI0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_47' to 'L2_wlo_218_L1_WEI1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_48' to 'L2_wlo_218_L1_WEI2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_49' to 'L2_wlo_218_L1_WEI3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_50' to 'L2_wlo_218_L1_WEI4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_51' to 'L2_wlo_218_L1_WEI5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_52' to 'L2_wlo_218_L1_WEI6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_53' to 'L2_wlo_218_L1_WEI7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_54' to 'L2_wlo_218_L1_WEI8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_55' to 'L2_wlo_218_L1_WEI9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_56' to 'L2_wlo_218_L1_WEIbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_57' to 'L2_wlo_218_L1_WEIbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_58' to 'L2_wlo_218_L1_WEIbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_59' to 'L2_wlo_218_L1_WEIbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_60' to 'L2_wlo_218_L1_WEIbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_61' to 'L2_wlo_218_L1_WEIbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_62' to 'L2_wlo_218_L1_WEIbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_63' to 'L2_wlo_218_L1_WEIbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_64' to 'L2_wlo_218_L1_WEIbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_65' to 'L2_wlo_218_L1_WEIbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_66' to 'L2_wlo_218_L1_WEIbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_67' to 'L2_wlo_218_L1_WEIbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_68' to 'L2_wlo_218_L1_WEIbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_69' to 'L2_wlo_218_L1_WEIbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_70' to 'L2_wlo_218_L1_WEIbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_71' to 'L2_wlo_218_L1_WEIbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_72' to 'L2_wlo_218_L1_WEIbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_73' to 'L2_wlo_218_L1_WEIbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_74' to 'L2_wlo_218_L1_WEIbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_75' to 'L2_wlo_218_L1_WEIbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_76' to 'L2_wlo_218_L1_WEIbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_77' to 'L2_wlo_218_L1_WEIbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_78' to 'L2_wlo_218_L1_WEIbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_79' to 'L2_wlo_218_L1_WEIbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_80' to 'L2_wlo_218_L1_WEIbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_81' to 'L2_wlo_218_L1_WEIbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_82' to 'L2_wlo_218_L1_WEIbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_83' to 'L2_wlo_218_L1_WEIbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_84' to 'L2_wlo_218_L1_WEIbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_85' to 'L2_wlo_218_L1_WEIbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_86' to 'L2_wlo_218_L1_WEIbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_87' to 'L2_wlo_218_L1_WEIbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_88' to 'L2_wlo_218_L1_WEIbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_89' to 'L2_wlo_218_L1_WEIbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_90' to 'L2_wlo_218_L1_WEIbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_91' to 'L2_wlo_218_L1_WEIbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_92' to 'L2_wlo_218_L1_WEIbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_93' to 'L2_wlo_218_L1_WEIbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_94' to 'L2_wlo_218_L1_WEIbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_95' to 'L2_wlo_218_L1_WEIbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_96' to 'L2_wlo_218_L1_WEIbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_97' to 'L2_wlo_218_L1_WEIbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_98' to 'L2_wlo_218_L1_WEIbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_99' to 'L2_wlo_218_L1_WEIbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_100' to 'L2_wlo_218_L1_WEIbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_101' to 'L2_wlo_218_L1_WEIbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_102' to 'L2_wlo_218_L1_WEIbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_218_L1_WEIGHTS_V_103' to 'L2_wlo_218_L1_WEIbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_fcmp_32ns_32ns_1_2_1' to 'DNN_wlo_218_fcmp_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_21s_13s_27s_33_1_1' to 'DNN_wlo_218_mac_mbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_21s_13s_33s_34_1_1' to 'DNN_wlo_218_mac_mbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_21s_13s_34ns_34_1_1' to 'DNN_wlo_218_mac_mbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_21s_12s_34ns_34_1_1' to 'DNN_wlo_218_mac_mb0s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_fcmp_bWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_fpextbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mb0s': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mbYs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mbZs': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L2_wlo_218'.
Command       create_rtl_model done; 9.133 sec.
INFO: [HLS 200-111]  Elapsed time: 14.395 seconds; current allocated memory: 293.324 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       gen_rtl L2_wlo_218 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/systemc/L2_wlo_218 -synmodules separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218 
Execute       gen_rtl L2_wlo_218 -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/vhdl/L2_wlo_218 
Execute       gen_rtl L2_wlo_218 -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/verilog/L2_wlo_218 
Execute       syn_report -csynth -model L2_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/L2_wlo_218_csynth.rpt 
Command       syn_report done; 0.446 sec.
Execute       syn_report -rtlxml -model L2_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/L2_wlo_218_csynth.xml 
Command       syn_report done; 0.217 sec.
Execute       syn_report -verbosereport -model L2_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.verbose.rpt 
Command       syn_report done; 3.819 sec.
Execute       db_write -model L2_wlo_218 -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.adb 
Command       db_write done; 3.413 sec.
Execute       gen_tb_info L2_wlo_218 -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L3_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model L3_wlo_218 -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_BIAS_V' to 'L3_wlo_218_L2_BIAb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_0' to 'L3_wlo_218_L2_WEIb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_1' to 'L3_wlo_218_L2_WEIb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_2' to 'L3_wlo_218_L2_WEIb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_3' to 'L3_wlo_218_L2_WEIb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_4' to 'L3_wlo_218_L2_WEIb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_5' to 'L3_wlo_218_L2_WEIb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_6' to 'L3_wlo_218_L2_WEIb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_7' to 'L3_wlo_218_L2_WEIb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_8' to 'L3_wlo_218_L2_WEIcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_9' to 'L3_wlo_218_L2_WEIcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_10' to 'L3_wlo_218_L2_WEIccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_11' to 'L3_wlo_218_L2_WEIcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_12' to 'L3_wlo_218_L2_WEIceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_13' to 'L3_wlo_218_L2_WEIcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_14' to 'L3_wlo_218_L2_WEIcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_15' to 'L3_wlo_218_L2_WEIchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_16' to 'L3_wlo_218_L2_WEIciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_17' to 'L3_wlo_218_L2_WEIcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_18' to 'L3_wlo_218_L2_WEIckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_19' to 'L3_wlo_218_L2_WEIclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_20' to 'L3_wlo_218_L2_WEIcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_21' to 'L3_wlo_218_L2_WEIcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_22' to 'L3_wlo_218_L2_WEIcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_23' to 'L3_wlo_218_L2_WEIcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_24' to 'L3_wlo_218_L2_WEIcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_25' to 'L3_wlo_218_L2_WEIcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_26' to 'L3_wlo_218_L2_WEIcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_27' to 'L3_wlo_218_L2_WEIctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_28' to 'L3_wlo_218_L2_WEIcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_29' to 'L3_wlo_218_L2_WEIcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_30' to 'L3_wlo_218_L2_WEIcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_31' to 'L3_wlo_218_L2_WEIcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_32' to 'L3_wlo_218_L2_WEIcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_33' to 'L3_wlo_218_L2_WEIczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_34' to 'L3_wlo_218_L2_WEIcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_35' to 'L3_wlo_218_L2_WEIcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_36' to 'L3_wlo_218_L2_WEIcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_37' to 'L3_wlo_218_L2_WEIcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_38' to 'L3_wlo_218_L2_WEIcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_39' to 'L3_wlo_218_L2_WEIcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_40' to 'L3_wlo_218_L2_WEIcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_41' to 'L3_wlo_218_L2_WEIcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_42' to 'L3_wlo_218_L2_WEIcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_43' to 'L3_wlo_218_L2_WEIcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_44' to 'L3_wlo_218_L2_WEIcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_45' to 'L3_wlo_218_L2_WEIcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_46' to 'L3_wlo_218_L2_WEIcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_47' to 'L3_wlo_218_L2_WEIcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_48' to 'L3_wlo_218_L2_WEIcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_49' to 'L3_wlo_218_L2_WEIcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_50' to 'L3_wlo_218_L2_WEIcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_218_L2_WEIGHTS_V_51' to 'L3_wlo_218_L2_WEIcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_9s_21s_25s_29_1_1' to 'DNN_wlo_218_mac_mcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_12s_21s_29s_34_1_1' to 'DNN_wlo_218_mac_mcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_7s_21s_34ns_34_1_1' to 'DNN_wlo_218_mac_mcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_9s_21s_34ns_34_1_1' to 'DNN_wlo_218_mac_mcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_12s_21s_34ns_34_1_1' to 'DNN_wlo_218_mac_mcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_11s_21s_34ns_34_1_1' to 'DNN_wlo_218_mac_mcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_13s_21s_34ns_34_1_1' to 'DNN_wlo_218_mac_mcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_8s_21s_34ns_34_1_1' to 'DNN_wlo_218_mac_mcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_10s_21s_34ns_34_1_1' to 'DNN_wlo_218_mac_mc0C' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mc0C': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcSB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcTB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcUB': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcVB': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcWB': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcXB': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcYC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mcZC': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L3_wlo_218'.
Command       create_rtl_model done; 6.712 sec.
INFO: [HLS 200-111]  Elapsed time: 16.883 seconds; current allocated memory: 298.341 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       gen_rtl L3_wlo_218 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/systemc/L3_wlo_218 -synmodules separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218 
Execute       gen_rtl L3_wlo_218 -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/vhdl/L3_wlo_218 
Execute       gen_rtl L3_wlo_218 -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/verilog/L3_wlo_218 
Execute       syn_report -csynth -model L3_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/L3_wlo_218_csynth.rpt 
Command       syn_report done; 0.149 sec.
Execute       syn_report -rtlxml -model L3_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/L3_wlo_218_csynth.xml 
Execute       syn_report -verbosereport -model L3_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.verbose.rpt 
Command       syn_report done; 1.477 sec.
Execute       db_write -model L3_wlo_218 -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.adb 
Command       db_write done; 1.321 sec.
Execute       gen_tb_info L3_wlo_218 -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reconstruct_complex_ -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 4.095 seconds; current allocated memory: 299.602 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       gen_rtl reconstruct_complex_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/systemc/reconstruct_complex_s -synmodules separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218 
Execute       gen_rtl reconstruct_complex_ -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/vhdl/reconstruct_complex_s 
Execute       gen_rtl reconstruct_complex_ -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/verilog/reconstruct_complex_s 
Execute       syn_report -csynth -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/reconstruct_complex_s_csynth.rpt 
Command       syn_report done; 0.122 sec.
Execute       syn_report -rtlxml -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/reconstruct_complex_s_csynth.xml 
Execute       syn_report -verbosereport -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.verbose.rpt 
Command       syn_report done; 0.388 sec.
Execute       db_write -model reconstruct_complex_ -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.adb 
Command       db_write done; 0.7 sec.
Execute       gen_tb_info reconstruct_complex_ -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_wlo_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_wlo_218 -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_218/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_218/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_218/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_218/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_wlo_218' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mean_o_V' to 'DNN_wlo_218_mean_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_LS_data_V' to 'DNN_wlo_218_LS_dac2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_denorm_DNN_V' to 'DNN_wlo_218_denorc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_218_mac_muladd_13ns_21s_20s_34_1_1' to 'DNN_wlo_218_mac_mc4D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_218_mac_mc4D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_wlo_218'.
Command       create_rtl_model done; 3.002 sec.
INFO: [HLS 200-111]  Elapsed time: 4.818 seconds; current allocated memory: 319.775 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_wlo_218 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/systemc/DNN_wlo_218 -synmodules separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218 
Execute       gen_rtl DNN_wlo_218 -istop -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/vhdl/DNN_wlo_218 
Execute       gen_rtl DNN_wlo_218 -istop -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/verilog/DNN_wlo_218 
Execute       syn_report -csynth -model DNN_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/DNN_wlo_218_csynth.rpt 
Execute       syn_report -rtlxml -model DNN_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/syn/report/DNN_wlo_218_csynth.xml 
Execute       syn_report -verbosereport -model DNN_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.verbose.rpt 
Command       syn_report done; 1.687 sec.
Execute       db_write -model DNN_wlo_218 -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.adb 
Command       db_write done; 0.811 sec.
Execute       gen_tb_info DNN_wlo_218 -p D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218 
Execute       export_constraint_db -f -tool general -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.constraint.tcl 
Execute       syn_report -designview -model DNN_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.design.xml 
Command       syn_report done; 1.103 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model DNN_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model DNN_wlo_218 -o D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks DNN_wlo_218 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain DNN_wlo_218 
INFO-FLOW: Model list for RTL component generation: separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_ DNN_wlo_218
INFO-FLOW: Handling components in module [separate_complex_wlo] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_218_fpextbkb.
INFO-FLOW: Append model DNN_wlo_218_fpextbkb
INFO-FLOW: Handling components in module [normalize_wlo_218] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_218_sdiv_eOg.
INFO-FLOW: Append model DNN_wlo_218_sdiv_eOg
INFO-FLOW: Found component normalize_wlo_218cud.
INFO-FLOW: Append model normalize_wlo_218cud
INFO-FLOW: Found component normalize_wlo_218dEe.
INFO-FLOW: Append model normalize_wlo_218dEe
INFO-FLOW: Handling components in module [L2_wlo_218] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_218_fcmp_bWr.
INFO-FLOW: Append model DNN_wlo_218_fcmp_bWr
INFO-FLOW: Found component DNN_wlo_218_mac_mbXr.
INFO-FLOW: Append model DNN_wlo_218_mac_mbXr
INFO-FLOW: Found component DNN_wlo_218_mac_mbYs.
INFO-FLOW: Append model DNN_wlo_218_mac_mbYs
INFO-FLOW: Found component DNN_wlo_218_mac_mbZs.
INFO-FLOW: Append model DNN_wlo_218_mac_mbZs
INFO-FLOW: Found component DNN_wlo_218_mac_mb0s.
INFO-FLOW: Append model DNN_wlo_218_mac_mb0s
INFO-FLOW: Found component L2_wlo_218_L1_BIAfYi.
INFO-FLOW: Append model L2_wlo_218_L1_BIAfYi
INFO-FLOW: Found component L2_wlo_218_L1_WEIg8j.
INFO-FLOW: Append model L2_wlo_218_L1_WEIg8j
INFO-FLOW: Found component L2_wlo_218_L1_WEIhbi.
INFO-FLOW: Append model L2_wlo_218_L1_WEIhbi
INFO-FLOW: Found component L2_wlo_218_L1_WEIibs.
INFO-FLOW: Append model L2_wlo_218_L1_WEIibs
INFO-FLOW: Found component L2_wlo_218_L1_WEIjbC.
INFO-FLOW: Append model L2_wlo_218_L1_WEIjbC
INFO-FLOW: Found component L2_wlo_218_L1_WEIkbM.
INFO-FLOW: Append model L2_wlo_218_L1_WEIkbM
INFO-FLOW: Found component L2_wlo_218_L1_WEIlbW.
INFO-FLOW: Append model L2_wlo_218_L1_WEIlbW
INFO-FLOW: Found component L2_wlo_218_L1_WEImb6.
INFO-FLOW: Append model L2_wlo_218_L1_WEImb6
INFO-FLOW: Found component L2_wlo_218_L1_WEIncg.
INFO-FLOW: Append model L2_wlo_218_L1_WEIncg
INFO-FLOW: Found component L2_wlo_218_L1_WEIocq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIocq
INFO-FLOW: Found component L2_wlo_218_L1_WEIpcA.
INFO-FLOW: Append model L2_wlo_218_L1_WEIpcA
INFO-FLOW: Found component L2_wlo_218_L1_WEIqcK.
INFO-FLOW: Append model L2_wlo_218_L1_WEIqcK
INFO-FLOW: Found component L2_wlo_218_L1_WEIrcU.
INFO-FLOW: Append model L2_wlo_218_L1_WEIrcU
INFO-FLOW: Found component L2_wlo_218_L1_WEIsc4.
INFO-FLOW: Append model L2_wlo_218_L1_WEIsc4
INFO-FLOW: Found component L2_wlo_218_L1_WEItde.
INFO-FLOW: Append model L2_wlo_218_L1_WEItde
INFO-FLOW: Found component L2_wlo_218_L1_WEIudo.
INFO-FLOW: Append model L2_wlo_218_L1_WEIudo
INFO-FLOW: Found component L2_wlo_218_L1_WEIvdy.
INFO-FLOW: Append model L2_wlo_218_L1_WEIvdy
INFO-FLOW: Found component L2_wlo_218_L1_WEIwdI.
INFO-FLOW: Append model L2_wlo_218_L1_WEIwdI
INFO-FLOW: Found component L2_wlo_218_L1_WEIxdS.
INFO-FLOW: Append model L2_wlo_218_L1_WEIxdS
INFO-FLOW: Found component L2_wlo_218_L1_WEIyd2.
INFO-FLOW: Append model L2_wlo_218_L1_WEIyd2
INFO-FLOW: Found component L2_wlo_218_L1_WEIzec.
INFO-FLOW: Append model L2_wlo_218_L1_WEIzec
INFO-FLOW: Found component L2_wlo_218_L1_WEIAem.
INFO-FLOW: Append model L2_wlo_218_L1_WEIAem
INFO-FLOW: Found component L2_wlo_218_L1_WEIBew.
INFO-FLOW: Append model L2_wlo_218_L1_WEIBew
INFO-FLOW: Found component L2_wlo_218_L1_WEICeG.
INFO-FLOW: Append model L2_wlo_218_L1_WEICeG
INFO-FLOW: Found component L2_wlo_218_L1_WEIDeQ.
INFO-FLOW: Append model L2_wlo_218_L1_WEIDeQ
INFO-FLOW: Found component L2_wlo_218_L1_WEIEe0.
INFO-FLOW: Append model L2_wlo_218_L1_WEIEe0
INFO-FLOW: Found component L2_wlo_218_L1_WEIFfa.
INFO-FLOW: Append model L2_wlo_218_L1_WEIFfa
INFO-FLOW: Found component L2_wlo_218_L1_WEIGfk.
INFO-FLOW: Append model L2_wlo_218_L1_WEIGfk
INFO-FLOW: Found component L2_wlo_218_L1_WEIHfu.
INFO-FLOW: Append model L2_wlo_218_L1_WEIHfu
INFO-FLOW: Found component L2_wlo_218_L1_WEIIfE.
INFO-FLOW: Append model L2_wlo_218_L1_WEIIfE
INFO-FLOW: Found component L2_wlo_218_L1_WEIJfO.
INFO-FLOW: Append model L2_wlo_218_L1_WEIJfO
INFO-FLOW: Found component L2_wlo_218_L1_WEIKfY.
INFO-FLOW: Append model L2_wlo_218_L1_WEIKfY
INFO-FLOW: Found component L2_wlo_218_L1_WEILf8.
INFO-FLOW: Append model L2_wlo_218_L1_WEILf8
INFO-FLOW: Found component L2_wlo_218_L1_WEIMgi.
INFO-FLOW: Append model L2_wlo_218_L1_WEIMgi
INFO-FLOW: Found component L2_wlo_218_L1_WEINgs.
INFO-FLOW: Append model L2_wlo_218_L1_WEINgs
INFO-FLOW: Found component L2_wlo_218_L1_WEIOgC.
INFO-FLOW: Append model L2_wlo_218_L1_WEIOgC
INFO-FLOW: Found component L2_wlo_218_L1_WEIPgM.
INFO-FLOW: Append model L2_wlo_218_L1_WEIPgM
INFO-FLOW: Found component L2_wlo_218_L1_WEIQgW.
INFO-FLOW: Append model L2_wlo_218_L1_WEIQgW
INFO-FLOW: Found component L2_wlo_218_L1_WEIRg6.
INFO-FLOW: Append model L2_wlo_218_L1_WEIRg6
INFO-FLOW: Found component L2_wlo_218_L1_WEIShg.
INFO-FLOW: Append model L2_wlo_218_L1_WEIShg
INFO-FLOW: Found component L2_wlo_218_L1_WEIThq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIThq
INFO-FLOW: Found component L2_wlo_218_L1_WEIUhA.
INFO-FLOW: Append model L2_wlo_218_L1_WEIUhA
INFO-FLOW: Found component L2_wlo_218_L1_WEIVhK.
INFO-FLOW: Append model L2_wlo_218_L1_WEIVhK
INFO-FLOW: Found component L2_wlo_218_L1_WEIWhU.
INFO-FLOW: Append model L2_wlo_218_L1_WEIWhU
INFO-FLOW: Found component L2_wlo_218_L1_WEIXh4.
INFO-FLOW: Append model L2_wlo_218_L1_WEIXh4
INFO-FLOW: Found component L2_wlo_218_L1_WEIYie.
INFO-FLOW: Append model L2_wlo_218_L1_WEIYie
INFO-FLOW: Found component L2_wlo_218_L1_WEIZio.
INFO-FLOW: Append model L2_wlo_218_L1_WEIZio
INFO-FLOW: Found component L2_wlo_218_L1_WEI0iy.
INFO-FLOW: Append model L2_wlo_218_L1_WEI0iy
INFO-FLOW: Found component L2_wlo_218_L1_WEI1iI.
INFO-FLOW: Append model L2_wlo_218_L1_WEI1iI
INFO-FLOW: Found component L2_wlo_218_L1_WEI2iS.
INFO-FLOW: Append model L2_wlo_218_L1_WEI2iS
INFO-FLOW: Found component L2_wlo_218_L1_WEI3i2.
INFO-FLOW: Append model L2_wlo_218_L1_WEI3i2
INFO-FLOW: Found component L2_wlo_218_L1_WEI4jc.
INFO-FLOW: Append model L2_wlo_218_L1_WEI4jc
INFO-FLOW: Found component L2_wlo_218_L1_WEI5jm.
INFO-FLOW: Append model L2_wlo_218_L1_WEI5jm
INFO-FLOW: Found component L2_wlo_218_L1_WEI6jw.
INFO-FLOW: Append model L2_wlo_218_L1_WEI6jw
INFO-FLOW: Found component L2_wlo_218_L1_WEI7jG.
INFO-FLOW: Append model L2_wlo_218_L1_WEI7jG
INFO-FLOW: Found component L2_wlo_218_L1_WEI8jQ.
INFO-FLOW: Append model L2_wlo_218_L1_WEI8jQ
INFO-FLOW: Found component L2_wlo_218_L1_WEI9j0.
INFO-FLOW: Append model L2_wlo_218_L1_WEI9j0
INFO-FLOW: Found component L2_wlo_218_L1_WEIbak.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbak
INFO-FLOW: Found component L2_wlo_218_L1_WEIbbk.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbbk
INFO-FLOW: Found component L2_wlo_218_L1_WEIbck.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbck
INFO-FLOW: Found component L2_wlo_218_L1_WEIbdk.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbdk
INFO-FLOW: Found component L2_wlo_218_L1_WEIbek.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbek
INFO-FLOW: Found component L2_wlo_218_L1_WEIbfk.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbfk
INFO-FLOW: Found component L2_wlo_218_L1_WEIbgk.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbgk
INFO-FLOW: Found component L2_wlo_218_L1_WEIbhl.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbhl
INFO-FLOW: Found component L2_wlo_218_L1_WEIbil.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbil
INFO-FLOW: Found component L2_wlo_218_L1_WEIbjl.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbjl
INFO-FLOW: Found component L2_wlo_218_L1_WEIbkl.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbkl
INFO-FLOW: Found component L2_wlo_218_L1_WEIbll.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbll
INFO-FLOW: Found component L2_wlo_218_L1_WEIbml.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbml
INFO-FLOW: Found component L2_wlo_218_L1_WEIbnm.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbnm
INFO-FLOW: Found component L2_wlo_218_L1_WEIbom.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbom
INFO-FLOW: Found component L2_wlo_218_L1_WEIbpm.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbpm
INFO-FLOW: Found component L2_wlo_218_L1_WEIbqm.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbqm
INFO-FLOW: Found component L2_wlo_218_L1_WEIbrm.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbrm
INFO-FLOW: Found component L2_wlo_218_L1_WEIbsm.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbsm
INFO-FLOW: Found component L2_wlo_218_L1_WEIbtn.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbtn
INFO-FLOW: Found component L2_wlo_218_L1_WEIbun.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbun
INFO-FLOW: Found component L2_wlo_218_L1_WEIbvn.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbvn
INFO-FLOW: Found component L2_wlo_218_L1_WEIbwn.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbwn
INFO-FLOW: Found component L2_wlo_218_L1_WEIbxn.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbxn
INFO-FLOW: Found component L2_wlo_218_L1_WEIbyn.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbyn
INFO-FLOW: Found component L2_wlo_218_L1_WEIbzo.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbzo
INFO-FLOW: Found component L2_wlo_218_L1_WEIbAo.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbAo
INFO-FLOW: Found component L2_wlo_218_L1_WEIbBo.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbBo
INFO-FLOW: Found component L2_wlo_218_L1_WEIbCo.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbCo
INFO-FLOW: Found component L2_wlo_218_L1_WEIbDo.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbDo
INFO-FLOW: Found component L2_wlo_218_L1_WEIbEo.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbEo
INFO-FLOW: Found component L2_wlo_218_L1_WEIbFp.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbFp
INFO-FLOW: Found component L2_wlo_218_L1_WEIbGp.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbGp
INFO-FLOW: Found component L2_wlo_218_L1_WEIbHp.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbHp
INFO-FLOW: Found component L2_wlo_218_L1_WEIbIp.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbIp
INFO-FLOW: Found component L2_wlo_218_L1_WEIbJp.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbJp
INFO-FLOW: Found component L2_wlo_218_L1_WEIbKp.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbKp
INFO-FLOW: Found component L2_wlo_218_L1_WEIbLp.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbLp
INFO-FLOW: Found component L2_wlo_218_L1_WEIbMq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbMq
INFO-FLOW: Found component L2_wlo_218_L1_WEIbNq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbNq
INFO-FLOW: Found component L2_wlo_218_L1_WEIbOq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbOq
INFO-FLOW: Found component L2_wlo_218_L1_WEIbPq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbPq
INFO-FLOW: Found component L2_wlo_218_L1_WEIbQq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbQq
INFO-FLOW: Found component L2_wlo_218_L1_WEIbRq.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbRq
INFO-FLOW: Found component L2_wlo_218_L1_WEIbSr.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbSr
INFO-FLOW: Found component L2_wlo_218_L1_WEIbTr.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbTr
INFO-FLOW: Found component L2_wlo_218_L1_WEIbUr.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbUr
INFO-FLOW: Found component L2_wlo_218_L1_WEIbVr.
INFO-FLOW: Append model L2_wlo_218_L1_WEIbVr
INFO-FLOW: Handling components in module [L3_wlo_218] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_218_mac_mcSB.
INFO-FLOW: Append model DNN_wlo_218_mac_mcSB
INFO-FLOW: Found component DNN_wlo_218_mac_mcTB.
INFO-FLOW: Append model DNN_wlo_218_mac_mcTB
INFO-FLOW: Found component DNN_wlo_218_mac_mcUB.
INFO-FLOW: Append model DNN_wlo_218_mac_mcUB
INFO-FLOW: Found component DNN_wlo_218_mac_mcVB.
INFO-FLOW: Append model DNN_wlo_218_mac_mcVB
INFO-FLOW: Found component DNN_wlo_218_mac_mcWB.
INFO-FLOW: Append model DNN_wlo_218_mac_mcWB
INFO-FLOW: Found component DNN_wlo_218_mac_mcXB.
INFO-FLOW: Append model DNN_wlo_218_mac_mcXB
INFO-FLOW: Found component DNN_wlo_218_mac_mcYC.
INFO-FLOW: Append model DNN_wlo_218_mac_mcYC
INFO-FLOW: Found component DNN_wlo_218_mac_mcZC.
INFO-FLOW: Append model DNN_wlo_218_mac_mcZC
INFO-FLOW: Found component DNN_wlo_218_mac_mc0C.
INFO-FLOW: Append model DNN_wlo_218_mac_mc0C
INFO-FLOW: Found component L3_wlo_218_L2_BIAb1s.
INFO-FLOW: Append model L3_wlo_218_L2_BIAb1s
INFO-FLOW: Found component L3_wlo_218_L2_WEIb2s.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb2s
INFO-FLOW: Found component L3_wlo_218_L2_WEIb3s.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb3s
INFO-FLOW: Found component L3_wlo_218_L2_WEIb4t.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb4t
INFO-FLOW: Found component L3_wlo_218_L2_WEIb5t.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb5t
INFO-FLOW: Found component L3_wlo_218_L2_WEIb6t.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb6t
INFO-FLOW: Found component L3_wlo_218_L2_WEIb7t.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb7t
INFO-FLOW: Found component L3_wlo_218_L2_WEIb8t.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb8t
INFO-FLOW: Found component L3_wlo_218_L2_WEIb9t.
INFO-FLOW: Append model L3_wlo_218_L2_WEIb9t
INFO-FLOW: Found component L3_wlo_218_L2_WEIcau.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcau
INFO-FLOW: Found component L3_wlo_218_L2_WEIcbu.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcbu
INFO-FLOW: Found component L3_wlo_218_L2_WEIccu.
INFO-FLOW: Append model L3_wlo_218_L2_WEIccu
INFO-FLOW: Found component L3_wlo_218_L2_WEIcdu.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcdu
INFO-FLOW: Found component L3_wlo_218_L2_WEIceu.
INFO-FLOW: Append model L3_wlo_218_L2_WEIceu
INFO-FLOW: Found component L3_wlo_218_L2_WEIcfu.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcfu
INFO-FLOW: Found component L3_wlo_218_L2_WEIcgu.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcgu
INFO-FLOW: Found component L3_wlo_218_L2_WEIchv.
INFO-FLOW: Append model L3_wlo_218_L2_WEIchv
INFO-FLOW: Found component L3_wlo_218_L2_WEIciv.
INFO-FLOW: Append model L3_wlo_218_L2_WEIciv
INFO-FLOW: Found component L3_wlo_218_L2_WEIcjv.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcjv
INFO-FLOW: Found component L3_wlo_218_L2_WEIckv.
INFO-FLOW: Append model L3_wlo_218_L2_WEIckv
INFO-FLOW: Found component L3_wlo_218_L2_WEIclv.
INFO-FLOW: Append model L3_wlo_218_L2_WEIclv
INFO-FLOW: Found component L3_wlo_218_L2_WEIcmv.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcmv
INFO-FLOW: Found component L3_wlo_218_L2_WEIcnw.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcnw
INFO-FLOW: Found component L3_wlo_218_L2_WEIcow.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcow
INFO-FLOW: Found component L3_wlo_218_L2_WEIcpw.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcpw
INFO-FLOW: Found component L3_wlo_218_L2_WEIcqw.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcqw
INFO-FLOW: Found component L3_wlo_218_L2_WEIcrw.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcrw
INFO-FLOW: Found component L3_wlo_218_L2_WEIcsw.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcsw
INFO-FLOW: Found component L3_wlo_218_L2_WEIctx.
INFO-FLOW: Append model L3_wlo_218_L2_WEIctx
INFO-FLOW: Found component L3_wlo_218_L2_WEIcux.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcux
INFO-FLOW: Found component L3_wlo_218_L2_WEIcvx.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcvx
INFO-FLOW: Found component L3_wlo_218_L2_WEIcwx.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcwx
INFO-FLOW: Found component L3_wlo_218_L2_WEIcxx.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcxx
INFO-FLOW: Found component L3_wlo_218_L2_WEIcyx.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcyx
INFO-FLOW: Found component L3_wlo_218_L2_WEIczy.
INFO-FLOW: Append model L3_wlo_218_L2_WEIczy
INFO-FLOW: Found component L3_wlo_218_L2_WEIcAy.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcAy
INFO-FLOW: Found component L3_wlo_218_L2_WEIcBy.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcBy
INFO-FLOW: Found component L3_wlo_218_L2_WEIcCy.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcCy
INFO-FLOW: Found component L3_wlo_218_L2_WEIcDy.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcDy
INFO-FLOW: Found component L3_wlo_218_L2_WEIcEy.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcEy
INFO-FLOW: Found component L3_wlo_218_L2_WEIcFz.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcFz
INFO-FLOW: Found component L3_wlo_218_L2_WEIcGz.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcGz
INFO-FLOW: Found component L3_wlo_218_L2_WEIcHz.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcHz
INFO-FLOW: Found component L3_wlo_218_L2_WEIcIz.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcIz
INFO-FLOW: Found component L3_wlo_218_L2_WEIcJz.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcJz
INFO-FLOW: Found component L3_wlo_218_L2_WEIcKz.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcKz
INFO-FLOW: Found component L3_wlo_218_L2_WEIcLz.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcLz
INFO-FLOW: Found component L3_wlo_218_L2_WEIcMA.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcMA
INFO-FLOW: Found component L3_wlo_218_L2_WEIcNA.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcNA
INFO-FLOW: Found component L3_wlo_218_L2_WEIcOA.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcOA
INFO-FLOW: Found component L3_wlo_218_L2_WEIcPA.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcPA
INFO-FLOW: Found component L3_wlo_218_L2_WEIcQA.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcQA
INFO-FLOW: Found component L3_wlo_218_L2_WEIcRA.
INFO-FLOW: Append model L3_wlo_218_L2_WEIcRA
INFO-FLOW: Handling components in module [reconstruct_complex_s] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
INFO-FLOW: Handling components in module [DNN_wlo_218] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
INFO-FLOW: Found component DNN_wlo_218_mac_mc4D.
INFO-FLOW: Append model DNN_wlo_218_mac_mc4D
INFO-FLOW: Found component DNN_wlo_218_std_o_V.
INFO-FLOW: Append model DNN_wlo_218_std_o_V
INFO-FLOW: Found component DNN_wlo_218_mean_c1C.
INFO-FLOW: Append model DNN_wlo_218_mean_c1C
INFO-FLOW: Found component DNN_wlo_218_LS_dac2C.
INFO-FLOW: Append model DNN_wlo_218_LS_dac2C
INFO-FLOW: Found component DNN_wlo_218_y_L3_V.
INFO-FLOW: Append model DNN_wlo_218_y_L3_V
INFO-FLOW: Found component DNN_wlo_218_denorc3C.
INFO-FLOW: Append model DNN_wlo_218_denorc3C
INFO-FLOW: Append model separate_complex_wlo
INFO-FLOW: Append model normalize_wlo_218
INFO-FLOW: Append model L2_wlo_218
INFO-FLOW: Append model L3_wlo_218
INFO-FLOW: Append model reconstruct_complex_s
INFO-FLOW: Append model DNN_wlo_218
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DNN_wlo_218_fpextbkb DNN_wlo_218_sdiv_eOg normalize_wlo_218cud normalize_wlo_218dEe DNN_wlo_218_fcmp_bWr DNN_wlo_218_mac_mbXr DNN_wlo_218_mac_mbYs DNN_wlo_218_mac_mbZs DNN_wlo_218_mac_mb0s L2_wlo_218_L1_BIAfYi L2_wlo_218_L1_WEIg8j L2_wlo_218_L1_WEIhbi L2_wlo_218_L1_WEIibs L2_wlo_218_L1_WEIjbC L2_wlo_218_L1_WEIkbM L2_wlo_218_L1_WEIlbW L2_wlo_218_L1_WEImb6 L2_wlo_218_L1_WEIncg L2_wlo_218_L1_WEIocq L2_wlo_218_L1_WEIpcA L2_wlo_218_L1_WEIqcK L2_wlo_218_L1_WEIrcU L2_wlo_218_L1_WEIsc4 L2_wlo_218_L1_WEItde L2_wlo_218_L1_WEIudo L2_wlo_218_L1_WEIvdy L2_wlo_218_L1_WEIwdI L2_wlo_218_L1_WEIxdS L2_wlo_218_L1_WEIyd2 L2_wlo_218_L1_WEIzec L2_wlo_218_L1_WEIAem L2_wlo_218_L1_WEIBew L2_wlo_218_L1_WEICeG L2_wlo_218_L1_WEIDeQ L2_wlo_218_L1_WEIEe0 L2_wlo_218_L1_WEIFfa L2_wlo_218_L1_WEIGfk L2_wlo_218_L1_WEIHfu L2_wlo_218_L1_WEIIfE L2_wlo_218_L1_WEIJfO L2_wlo_218_L1_WEIKfY L2_wlo_218_L1_WEILf8 L2_wlo_218_L1_WEIMgi L2_wlo_218_L1_WEINgs L2_wlo_218_L1_WEIOgC L2_wlo_218_L1_WEIPgM L2_wlo_218_L1_WEIQgW L2_wlo_218_L1_WEIRg6 L2_wlo_218_L1_WEIShg L2_wlo_218_L1_WEIThq L2_wlo_218_L1_WEIUhA L2_wlo_218_L1_WEIVhK L2_wlo_218_L1_WEIWhU L2_wlo_218_L1_WEIXh4 L2_wlo_218_L1_WEIYie L2_wlo_218_L1_WEIZio L2_wlo_218_L1_WEI0iy L2_wlo_218_L1_WEI1iI L2_wlo_218_L1_WEI2iS L2_wlo_218_L1_WEI3i2 L2_wlo_218_L1_WEI4jc L2_wlo_218_L1_WEI5jm L2_wlo_218_L1_WEI6jw L2_wlo_218_L1_WEI7jG L2_wlo_218_L1_WEI8jQ L2_wlo_218_L1_WEI9j0 L2_wlo_218_L1_WEIbak L2_wlo_218_L1_WEIbbk L2_wlo_218_L1_WEIbck L2_wlo_218_L1_WEIbdk L2_wlo_218_L1_WEIbek L2_wlo_218_L1_WEIbfk L2_wlo_218_L1_WEIbgk L2_wlo_218_L1_WEIbhl L2_wlo_218_L1_WEIbil L2_wlo_218_L1_WEIbjl L2_wlo_218_L1_WEIbkl L2_wlo_218_L1_WEIbll L2_wlo_218_L1_WEIbml L2_wlo_218_L1_WEIbnm L2_wlo_218_L1_WEIbom L2_wlo_218_L1_WEIbpm L2_wlo_218_L1_WEIbqm L2_wlo_218_L1_WEIbrm L2_wlo_218_L1_WEIbsm L2_wlo_218_L1_WEIbtn L2_wlo_218_L1_WEIbun L2_wlo_218_L1_WEIbvn L2_wlo_218_L1_WEIbwn L2_wlo_218_L1_WEIbxn L2_wlo_218_L1_WEIbyn L2_wlo_218_L1_WEIbzo L2_wlo_218_L1_WEIbAo L2_wlo_218_L1_WEIbBo L2_wlo_218_L1_WEIbCo L2_wlo_218_L1_WEIbDo L2_wlo_218_L1_WEIbEo L2_wlo_218_L1_WEIbFp L2_wlo_218_L1_WEIbGp L2_wlo_218_L1_WEIbHp L2_wlo_218_L1_WEIbIp L2_wlo_218_L1_WEIbJp L2_wlo_218_L1_WEIbKp L2_wlo_218_L1_WEIbLp L2_wlo_218_L1_WEIbMq L2_wlo_218_L1_WEIbNq L2_wlo_218_L1_WEIbOq L2_wlo_218_L1_WEIbPq L2_wlo_218_L1_WEIbQq L2_wlo_218_L1_WEIbRq L2_wlo_218_L1_WEIbSr L2_wlo_218_L1_WEIbTr L2_wlo_218_L1_WEIbUr L2_wlo_218_L1_WEIbVr DNN_wlo_218_mac_mcSB DNN_wlo_218_mac_mcTB DNN_wlo_218_mac_mcUB DNN_wlo_218_mac_mcVB DNN_wlo_218_mac_mcWB DNN_wlo_218_mac_mcXB DNN_wlo_218_mac_mcYC DNN_wlo_218_mac_mcZC DNN_wlo_218_mac_mc0C L3_wlo_218_L2_BIAb1s L3_wlo_218_L2_WEIb2s L3_wlo_218_L2_WEIb3s L3_wlo_218_L2_WEIb4t L3_wlo_218_L2_WEIb5t L3_wlo_218_L2_WEIb6t L3_wlo_218_L2_WEIb7t L3_wlo_218_L2_WEIb8t L3_wlo_218_L2_WEIb9t L3_wlo_218_L2_WEIcau L3_wlo_218_L2_WEIcbu L3_wlo_218_L2_WEIccu L3_wlo_218_L2_WEIcdu L3_wlo_218_L2_WEIceu L3_wlo_218_L2_WEIcfu L3_wlo_218_L2_WEIcgu L3_wlo_218_L2_WEIchv L3_wlo_218_L2_WEIciv L3_wlo_218_L2_WEIcjv L3_wlo_218_L2_WEIckv L3_wlo_218_L2_WEIclv L3_wlo_218_L2_WEIcmv L3_wlo_218_L2_WEIcnw L3_wlo_218_L2_WEIcow L3_wlo_218_L2_WEIcpw L3_wlo_218_L2_WEIcqw L3_wlo_218_L2_WEIcrw L3_wlo_218_L2_WEIcsw L3_wlo_218_L2_WEIctx L3_wlo_218_L2_WEIcux L3_wlo_218_L2_WEIcvx L3_wlo_218_L2_WEIcwx L3_wlo_218_L2_WEIcxx L3_wlo_218_L2_WEIcyx L3_wlo_218_L2_WEIczy L3_wlo_218_L2_WEIcAy L3_wlo_218_L2_WEIcBy L3_wlo_218_L2_WEIcCy L3_wlo_218_L2_WEIcDy L3_wlo_218_L2_WEIcEy L3_wlo_218_L2_WEIcFz L3_wlo_218_L2_WEIcGz L3_wlo_218_L2_WEIcHz L3_wlo_218_L2_WEIcIz L3_wlo_218_L2_WEIcJz L3_wlo_218_L2_WEIcKz L3_wlo_218_L2_WEIcLz L3_wlo_218_L2_WEIcMA L3_wlo_218_L2_WEIcNA L3_wlo_218_L2_WEIcOA L3_wlo_218_L2_WEIcPA L3_wlo_218_L2_WEIcQA L3_wlo_218_L2_WEIcRA DNN_wlo_218_mac_mc4D DNN_wlo_218_std_o_V DNN_wlo_218_mean_c1C DNN_wlo_218_LS_dac2C DNN_wlo_218_y_L3_V DNN_wlo_218_denorc3C separate_complex_wlo normalize_wlo_218 L2_wlo_218 L3_wlo_218 reconstruct_complex_s DNN_wlo_218
INFO-FLOW: To file: write model DNN_wlo_218_fpextbkb
INFO-FLOW: To file: write model DNN_wlo_218_sdiv_eOg
INFO-FLOW: To file: write model normalize_wlo_218cud
INFO-FLOW: To file: write model normalize_wlo_218dEe
INFO-FLOW: To file: write model DNN_wlo_218_fcmp_bWr
INFO-FLOW: To file: write model DNN_wlo_218_mac_mbXr
INFO-FLOW: To file: write model DNN_wlo_218_mac_mbYs
INFO-FLOW: To file: write model DNN_wlo_218_mac_mbZs
INFO-FLOW: To file: write model DNN_wlo_218_mac_mb0s
INFO-FLOW: To file: write model L2_wlo_218_L1_BIAfYi
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIg8j
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIhbi
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIibs
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIjbC
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIkbM
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIlbW
INFO-FLOW: To file: write model L2_wlo_218_L1_WEImb6
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIncg
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIocq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIpcA
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIqcK
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIrcU
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIsc4
INFO-FLOW: To file: write model L2_wlo_218_L1_WEItde
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIudo
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIvdy
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIwdI
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIxdS
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIyd2
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIzec
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIAem
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIBew
INFO-FLOW: To file: write model L2_wlo_218_L1_WEICeG
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIDeQ
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIEe0
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIFfa
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIGfk
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIHfu
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIIfE
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIJfO
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIKfY
INFO-FLOW: To file: write model L2_wlo_218_L1_WEILf8
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIMgi
INFO-FLOW: To file: write model L2_wlo_218_L1_WEINgs
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIOgC
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIPgM
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIQgW
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIRg6
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIShg
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIThq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIUhA
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIVhK
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIWhU
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIXh4
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIYie
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIZio
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI0iy
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI1iI
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI2iS
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI3i2
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI4jc
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI5jm
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI6jw
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI7jG
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI8jQ
INFO-FLOW: To file: write model L2_wlo_218_L1_WEI9j0
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbak
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbbk
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbck
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbdk
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbek
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbfk
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbgk
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbhl
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbil
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbjl
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbkl
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbll
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbml
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbnm
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbom
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbpm
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbqm
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbrm
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbsm
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbtn
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbun
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbvn
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbwn
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbxn
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbyn
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbzo
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbAo
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbBo
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbCo
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbDo
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbEo
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbFp
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbGp
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbHp
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbIp
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbJp
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbKp
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbLp
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbMq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbNq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbOq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbPq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbQq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbRq
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbSr
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbTr
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbUr
INFO-FLOW: To file: write model L2_wlo_218_L1_WEIbVr
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcSB
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcTB
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcUB
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcVB
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcWB
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcXB
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcYC
INFO-FLOW: To file: write model DNN_wlo_218_mac_mcZC
INFO-FLOW: To file: write model DNN_wlo_218_mac_mc0C
INFO-FLOW: To file: write model L3_wlo_218_L2_BIAb1s
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb2s
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb3s
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb4t
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb5t
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb6t
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb7t
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb8t
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIb9t
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcau
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcbu
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIccu
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcdu
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIceu
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcfu
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcgu
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIchv
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIciv
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcjv
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIckv
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIclv
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcmv
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcnw
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcow
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcpw
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcqw
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcrw
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcsw
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIctx
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcux
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcvx
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcwx
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcxx
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcyx
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIczy
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcAy
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcBy
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcCy
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcDy
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcEy
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcFz
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcGz
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcHz
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcIz
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcJz
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcKz
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcLz
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcMA
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcNA
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcOA
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcPA
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcQA
INFO-FLOW: To file: write model L3_wlo_218_L2_WEIcRA
INFO-FLOW: To file: write model DNN_wlo_218_mac_mc4D
INFO-FLOW: To file: write model DNN_wlo_218_std_o_V
INFO-FLOW: To file: write model DNN_wlo_218_mean_c1C
INFO-FLOW: To file: write model DNN_wlo_218_LS_dac2C
INFO-FLOW: To file: write model DNN_wlo_218_y_L3_V
INFO-FLOW: To file: write model DNN_wlo_218_denorc3C
INFO-FLOW: To file: write model separate_complex_wlo
INFO-FLOW: To file: write model normalize_wlo_218
INFO-FLOW: To file: write model L2_wlo_218
INFO-FLOW: To file: write model L3_wlo_218
INFO-FLOW: To file: write model reconstruct_complex_s
INFO-FLOW: To file: write model DNN_wlo_218
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source done; 0.133 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.197 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.429 sec.
Command       ap_source done; 0.437 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.184 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'DNN_wlo_218_sdiv_eOg_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_218cud_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_218dEe_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.484 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_BIAfYi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIg8j_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIhbi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIibs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIjbC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIkbM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIlbW_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEImb6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIncg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIocq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIpcA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIqcK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIrcU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIsc4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEItde_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIudo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIvdy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIwdI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIxdS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIyd2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIzec_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIAem_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIBew_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEICeG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIDeQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIEe0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIFfa_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIGfk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIHfu_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIIfE_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIJfO_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIKfY_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEILf8_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIMgi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEINgs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIOgC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIPgM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIQgW_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIRg6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIShg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIThq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIUhA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIVhK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIWhU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIXh4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIYie_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIZio_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI0iy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI1iI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI2iS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI3i2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI4jc_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI5jm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI6jw_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI7jG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI8jQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEI9j0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbak_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbbk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbck_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbdk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbek_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbfk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbgk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbhl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbil_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbjl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbkl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbll_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbml_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbnm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbom_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbpm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbqm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbrm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbsm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbtn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbun_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbvn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbwn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbxn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbyn_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbzo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbAo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbBo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbCo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbDo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbEo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbFp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbGp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbHp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbIp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbJp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbKp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbLp_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbMq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbNq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbOq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbPq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbQq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbRq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbSr_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbTr_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbUr_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_218_L1_WEIbVr_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 15.603 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_BIAb1s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb2s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb3s_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb4t_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb5t_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb6t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb7t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb8t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIb9t_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcau_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcbu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIccu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcdu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIceu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcfu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcgu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIchv_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIciv_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcjv_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIckv_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIclv_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcmv_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcnw_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcow_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcpw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcqw_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcrw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcsw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIctx_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcux_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcvx_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcwx_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcxx_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcyx_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIczy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcAy_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcBy_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcCy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcDy_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcEy_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcFz_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcGz_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcHz_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcIz_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcJz_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcKz_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcLz_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcMA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcNA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcOA_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcPA_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcQA_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_218_L2_WEIcRA_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 9.308 sec.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_218_std_o_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_218_mean_c1C_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_218_LS_dac2C_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_218_y_L3_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_218_denorc3C_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.723 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.236 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.419 sec.
Command       ap_source done; 0.424 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DNN_wlo_218 xml_exists=0
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.188 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.constraint.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=188 #gSsdmPorts=8
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.dataonly.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.constraint.tcl 
Execute       sc_get_clocks DNN_wlo_218 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/misc/DNN_wlo_218_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/misc/DNN_wlo_218_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:05 ; elapsed = 00:04:55 . Memory (MB): peak = 453.738 ; gain = 385.992
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_wlo_218.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_wlo_218.
Command     autosyn done; 174.514 sec.
Command   csynth_design done; 286.723 sec.
Command ap_source done; 291.556 sec.
Execute cleanup_all 
Command cleanup_all done; 0.381 sec.
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8 opened at Wed Aug 17 15:39:31 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.137 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.117 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.355 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.126 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.251 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.729 sec.
Command     ap_source done; 0.742 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 4.263 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.277 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.364 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.129 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.197 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.062 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 6.391 sec.
Execute   cosim_design -setup 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.174 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.339 sec.
Command     ap_source done; 0.344 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 10.32 sec.
Execute     tidy_31 xilinx-tb31-process D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 13.296 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 9.666 sec.
Execute     tidy_31 xilinx-tb31-process D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/./sim/autowrap/testbench/dnn.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 9.9 sec.
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.667 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Command   cosim_design done; 204.735 sec.
Command ap_source done; 211.295 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8 opened at Wed Aug 17 15:43:42 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.11 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.151 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.205 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.37 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.256 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.486 sec.
Command     ap_source done; 0.496 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 4.67 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.124 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.177 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.21 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Command     config_export done; 0.117 sec.
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 6.343 sec.
Execute   export_design -rtl verilog -format ip_catalog -version 1.1.0 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=1.1.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 1.1.0
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.222 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.461 sec.
Command     ap_source done; 0.47 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.228 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.424 sec.
Command     ap_source done; 0.432 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DNN_wlo_218 xml_exists=1
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Command     ap_source done; 0.105 sec.
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.104 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.constraint.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=188 #gSsdmPorts=8
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.compgen.dataonly.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.constraint.tcl 
Execute     sc_get_clocks DNN_wlo_218 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/misc/DNN_wlo_218_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/misc/DNN_wlo_218_ap_fpext_0_no_dsp_32_ip.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/separate_complex_wlo.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/normalize_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L2_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/L3_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/reconstruct_complex_s.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DNN_wlo_218
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DNN_wlo_218
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.rtl_wrap.cfg.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.constraint.tcl 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/DNN_wlo_218.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.22 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.45 sec.
Command     ap_source done; 0.456 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/impl/ip/pack.bat
Command   export_design done; 177.826 sec.
Command ap_source done; 184.23 sec.
Execute cleanup_all 
Command cleanup_all done; 0.112 sec.
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8 opened at Wed Aug 17 17:07:07 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.211 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.212 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.38 sec.
Command     ap_source done; 0.389 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 6.48 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.21 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.255 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.125 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 7.04 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 7.963 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/wordlength_opt__21_8/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.269 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 34.826 sec.
Command ap_source done; 42.827 sec.
Execute cleanup_all 
