Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 19 Nov 2018 00:47:39 -0000
Received: from icoremail.net (unknown [209.85.210.181])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv0Kz2PFb126zAQ--.52410S3;
	Mon, 19 Nov 2018 05:25:08 +0800 (CST)
Received: from mail-pf1-f181.google.com (unknown [209.85.210.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwD33Eiy2PFbXUlTAA--.11740S3;
	Mon, 19 Nov 2018 05:25:06 +0800 (CST)
Received: by mail-pf1-f181.google.com with SMTP id v68-v6so13835827pfk.0
        for <xuliker@zju.edu.cn>; Sun, 18 Nov 2018 13:25:06 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:in-reply-to:references:mime-version
         :content-transfer-encoding:sender:precedence:list-id;
        bh=cVAxFp5X4mpzjt3Nh1E/gfpgmeABdZs1CUdVie96+vM=;
        b=qCmnFxrBidWCd5cGkQfJ4oyWZ14+njum+Lxee6DIxLUd+x4EZ1CDGEiWJhWRsEPq5O
         aAItYJRTmS+8ZUPCti5p0S7bIEDV7Q2RXKGPza/0PnzL3owi/RkloXUOc0chbMVF+i+6
         6T44L81msAxi3s+GxaB4JjIQXkyClnc+otVdflOHwubGcl58sBdLm6AUCiVD7Wwj1lcB
         TnDxUeBKJDfU+inGNP1JHXAtK4g1dndTMO9vqS8mVItDCf1qAljBmsvQtursuwOEQwOd
         HAklg2U7kMtg0sGDkPFLgwVSxGUfGOIO3LUFhh0W4KYLou1MjkkOjvb9T8yZ+kXtGLtp
         OOWw==
X-Gm-Message-State: AGRZ1gKg10FsWerf5yUcBgYgyeQ9bTT/WNzG3MxuMu5HW397DRkw7JNf
	1Zmnw8CPzubGfuY9UvT/T2AzBVI+pOYBizwBrqFgG0MiTlDchco=
X-Received: by 2002:a63:bc02:: with SMTP id q2mr17973580pge.116.1542576306104;
        Sun, 18 Nov 2018 13:25:06 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1912687pju;
        Sun, 18 Nov 2018 13:25:02 -0800 (PST)
X-Google-Smtp-Source: AJdET5fh+D+uQd1ZmnboDXcSiHtJUVUULnygOSGUASIggmKl05XB7A/DixdC0gMysti2K0Thqhfy
X-Received: by 2002:a17:902:2cc1:: with SMTP id n59-v6mr19947182plb.26.1542576302872;
        Sun, 18 Nov 2018 13:25:02 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542576302; cv=none;
        d=google.com; s=arc-20160816;
        b=bx7TZXqt2ZtIRrhL5ywaGiR3it77X/tNYkAJBliXBiwu8RZ9ZKz5wAPIGNFPfY+J8+
         jJ9Ail7l1o4w4BzSeBb/N/YkSSfovulE5wcIWyOb0CSM9vvgHOHsap47YXSqBnhe7d0i
         4tsQrG0+0IxK2vfPKdrN6kNPdEO86WnJwCy7zPhz+T3Bdz+eG/LR2LbyK9nIrP6Vpehm
         HLdckpyOU3Or2y1U6jhxu5D7Kdqn7pbGJGcW3eFB0IsaP9Rd8Cd42FLKNiv+d4Bs706X
         +j6TA2nAHHje4cn2c4m3hFFCW7bjy7DsbhIrtko76AkA7s9lKcskrlDjy1/tq+57SvA0
         9/Bg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :references:in-reply-to:message-id:date:subject:cc:to:from
         :dkim-signature;
        bh=cVAxFp5X4mpzjt3Nh1E/gfpgmeABdZs1CUdVie96+vM=;
        b=Mwdntf9ELSTk4Q9Oma8sShtaoypcQcTHDKuuGXdmx14QI39a3Nqs9g7QZwltd4gr57
         SQZ6XHuUmAAeP4UpkugTUX/nHm6KwXxJY2KuErmkAaSYrdUiXEEdy038a0pNZHlshB9g
         lddYSooWgPKqiFbwFYMdLUPJsdEhW1h8qZsAQfzB7Cj3BIzm0nUexRSYnod17jS+yt2m
         8q8DqORCvrEbJgwPQWSrTp+Vk714YDwu3RZPtcBhvdgogqrdsuEQ6teHZF0i1i/Zcmy8
         9OjqF5x21k7x7AgLN7RnebVG2RYzKZ1IuRgTgLEm2u/IE1zLzpXVcEFXWRXg5UNBgJhg
         zokA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@googlemail.com header.s=20161025 header.b=PdNEUxHD;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id k18si37872121pgf.97.2018.11.18.13.24.36;
        Sun, 18 Nov 2018 13:25:02 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727975AbeKSHpp (ORCPT <rfc822;xtanabe@gmail.com> + 99 others);
        Mon, 19 Nov 2018 02:45:45 -0500
Received: from mail-wr1-f67.google.com ([209.85.221.67]:38777 "EHLO
        mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727862AbeKSHpp (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 19 Nov 2018 02:45:45 -0500
Received: by mail-wr1-f67.google.com with SMTP id e3-v6so29963978wrs.5;
        Sun, 18 Nov 2018 13:24:21 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=googlemail.com; s=20161025;
        h=from:to:cc:subject:date:message-id:in-reply-to:references
         :mime-version:content-transfer-encoding;
        bh=cVAxFp5X4mpzjt3Nh1E/gfpgmeABdZs1CUdVie96+vM=;
        b=PdNEUxHDq2nWlrjoxOm5peVfCv/lxnvA0zElH6tNgOoMIs7e10ITu+JiospSLitDCa
         4UmGF7keeMoClGR88jBdTiHWQjc+xIbpAsjhDVp0PSCX7VDXbRUBWSknDujhvXSvSJ4m
         Fnyh5kfDTUw98PxNlyiKmealIQiYrGKcQ+06XHtFqcT2xTzrghpoI61yadbU2TgTtRF0
         hVWqWtefCNFvcBaA5MZZ20qVZTX6ef0/fPAp0xNY/u8DRlGbIR+MA/6m0vScSdkxS8ih
         DqVbYvTHCAHszuY2rLZWu0toERYOx630FONoHcnLaE6MVoIsUlSqBysXQ3xkfEpigQna
         D4aA==
X-Received: by 2002:adf:9dd2:: with SMTP id q18mr8124826wre.12.1542576260109;
        Sun, 18 Nov 2018 13:24:20 -0800 (PST)
Received: from blackbox.darklights.net (p200300DCD717A10029D7537EB9A16C22.dip0.t-ipconnect.de. [2003:dc:d717:a100:29d7:537e:b9a1:6c22])
        by smtp.googlemail.com with ESMTPSA id d4sm31835649wrp.89.2018.11.18.13.24.19
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Sun, 18 Nov 2018 13:24:19 -0800 (PST)
From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
To: netdev@vger.kernel.org, devicetree@vger.kernel.org,
        f.fainelli@gmail.com, andrew@lunn.ch, mark.rutland@arm.com,
        robh+dt@kernel.org, davem@davemloft.net
Cc: linux-kernel@vger.kernel.org,
        Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Subject: [PATCH v2 7/7] net: phy: icplus: allow configuring the interrupt function on IP101GR
Date: Sun, 18 Nov 2018 22:23:59 +0100
Message-Id: <20181118212359.32414-8-martin.blumenstingl@googlemail.com>
X-Mailer: git-send-email 2.19.1
In-Reply-To: <20181118212359.32414-1-martin.blumenstingl@googlemail.com>
References: <20181118212359.32414-1-martin.blumenstingl@googlemail.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwD33Eiy2PFbXUlTAA--.11740S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxWr1kAw1fCw4fKrW3Cw1Dtrb_yoWrKr4rpF
	45Aa45Jw4DGF4fGF4xXrn5KryYya1IgayUCFW7C3ZYvFy5Ary0qrykXr98ZFykCFWkZ3y7
	Wa9YgFyUKrWDA3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPqb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVWxJr0_GcWl84ACjcxK6I8E87Iv6xkF7I0E14v26F4UJVW0owAS0I0E0xvYzx
	vE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AKxVWU
	JVWUGwAv7VC2z280aVAFwI0_Jr0_Gr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_CwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Jr0_JF4lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVWUJVW8JwCYIxAIcVC2z280aVAFwI0_Cr0_Gr1UMxvI
	42IY6I8E87Iv6xkF7I0E14v26r4j6r4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26c
	xK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v2
	6r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2
	Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6rWUJVWrZr1UYxBIdaVFxhVjvjDU0xZFpf9x
	07bl2NNUUUUU=

The IP101GR is a 32-pin QFN package variant of the IP101G/IP101GA
Ethernet PHY. Due to it's limited amount of pins the RXER (receive
error) and INTR32 (interrupt) functions share pin 21.
By default the PHY is configured to output the "receive error" status on
pin 21. Depending on the board layout and requirements we may want to
re-configure the PHY to output the interrupt signal there.

The mode of pin 21 can be configured in the "Digital I/O Specific
Control Register" (register 29), bit 2:
- 0 = RXER function
- 1 = INTR(32) function

Depending on the devicetree configuration we will now:
- change the mode to either ther RXER or INTR32 function
- keep the SEL_INTR32 value set by the bootloader (default) if no
  configuration is provided (to ensure that we're not breaking existing
  boards)
- error out if conflicting configuration is given (RXER and INTR32 mode
  are enabled at the same time)

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
---
 drivers/net/phy/icplus.c | 81 +++++++++++++++++++++++++++++++++++++++-
 1 file changed, 80 insertions(+), 1 deletion(-)

diff --git a/drivers/net/phy/icplus.c b/drivers/net/phy/icplus.c
index 3dc8bbbe746b..7d5938b87660 100644
--- a/drivers/net/phy/icplus.c
+++ b/drivers/net/phy/icplus.c
@@ -25,6 +25,7 @@
 #include <linux/mii.h>
 #include <linux/ethtool.h>
 #include <linux/phy.h>
+#include <linux/property.h>
 
 #include <asm/io.h>
 #include <asm/irq.h>
@@ -48,6 +49,23 @@ MODULE_LICENSE("GPL");
 #define IP101A_G_IRQ_DUPLEX_CHANGE	BIT(1)
 #define IP101A_G_IRQ_LINK_CHANGE	BIT(0)
 
+#define IP101G_DIGITAL_IO_SPEC_CTRL			0x1d
+#define IP101G_DIGITAL_IO_SPEC_CTRL_SEL_INTR32		BIT(2)
+
+/* The 32-pin IP101GR package can re-configure the mode of the RXER/INTR_32 pin
+ * (pin number 21). The hardware default is RXER (receive error) mode. But it
+ * can be configured to interrupt mode manually.
+ */
+enum ip101gr_sel_intr32 {
+	IP101GR_SEL_INTR32_KEEP,
+	IP101GR_SEL_INTR32_INTR,
+	IP101GR_SEL_INTR32_RXER,
+};
+
+struct ip101a_g_phy_priv {
+	enum ip101gr_sel_intr32 sel_intr32;
+};
+
 static int ip175c_config_init(struct phy_device *phydev)
 {
 	int err, i;
@@ -184,14 +202,74 @@ static int ip175c_config_aneg(struct phy_device *phydev)
 	return 0;
 }
 
+static int ip101a_g_probe(struct phy_device *phydev)
+{
+	struct device *dev = &phydev->mdio.dev;
+	struct ip101a_g_phy_priv *priv;
+
+	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
+	if (!priv)
+		return -ENOMEM;
+
+	/* Both functions (RX error and interrupt status) are sharing the same
+	 * pin on the 32-pin IP101GR, so this is an exclusive choice.
+	 */
+	if (device_property_read_bool(dev, "icplus,select-rx-error") &&
+	    device_property_read_bool(dev, "icplus,select-interrupt")) {
+		dev_err(dev,
+			"RXER and INTR mode cannot be selected together\n");
+		return -EINVAL;
+	}
+
+	if (device_property_read_bool(dev, "icplus,select-rx-error"))
+		priv->sel_intr32 = IP101GR_SEL_INTR32_RXER;
+	else if (device_property_read_bool(dev, "icplus,select-interrupt"))
+		priv->sel_intr32 = IP101GR_SEL_INTR32_INTR;
+	else
+		priv->sel_intr32 = IP101GR_SEL_INTR32_KEEP;
+
+	phydev->priv = priv;
+
+	return 0;
+}
+
 static int ip101a_g_config_init(struct phy_device *phydev)
 {
-	int c;
+	struct ip101a_g_phy_priv *priv = phydev->priv;
+	int err, c;
 
 	c = ip1xx_reset(phydev);
 	if (c < 0)
 		return c;
 
+	/* configure the RXER/INTR_32 pin of the 32-pin IP101GR if needed: */
+	switch (priv->sel_intr32) {
+	case IP101GR_SEL_INTR32_RXER:
+		err = phy_modify(phydev, IP101G_DIGITAL_IO_SPEC_CTRL,
+				 IP101G_DIGITAL_IO_SPEC_CTRL_SEL_INTR32, 0);
+		if (err < 0)
+			return err;
+		break;
+
+	case IP101GR_SEL_INTR32_INTR:
+		err = phy_modify(phydev, IP101G_DIGITAL_IO_SPEC_CTRL,
+				 IP101G_DIGITAL_IO_SPEC_CTRL_SEL_INTR32,
+				 IP101G_DIGITAL_IO_SPEC_CTRL_SEL_INTR32);
+		if (err < 0)
+			return err;
+		break;
+
+	default:
+		/* Don't touch IP101G_DIGITAL_IO_SPEC_CTRL because it's not
+		 * documented on IP101A and it's not clear whether this would
+		 * cause problems.
+		 * For the 32-pin IP101GR we simply keep the SEL_INTR32
+		 * configuration as set by the bootloader when not configured
+		 * to one of the special functions.
+		 */
+		break;
+	}
+
 	/* Enable Auto Power Saving mode */
 	c = phy_read(phydev, IP10XX_SPEC_CTRL_STATUS);
 	c |= IP101A_G_APS_ON;
@@ -257,6 +335,7 @@ static struct phy_driver icplus_driver[] = {
 	.name		= "ICPlus IP101A/G",
 	.phy_id_mask	= 0x0ffffff0,
 	.features	= PHY_BASIC_FEATURES,
+	.probe		= ip101a_g_probe,
 	.config_intr	= ip101a_g_config_intr,
 	.did_interrupt	= ip101a_g_did_interrupt,
 	.ack_interrupt	= ip101a_g_ack_interrupt,
-- 
2.19.1
