
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040023                       # Number of seconds simulated
sim_ticks                                 40023388000                       # Number of ticks simulated
final_tick                                40023388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156058                       # Simulator instruction rate (inst/s)
host_op_rate                                   161905                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38421140                       # Simulator tick rate (ticks/s)
host_mem_usage                                 701180                       # Number of bytes of host memory used
host_seconds                                  1041.70                       # Real time elapsed on the host
sim_insts                                   162565900                       # Number of instructions simulated
sim_ops                                     168656866                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             8064                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          2212992                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             2368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          2191424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             4096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          2336960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             5696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          2200640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8999936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         2368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         5696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       177216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            177216                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               322                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               267                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               126                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             34578                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                37                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             34241                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                64                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             36515                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                89                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             34385                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                140624                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2769                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2769                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              514899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              426950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              201482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            55292470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               59165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            54753586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              102340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            58389859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              142317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            54983851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               224866920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         514899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         201482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          59165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         102340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         142317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1020203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4427811                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4427811                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4427811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             514899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             426950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             201482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           55292470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              59165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           54753586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             102340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           58389859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             142317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           54983851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229294731                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20001288                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         20000509                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              513                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19999843                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19999503                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998300                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    257                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              254679                       # Number of system calls
system.cpu0.numCycles                        40023389                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7370                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100007703                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20001288                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999760                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40007613                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1238                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1770                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  223                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40015764                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11660      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     553      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19999339     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20004212     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40015764                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499740                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498732                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7043                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5187                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40002356                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  733                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   445                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 317                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  180                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100009518                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  422                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   445                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7622                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    536                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1946                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40002403                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2812                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100008733                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100010199                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460044975                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100013939                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004253                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5916                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                47                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            46                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1204                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39998953                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20002032                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19998159                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19998133                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100007274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100005567                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              294                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10385                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40015764                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499154                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708407                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12156      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5002347     12.50%     12.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10000563     24.99%     37.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25000698     62.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40015764                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40005120     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39998611     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20001827     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100005567                       # Type of FU issued
system.cpu0.iq.rate                          2.498678                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240027159                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100011452                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100004879                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100005551                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19998326                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1103                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          407                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   445                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    399                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  135                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100007356                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              237                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39998953                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20002032                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                43                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            90                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            89                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          265                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 354                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100005151                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39998511                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              415                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                    60000222                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20000083                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             750                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       19999054                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          265                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          485                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     19998853                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          201                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  20001711                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498668                       # Inst execution rate
system.cpu0.iew.wb_sent                     100004959                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100004895                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 60000876                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60010647                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498661                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999837                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4052                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              339                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40015023                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499143                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581505                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        12965      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000575     49.98%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1132      0.00%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5001342     12.50%     62.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9999144     24.99%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4999610     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           69      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          110      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           76      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40015023                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000001                       # Number of instructions committed
system.cpu0.commit.committedOps             100003283                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59999463                       # Number of memory references committed
system.cpu0.commit.loads                     39997842                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                  19999780                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80003858                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 138                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40003811     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39997842     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20001621     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003283                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   76                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140022073                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200015436                       # The number of ROB writes
system.cpu0.timesIdled                            225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000001                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003283                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400234                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400234                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498539                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498539                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100007769                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40004184                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                420010209                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                60001779                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               61798447                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               28                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.067486                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39998755                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              153                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         261429.771242                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   127.067486                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.248179                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.248179                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80003595                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80003595                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19999882                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19999882                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19999166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19999166                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39999048                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39999048                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39999048                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39999048                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2388                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2388                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2556                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2556                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2556                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2556                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8039990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8039990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    119907000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    119907000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    127946990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    127946990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    127946990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    127946990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     20000050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20000050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     20001554                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20001554                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     40001604                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     40001604                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     40001604                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     40001604                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 47857.083333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47857.083333                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50212.311558                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50212.311558                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50057.507825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50057.507825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50057.507825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50057.507825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu0.dcache.writebacks::total               11                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           57                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2203                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2203                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2260                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2260                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2260                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2260                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          111                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          296                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          296                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          296                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5258006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5258006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10223000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10223000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15481006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15481006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15481006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15481006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47369.423423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47369.423423                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55259.459459                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55259.459459                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52300.695946                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52300.695946                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52300.695946                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52300.695946                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               51                       # number of replacements
system.cpu0.icache.tags.tagsinuse          287.920634                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              339                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.067847                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   287.920634                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.562345                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.562345                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3879                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3879                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1379                       # number of overall hits
system.cpu0.icache.overall_hits::total           1379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          391                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          391                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          391                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           391                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          391                       # number of overall misses
system.cpu0.icache.overall_misses::total          391                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     20956498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20956498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     20956498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20956498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     20956498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20956498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1770                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1770                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1770                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1770                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.220904                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.220904                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.220904                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.220904                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.220904                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.220904                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53597.181586                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53597.181586                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53597.181586                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53597.181586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53597.181586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53597.181586                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           52                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           52                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          339                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18151002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18151002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18151002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18151002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18151002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18151002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.191525                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.191525                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.191525                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.191525                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.191525                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.191525                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53542.778761                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53542.778761                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53542.778761                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53542.778761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53542.778761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53542.778761                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                8206309                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5527493                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           787055                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             4767008                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                4403089                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.365882                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 949993                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            262060                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39997891                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           6544453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      39574610                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    8206309                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5353082                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     32598758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1701748                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          343                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  5964395                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               157618                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39994429                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.075944                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.349219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                23374191     58.44%     58.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1833963      4.59%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3161017      7.90%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11625258     29.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39994429                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.205169                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.989417                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 5621360                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             22713799                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 10011704                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               797922                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                849644                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              804119                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1256                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              28476238                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3526                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                849644                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 6649061                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1700416                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      20564950                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  9722796                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               507562                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              26081676                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                123420                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   204                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           31748726                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            117501458                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        27348060                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             20340995                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                11407726                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            565737                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        566457                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2229333                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4580386                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2092709                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           617178                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           80144                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  23066531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             810706                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 20607704                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           142545                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        6968515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     16777296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        249423                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39994429                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.515264                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.928325                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           28584010     71.47%     71.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5254544     13.14%     84.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3114465      7.79%     92.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3041410      7.60%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39994429                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14653316     71.11%     71.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               19300      0.09%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4062446     19.71%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1872642      9.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              20607704                       # Type of FU issued
system.cpu1.iq.rate                          0.515220                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          81352382                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         30846055                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     19599584                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              20607704                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          322129                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1371968                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          576                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       431722                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        51880                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                849644                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1388542                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               359464                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           23877256                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           388081                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4580386                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2092709                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            555391                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 46599                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           576                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        554818                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       264906                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              819724                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             20086816                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3985958                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           520888                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           19                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5802833                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 4069607                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         1521716                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        1654107                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       676099                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       845617                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1130013                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       524094                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   1816875                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.502197                       # Inst execution rate
system.cpu1.iew.wb_sent                      19759124                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     19599584                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10250832                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 17118956                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.490015                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.598800                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        6969341                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         561283                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           785825                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38695505                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.436969                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.155617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     30547781     78.94%     78.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4640302     11.99%     90.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1475542      3.81%     94.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       823655      2.13%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       343744      0.89%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       219883      0.57%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       314973      0.81%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       154858      0.40%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       174767      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38695505                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15392076                       # Number of instructions committed
system.cpu1.commit.committedOps              16908722                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4869405                       # Number of memory references committed
system.cpu1.commit.loads                      3208418                       # Number of loads committed
system.cpu1.commit.membars                     185983                       # Number of memory barriers committed
system.cpu1.commit.branches                   3591011                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14069877                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              262012                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        12020019     71.09%     71.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          19298      0.11%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3208418     18.97%     90.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1660987      9.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         16908722                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               174767                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    61571624                       # The number of ROB reads
system.cpu1.rob.rob_writes                   49059226                       # The number of ROB writes
system.cpu1.timesIdled                            406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15392076                       # Number of Instructions Simulated
system.cpu1.committedOps                     16908722                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.598603                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.598603                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.384822                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.384822                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                19708076                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11538537                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 71988635                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                11786169                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                8330116                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               1190901                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            61494                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          504.306794                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4301960                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            62005                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            69.380856                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2319697500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   504.306794                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.984974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10518159                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10518159                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2602361                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2602361                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1136736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1136736                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       211126                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       211126                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        11295                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11295                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3739097                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3739097                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3739097                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3739097                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       490970                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       490970                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       209954                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       209954                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       246808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       246808                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       107179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       107179                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       700924                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        700924                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       700924                       # number of overall misses
system.cpu1.dcache.overall_misses::total       700924                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  14283121810                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14283121810                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6891155771                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6891155771                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   7328994405                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7328994405                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   2532601685                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2532601685                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    199883126                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    199883126                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  21174277581                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21174277581                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  21174277581                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21174277581                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3093331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3093331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1346690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1346690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       457934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       457934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       118474                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       118474                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4440021                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4440021                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4440021                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4440021                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.158719                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158719                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.155904                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.155904                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.538960                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.538960                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.904663                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.904663                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.157865                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.157865                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.157865                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.157865                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 29091.638613                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29091.638613                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 32822.217109                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32822.217109                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 29695.124976                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29695.124976                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23629.644660                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23629.644660                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 30209.091971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30209.091971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 30209.091971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30209.091971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1902                       # number of writebacks
system.cpu1.dcache.writebacks::total             1902                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       176842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       176842                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       109606                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       109606                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        93158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        93158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       286448                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       286448                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       286448                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       286448                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       314128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       314128                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       100348                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100348                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       153650                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       153650                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       107179                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       107179                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       414476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       414476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       414476                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       414476                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6888915719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6888915719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3624630217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3624630217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   4391751197                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   4391751197                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   2265136315                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   2265136315                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    162832874                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    162832874                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  10513545936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10513545936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  10513545936                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10513545936                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.101550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.101550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.074515                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.074515                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.335529                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.335529                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.904663                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.904663                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.093350                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.093350                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.093350                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.093350                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 21930.282302                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21930.282302                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36120.602473                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36120.602473                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28582.825884                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28582.825884                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 21134.143022                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21134.143022                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 25365.873865                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25365.873865                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 25365.873865                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25365.873865                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2070                       # number of replacements
system.cpu1.icache.tags.tagsinuse          355.357980                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5961811                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2430                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2453.420165                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   355.357980                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.694059                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.694059                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11931220                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11931220                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      5961811                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5961811                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      5961811                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5961811                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      5961811                       # number of overall hits
system.cpu1.icache.overall_hits::total        5961811                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2584                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2584                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2584                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2584                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2584                       # number of overall misses
system.cpu1.icache.overall_misses::total         2584                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     46418940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46418940                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     46418940                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46418940                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     46418940                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46418940                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5964395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5964395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5964395                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5964395                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5964395                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5964395                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000433                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000433                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000433                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000433                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000433                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000433                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17963.986068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17963.986068                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17963.986068                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17963.986068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17963.986068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17963.986068                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          154                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          154                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          154                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2430                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2430                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2430                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2430                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2430                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2430                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     37217555                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37217555                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     37217555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37217555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     37217555                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37217555                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000407                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000407                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000407                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000407                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15315.866255                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15315.866255                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15315.866255                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15315.866255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15315.866255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15315.866255                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                8204915                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          5544662                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           791284                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             4841277                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                4412561                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.144568                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 940737                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            261822                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39997670                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           6505363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      39580140                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    8204915                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           5353298                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     32633363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1710518                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          557                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  5924376                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               159551                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39994543                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.074660                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.348520                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                23386868     58.48%     58.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1831572      4.58%     63.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3179344      7.95%     71.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11596759     29.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39994543                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.205135                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.989561                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 5582602                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             22806458                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  9942962                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               808525                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                853996                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              794029                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1288                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              28332499                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 3624                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                853996                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 6620085                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1663335                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      20683769                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  9654345                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               519013                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              25917588                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   16                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                127275                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   222                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           31635068                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            116737035                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        27158079                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             20210141                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                11424905                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            575699                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        576231                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2268792                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             4536319                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2056422                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           605594                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          104370                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  22891665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             823824                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 20418399                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           148476                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        6950312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     16825024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        254982                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39994543                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.510530                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.924442                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           28653640     71.64%     71.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5278354     13.20%     84.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3047602      7.62%     92.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3014947      7.54%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39994543                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             14556276     71.29%     71.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               18879      0.09%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4007254     19.63%     91.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1835990      8.99%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              20418399                       # Type of FU issued
system.cpu2.iq.rate                          0.510490                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          80979816                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         30666093                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     19412290                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              20418399                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          306526                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1372484                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          610                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       422790                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        49381                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                853996                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1351034                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               364324                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           23715515                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           392368                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              4536319                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2056422                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            565114                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 46098                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   26                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           610                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        558501                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       265876                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              824377                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             19896468                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3935181                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           521930                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5715348                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 4041200                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         1506632                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        1645691                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       668331                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       838301                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1124496                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       521195                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   1780167                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.497441                       # Inst execution rate
system.cpu2.iew.wb_sent                      19569824                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     19412290                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 10170462                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 16968831                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.485336                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.599361                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        6951150                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         568842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           790021                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     38696816                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.433244                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.152854                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     30619468     79.13%     79.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4607063     11.91%     91.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1466016      3.79%     94.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       800759      2.07%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       343914      0.89%     97.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       219096      0.57%     98.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       307203      0.79%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       156936      0.41%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       176361      0.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     38696816                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            15271387                       # Number of instructions committed
system.cpu2.commit.committedOps              16765166                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       4797466                       # Number of memory references committed
system.cpu2.commit.loads                      3163834                       # Number of loads committed
system.cpu2.commit.membars                     187514                       # Number of memory barriers committed
system.cpu2.commit.branches                   3565050                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 13941828                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              256426                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        11948827     71.27%     71.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          18873      0.11%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.38% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3163834     18.87%     90.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1633632      9.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         16765166                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               176361                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    61407514                       # The number of ROB reads
system.cpu2.rob.rob_writes                   48734464                       # The number of ROB writes
system.cpu2.timesIdled                            391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25718                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   15271387                       # Number of Instructions Simulated
system.cpu2.committedOps                     16765166                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.619125                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.619125                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.381807                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.381807                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                19484401                       # number of integer regfile reads
system.cpu2.int_regfile_writes               11430500                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 71278639                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                11724314                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                8256129                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               1214252                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            59808                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.290033                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4229858                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            60318                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            70.125966                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2402139501                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   503.290033                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.982988                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982988                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10391018                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10391018                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2567433                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2567433                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1108568                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1108568                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       214315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       214315                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        11666                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        11666                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3676001                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3676001                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3676001                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3676001                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       484922                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       484922                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       204899                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       204899                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       253225                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       253225                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       106366                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       106366                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       689821                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        689821                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       689821                       # number of overall misses
system.cpu2.dcache.overall_misses::total       689821                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  14138286353                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14138286353                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6745159153                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6745159153                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   7506642834                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   7506642834                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2490505732                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2490505732                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    207883653                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    207883653                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  20883445506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20883445506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  20883445506                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20883445506                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3052355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3052355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1313467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1313467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       467540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       467540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       118032                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       118032                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4365822                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4365822                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4365822                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4365822                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.158868                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158868                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.155999                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.155999                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.541611                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.541611                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.901162                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.901162                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.158005                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.158005                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.158005                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.158005                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 29155.794856                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29155.794856                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 32919.434224                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32919.434224                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 29644.161651                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29644.161651                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 23414.490834                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 23414.490834                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 30273.716669                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30273.716669                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 30273.716669                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30273.716669                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1811                       # number of writebacks
system.cpu2.dcache.writebacks::total             1811                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       173841                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       173841                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       106933                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       106933                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        94176                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        94176                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       280774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       280774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       280774                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       280774                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       311081                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       311081                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        97966                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        97966                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       159049                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       159049                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       106366                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       106366                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       409047                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       409047                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       409047                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       409047                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6825946051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6825946051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   3554417447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3554417447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   4549569795                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   4549569795                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   2227122268                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2227122268                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    168962847                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    168962847                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  10380363498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10380363498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  10380363498                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10380363498                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.101915                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.101915                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.074586                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.074586                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.340183                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.340183                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.901162                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.901162                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.093693                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.093693                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.093693                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.093693                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 21942.664615                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21942.664615                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36282.153472                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36282.153472                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 28604.831184                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28604.831184                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 20938.291070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 20938.291070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 25376.945676                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25376.945676                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 25376.945676                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25376.945676                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             2109                       # number of replacements
system.cpu2.icache.tags.tagsinuse          358.523227                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5921743                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2472                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2395.527104                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   358.523227                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.700241                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.700241                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11851224                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11851224                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      5921743                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5921743                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      5921743                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5921743                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      5921743                       # number of overall hits
system.cpu2.icache.overall_hits::total        5921743                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2633                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2633                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2633                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2633                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2633                       # number of overall misses
system.cpu2.icache.overall_misses::total         2633                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     45468837                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45468837                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     45468837                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45468837                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     45468837                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45468837                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5924376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5924376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5924376                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5924376                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5924376                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5924376                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000444                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000444                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000444                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000444                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000444                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000444                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17268.832890                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17268.832890                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17268.832890                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17268.832890                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17268.832890                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17268.832890                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          161                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          161                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          161                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         2472                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2472                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         2472                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2472                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         2472                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2472                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     35996635                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35996635                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     35996635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35996635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     35996635                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35996635                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000417                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000417                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000417                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000417                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14561.745550                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14561.745550                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14561.745550                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14561.745550                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14561.745550                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14561.745550                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                8220508                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5460646                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           811350                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             4659675                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                4295993                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.195121                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 983013                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            269594                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        39997486                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           6279391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      39564401                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    8220508                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           5279006                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     32838923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1750630                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          716                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  5686084                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               164275                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          39994346                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.079186                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.351874                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                23339089     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1898087      4.75%     63.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3008271      7.52%     70.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11748899     29.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            39994346                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.205526                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.989172                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 5336327                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             23076444                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  9886311                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               821200                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                874064                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              826178                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1275                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              28273277                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3593                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                874064                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 6394954                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1783974                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      20828381                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  9588329                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               524644                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              25809915                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                130389                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   225                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           31655940                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            115965993                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        26914539                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             19851252                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                11804675                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            576048                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        576860                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2281232                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             4267199                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1941527                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           404564                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           77431                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  22690345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             827762                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 20163026                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           146852                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        7224486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     17290126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        253546                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     39994346                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.504147                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.928342                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           28909211     72.28%     72.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5164356     12.91%     85.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2763667      6.91%     92.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3157112      7.89%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       39994346                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             14693233     72.87%     72.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               20132      0.10%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3737293     18.54%     91.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1712368      8.49%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              20163026                       # Type of FU issued
system.cpu3.iq.rate                          0.504107                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          80467250                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         30742873                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     19116831                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              20163026                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           97779                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1420784                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          543                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       462220                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        54866                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                874064                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1459882                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               369723                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           23518133                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           406619                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              4267199                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1941527                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            565448                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 48978                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   34                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           543                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        574141                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       270883                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              845024                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             19618753                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3658235                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           544273                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           26                       # number of nop insts executed
system.cpu3.iew.exec_refs                     5306160                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3964818                       # Number of branches executed
system.cpu3.iew.exec_forward_branches         1570742                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        1465029                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches       693422                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches       877320                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches       922870                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       542159                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   1647925                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.490500                       # Inst execution rate
system.cpu3.iew.wb_sent                      19281266                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     19116831                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  9907607                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 17046929                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.477951                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.581196                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        7225240                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         574216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           810099                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     38653587                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.421529                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.153145                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     30929605     80.02%     80.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4325902     11.19%     91.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1540654      3.99%     95.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       611077      1.58%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       355618      0.92%     97.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       225814      0.58%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       327496      0.85%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       162712      0.42%     99.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       174709      0.45%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     38653587                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            14725483                       # Number of instructions committed
system.cpu3.commit.committedOps              16293615                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4325719                       # Number of memory references committed
system.cpu3.commit.loads                      2846412                       # Number of loads committed
system.cpu3.commit.membars                     191203                       # Number of memory barriers committed
system.cpu3.commit.branches                   3470316                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 13602934                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              272290                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        11947768     73.33%     73.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          20128      0.12%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2846412     17.47%     90.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1479307      9.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16293615                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               174709                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    61168528                       # The number of ROB reads
system.cpu3.rob.rob_writes                   48382547                       # The number of ROB writes
system.cpu3.timesIdled                            380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       25902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   14725483                       # Number of Instructions Simulated
system.cpu3.committedOps                     16293615                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.716209                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.716209                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.368160                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.368160                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                19034671                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11486378                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 69588900                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                11501714                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                7875541                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               1214338                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            64422                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          503.465485                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3988529                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            64934                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            61.424354                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       2424222500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   503.465485                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.983331                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983331                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          9934273                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         9934273                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2466970                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2466970                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       946523                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        946523                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       217004                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       217004                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        14225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14225                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3413493                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3413493                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3413493                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3413493                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       505874                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       505874                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       210930                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       210930                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       250748                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       250748                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data       108193                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       108193                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       716804                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        716804                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       716804                       # number of overall misses
system.cpu3.dcache.overall_misses::total       716804                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  14965487574                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14965487574                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   6926859654                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6926859654                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   7431702303                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   7431702303                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   2547746720                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   2547746720                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    200703133                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    200703133                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  21892347228                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21892347228                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  21892347228                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21892347228                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2972844                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2972844                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1157453                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1157453                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       467752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       467752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       122418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       122418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4130297                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4130297                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4130297                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4130297                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.170165                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170165                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.182236                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.182236                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.536070                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.536070                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.883800                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.883800                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.173548                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.173548                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.173548                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.173548                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 29583.429024                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29583.429024                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 32839.613398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32839.613398                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 29638.131921                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29638.131921                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 23548.165963                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 23548.165963                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 30541.608624                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30541.608624                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 30541.608624                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30541.608624                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1760                       # number of writebacks
system.cpu3.dcache.writebacks::total             1760                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       186603                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       186603                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       109949                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       109949                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        94341                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        94341                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       296552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       296552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       296552                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       296552                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       319271                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       319271                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       100981                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       100981                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       156407                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       156407                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data       108193                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       108193                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       420252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       420252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       420252                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       420252                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   7019854604                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7019854604                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3654171486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3654171486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   4468337994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   4468337994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   2277718780                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   2277718780                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    163317367                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    163317367                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  10674026090                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10674026090                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  10674026090                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10674026090                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.107396                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.107396                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.087244                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.087244                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.334380                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.334380                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.883800                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.883800                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.101749                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.101749                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.101749                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.101749                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 21987.135080                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21987.135080                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 36186.723106                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36186.723106                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 28568.657375                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28568.657375                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 21052.367344                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 21052.367344                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 25399.108368                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25399.108368                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 25399.108368                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25399.108368                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1989                       # number of replacements
system.cpu3.icache.tags.tagsinuse          355.551444                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5683572                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2349                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2419.570881                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   355.551444                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.694436                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.694436                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11374517                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11374517                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      5683572                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5683572                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      5683572                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5683572                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      5683572                       # number of overall hits
system.cpu3.icache.overall_hits::total        5683572                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2512                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2512                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2512                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2512                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2512                       # number of overall misses
system.cpu3.icache.overall_misses::total         2512                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     44029845                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     44029845                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     44029845                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     44029845                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     44029845                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     44029845                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      5686084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5686084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      5686084                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5686084                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      5686084                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5686084                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000442                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000442                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000442                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000442                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000442                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000442                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17527.804538                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17527.804538                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17527.804538                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17527.804538                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17527.804538                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17527.804538                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          163                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          163                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          163                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         2349                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2349                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         2349                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2349                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         2349                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2349                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     34926630                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     34926630                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     34926630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     34926630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     34926630                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     34926630                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000413                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000413                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000413                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000413                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000413                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000413                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14868.722861                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14868.722861                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14868.722861                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14868.722861                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14868.722861                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14868.722861                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                8346233                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          5731002                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           736825                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             5020907                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                4682189                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            93.253848                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 914604                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            246335                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        39997312                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           7323886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      40327527                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    8346233                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           5596793                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     31869400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                1600872                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          465                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  6791947                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               165379                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          39994188                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.094831                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.350321                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                23044351     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 1813956      4.54%     62.15% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 3434714      8.59%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                11701167     29.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            39994188                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.208670                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.008256                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 6276535                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             21424032                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 10734466                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               759971                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                799184                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              781357                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 1272                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              30216136                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 3581                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                799184                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 7232359                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1805509                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      19191136                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 10470169                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               495831                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              27992333                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                135980                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   250                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           33607620                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            126733610                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        29695871                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             21964274                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                11643341                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            501807                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        500608                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2046731                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             5444928                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            2494202                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1052667                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          571889                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  25186952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             727241                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 21785456                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           303276                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        7228113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     20535645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        218845                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     39994188                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.544716                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.846573                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           26152576     65.39%     65.39% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            7326278     18.32%     83.71% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            5086824     12.72%     96.43% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            1428510      3.57%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       39994188                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                1819676     40.57%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     40.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               1922754     42.87%     83.45% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite               742372     16.55%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             14740186     67.66%     67.66% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               19008      0.09%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.75% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             4816593     22.11%     89.86% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            2209669     10.14%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              21785456                       # Type of FU issued
system.cpu4.iq.rate                          0.544673                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    4484803                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.205862                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          88353179                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         33142459                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     20869127                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              26270259                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          772118                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1398446                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       417160                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        35611                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                799184                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1490233                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               330466                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           25914216                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           321320                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              5444928                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             2494202                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            489615                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 47906                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           153                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        519988                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       251071                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              771059                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             21275711                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              4715876                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           509745                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           23                       # number of nop insts executed
system.cpu4.iew.exec_refs                     6894960                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 4352452                       # Number of branches executed
system.cpu4.iew.exec_forward_branches         1475987                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        2037866                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches       658051                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches       817936                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      1542819                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       495047                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   2179084                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.531929                       # Inst execution rate
system.cpu4.iew.wb_sent                      21024842                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     20869127                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 11411693                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 18436368                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.521763                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.618977                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        7229595                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         508396                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           735573                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     38698136                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.482868                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.093006                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     28746401     74.28%     74.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      5842836     15.10%     89.38% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      2037218      5.26%     94.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       800116      2.07%     96.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       649807      1.68%     98.39% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       272194      0.70%     99.10% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       155619      0.40%     99.50% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        77012      0.20%     99.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       116933      0.30%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     38698136                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            17176953                       # Number of instructions committed
system.cpu4.commit.committedOps              18686080                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       6123524                       # Number of memory references committed
system.cpu4.commit.loads                      4046482                       # Number of loads committed
system.cpu4.commit.membars                     170795                       # Number of memory barriers committed
system.cpu4.commit.branches                   3906133                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 15510376                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              259001                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        12543551     67.13%     67.13% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          19005      0.10%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.23% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        4046482     21.66%     88.88% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       2077042     11.12%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         18686080                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               116933                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    63671898                       # The number of ROB reads
system.cpu4.rob.rob_writes                   53130367                       # The number of ROB writes
system.cpu4.timesIdled                            375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           3124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       26076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   17176953                       # Number of Instructions Simulated
system.cpu4.committedOps                     18686080                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.328545                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.328545                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.429453                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.429453                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                21343051                       # number of integer regfile reads
system.cpu4.int_regfile_writes               11842878                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 77844130                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                12475623                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                9346955                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               1047743                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            61783                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          504.173820                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5122558                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            62294                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            82.231965                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       2390944502                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   504.173820                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.984714                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.984714                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         11969534                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        11969534                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      3007650                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3007650                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1591803                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1591803                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       177717                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       177717                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         9720                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9720                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      4599453                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4599453                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      4599453                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4599453                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       450020                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       450020                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       208503                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       208503                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       215021                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       215021                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data       100290                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       100290                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       658523                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        658523                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       658523                       # number of overall misses
system.cpu4.dcache.overall_misses::total       658523                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  12846690623                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  12846690623                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   7141381045                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   7141381045                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   6245646762                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   6245646762                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   2488391295                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   2488391295                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    125473214                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    125473214                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  19988071668                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19988071668                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  19988071668                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19988071668                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      3457670                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3457670                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1800306                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1800306                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       392738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       392738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       110010                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       110010                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      5257976                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5257976                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      5257976                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5257976                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.130151                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.130151                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.115815                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.115815                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.547492                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.547492                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.911644                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.911644                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.125243                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.125243                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.125243                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.125243                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 28546.932632                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 28546.932632                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 34250.735217                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 34250.735217                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 29046.682705                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 29046.682705                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 24811.958271                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 24811.958271                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 30352.883146                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 30352.883146                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 30352.883146                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 30352.883146                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2008                       # number of writebacks
system.cpu4.dcache.writebacks::total             2008                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       145260                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       145260                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data       104149                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       104149                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        83708                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        83708                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       249409                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       249409                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       249409                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       249409                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       304760                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       304760                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data       104354                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       104354                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       131313                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       131313                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data       100290                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       100290                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       409114                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       409114                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       409114                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       409114                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   6495004377                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6495004377                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   3900447679                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3900447679                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   3687738034                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   3687738034                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   2224100205                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   2224100205                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    105770786                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    105770786                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data  10395452056                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10395452056                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data  10395452056                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10395452056                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.088140                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.088140                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.057965                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.057965                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.334353                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.334353                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.911644                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.911644                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.077808                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.077808                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.077808                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.077808                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 21311.866311                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 21311.866311                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 37377.078780                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37377.078780                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 28083.571573                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28083.571573                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 22176.689650                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 22176.689650                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 25409.670791                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 25409.670791                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 25409.670791                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 25409.670791                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1805                       # number of replacements
system.cpu4.icache.tags.tagsinuse          355.268452                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            6789631                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2165                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3136.088222                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   355.268452                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.693884                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.693884                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         13586059                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        13586059                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      6789631                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        6789631                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      6789631                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         6789631                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      6789631                       # number of overall hits
system.cpu4.icache.overall_hits::total        6789631                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         2316                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2316                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         2316                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2316                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         2316                       # number of overall misses
system.cpu4.icache.overall_misses::total         2316                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     41842868                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     41842868                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     41842868                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     41842868                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     41842868                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     41842868                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      6791947                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      6791947                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      6791947                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      6791947                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      6791947                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      6791947                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000341                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000341                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000341                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000341                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000341                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000341                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18066.868739                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18066.868739                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18066.868739                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18066.868739                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18066.868739                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18066.868739                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          151                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          151                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          151                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         2165                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2165                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         2165                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2165                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         2165                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2165                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     33159611                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33159611                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     33159611                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33159611                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     33159611                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33159611                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000319                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000319                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000319                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000319                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000319                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000319                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15316.217552                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15316.217552                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15316.217552                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15316.217552                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15316.217552                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15316.217552                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    138708                       # number of replacements
system.l2.tags.tagsinuse                  2797.074053                       # Cycle average of tags in use
system.l2.tags.total_refs                      113357                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    141580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.800657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      265.385935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.902576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.038420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       125.172086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       454.746200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        36.575831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       456.163507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        62.520686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       455.089781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        87.786229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       453.692801                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.006939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.006961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.006944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.006923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1507                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043823                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    772020                       # Number of tag accesses
system.l2.tags.data_accesses                   772020                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2267                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               25428                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                2344                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               23921                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                2209                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               26107                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                2013                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               25600                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  109926                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7492                       # number of Writeback hits
system.l2.Writeback_hits::total                  7492                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    40                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2267                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                25432                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 2344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                23924                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 2209                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                26131                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 2013                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                25609                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109966                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  15                       # number of overall hits
system.l2.overall_hits::cpu0.data                  22                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2267                       # number of overall hits
system.l2.overall_hits::cpu1.data               25432                       # number of overall hits
system.l2.overall_hits::cpu2.inst                2344                       # number of overall hits
system.l2.overall_hits::cpu2.data               23924                       # number of overall hits
system.l2.overall_hits::cpu3.inst                2209                       # number of overall hits
system.l2.overall_hits::cpu3.data               26131                       # number of overall hits
system.l2.overall_hits::cpu4.inst                2013                       # number of overall hits
system.l2.overall_hits::cpu4.data               25609                       # number of overall hits
system.l2.overall_hits::total                  109966                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               324                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               163                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             33869                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               128                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             33521                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               140                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             35797                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               152                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             33670                       # number of ReadReq misses
system.l2.ReadReq_misses::total                137853                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          55627                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          54486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          56029                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          58514                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             224657                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        36353                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        35729                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        36521                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        35646                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           144249                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3060                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                273                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                163                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              34579                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                128                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              34244                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              36518                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                152                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              34392                       # number of demand (read+write) misses
system.l2.demand_misses::total                 140913                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               324                       # number of overall misses
system.l2.overall_misses::cpu0.data               273                       # number of overall misses
system.l2.overall_misses::cpu1.inst               163                       # number of overall misses
system.l2.overall_misses::cpu1.data             34579                       # number of overall misses
system.l2.overall_misses::cpu2.inst               128                       # number of overall misses
system.l2.overall_misses::cpu2.data             34244                       # number of overall misses
system.l2.overall_misses::cpu3.inst               140                       # number of overall misses
system.l2.overall_misses::cpu3.data             36518                       # number of overall misses
system.l2.overall_misses::cpu4.inst               152                       # number of overall misses
system.l2.overall_misses::cpu4.data             34392                       # number of overall misses
system.l2.overall_misses::total                140913                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17308500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      8504000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   1794806000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      6377000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   1776451000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      6971500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   1897014500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7643500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   1784188500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7304068500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       477000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data      1430500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2172500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       106000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9796500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     37696500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     38426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     38302000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     38333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     162554500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      8504000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   1832502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   1814877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      6971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   1935316500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   1822522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7466623000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17308500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14600500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      8504000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   1832502500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6377000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   1814877000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      6971500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   1935316500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7643500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   1822522000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7466623000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2430                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           59297                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            2472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           57442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            2349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           61904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            2165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           59270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              247779                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7492                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7492                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        55628                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        54487                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        56031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        58515                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           224662                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        36354                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        35730                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        36523                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        35647                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         144254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              339                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              295                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2430                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            60011                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             2472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            58168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             2349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            62649                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             2165                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            60001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               250879                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             339                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             295                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2430                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           60011                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            2472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           58168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            2349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           62649                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            2165                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           60001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              250879                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.955752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.801802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.067078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.571176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.051780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.583563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.059600                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.578266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.070208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.568078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.556355                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999982                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999982                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999978                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.999945                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.999972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999965                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.994398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.995868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.967785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.987688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987097                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.955752                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.925424                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.067078                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.576211                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.051780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.588709                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.059600                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.582898                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.070208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.573190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561677                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.955752                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.925424                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.067078                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.576211                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.051780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.588709                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.059600                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.582898                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.070208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.573190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561677                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53421.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.528090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52171.779141                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52992.589093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 49820.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52995.167209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 49796.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52993.672654                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50286.184211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52990.451440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52984.472590                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     8.574973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data     2.918181                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data     1.891877                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data    24.447141                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     9.670297                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data     1.451220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data     1.486843                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.734840                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53241.847826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53093.661972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53147.994467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53123.439667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53093.490305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53122.385621                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53481.684982                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52171.779141                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 52994.664392                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 49820.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 52998.393879                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 49796.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 52996.234734                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50286.184211                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 52992.614562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52987.467444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53481.684982                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52171.779141                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 52994.664392                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 49820.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 52998.393879                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 49796.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 52996.234734                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50286.184211                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 52992.614562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52987.467444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2769                       # number of writebacks
system.l2.writebacks::total                      2769                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             91                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             76                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                289                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 289                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                289                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        33868                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        33518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           64                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        35794                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        33663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           137564                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        55627                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        54486                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        56029                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        58514                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        224657                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        36353                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        35729                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        36521                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        35646                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       144249                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3060                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         34578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         34241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         36515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         34385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            140624                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        34578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        34241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        36515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        34385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           140624                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13208000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      5158000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data   1372207500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      1508000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data   1358143500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      2607500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data   1450262000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3629000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data   1363991000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5574217000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   2264223041                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   2218005691                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   2280513914                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   2383410538                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9146197184                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   1474096364                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1448763457                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data   1480931439                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data   1445128085                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   5848919345                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7503500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     28842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     29409000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     29305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     29328000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124388500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11006000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      5158000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   1401050000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      1508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data   1387552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      2607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   1479567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data   1393319000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5698605500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11006000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      5158000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   1401050000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      1508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data   1387552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      2607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   1479567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data   1393319000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5698605500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.949853                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.747748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.051852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.571159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.014968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.583510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.027246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.578218                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.041109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.567960                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.555188                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999982                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999982                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999964                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999978                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999972                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999972                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.999945                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.999972                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999965                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.994398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.995868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.967785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.987688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987097                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.949853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.905085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.051852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.576194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.014968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.588657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.027246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.582850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.041109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.573074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.560525                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.949853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.905085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.051852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.576194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.014968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.588657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.027246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.582850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.041109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.573074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.560525                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42198.795181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40936.507937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40516.342861                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40756.756757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40519.825169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40742.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40516.902274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40775.280899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40518.997118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40520.899363                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40703.669819                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40707.809180                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40702.384729                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40732.312575                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40711.828183                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40549.510742                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40548.670744                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40550.133868                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40541.100965                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40547.382270                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40779.891304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40623.239437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40676.348548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40645.631068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40620.498615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40649.836601                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41220.973783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40936.507937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40518.537799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40756.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40523.130166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40742.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40519.444064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40775.280899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40521.128399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40523.705057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41220.973783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40936.507937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40518.537799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40756.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40523.130166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40742.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40519.444064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40775.280899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40521.128399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40523.705057                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              137564                       # Transaction distribution
system.membus.trans_dist::ReadResp             137564                       # Transaction distribution
system.membus.trans_dist::Writeback              2769                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           456919                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         377566                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          368906                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6927                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1491347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1491347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      9177152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9177152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           469518                       # Total snoops (count)
system.membus.snoop_fanout::samples            988261                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  988261    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              988261                       # Request fanout histogram
system.membus.reqLayer0.occupancy           767776485                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1302074256                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1860306                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1859915                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          391                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7492                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          456924                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        377571                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         834495                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        44457                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        44457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       847743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       842941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       860241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         4330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       815750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3386788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       155520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3962432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       158208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3838656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       150336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4122176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       138560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      3968576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16535744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2139706                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2766993                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                2766993    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2766993                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1416787204                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            509498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            445994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3662945                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         893525178                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3752865                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         896759092                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3562870                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        906803769                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3278889                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        836531919                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
