Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar  8 12:13:53 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rapid_soc_timing_summary_routed.rpt -pb rapid_soc_timing_summary_routed.pb -rpx rapid_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rapid_soc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  857         
TIMING-23  Warning           Combinational loop found     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (920)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2480)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (436)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (920)
--------------------------
 There are 855 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: i_reset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lcd/mux/selectClockDivider/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2480)
---------------------------------------------------
 There are 2480 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (436)
-----------------------
 There are 436 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2492          inf        0.000                      0                 2492           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2492 Endpoints
Min Delay          2492 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.093ns  (logic 44.033ns (16.243%)  route 227.059ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.586   271.092    lcd/E[0]
    SLICE_X56Y18         FDCE                                         r  lcd/lcd_value_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.091ns  (logic 44.033ns (16.243%)  route 227.058ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.584   271.090    lcd/E[0]
    SLICE_X54Y20         FDCE                                         r  lcd/lcd_value_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd/lcd_value_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        271.091ns  (logic 44.033ns (16.243%)  route 227.058ns (83.757%))
  Logic Levels:           246  (CARRY4=17 FDCE=1 LUT2=12 LUT3=18 LUT4=9 LUT5=43 LUT6=146)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[mem]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_state/iv_control_signal_reg[mem]/Q
                         net (fo=145, routed)         4.183     4.639    cpu/memory_unit/ex_control_signal[mem]
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.149     4.788 r  cpu/memory_unit/iv_instruction[31]_i_1/O
                         net (fo=253, routed)         3.593     8.381    cpu/ex_state/mem_ready
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.332     8.713 r  cpu/ex_state/regs[1][31]_i_3/O
                         net (fo=21, routed)          1.288    10.002    cpu/ex_state/regs[1][31]_i_3_n_1
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.126 r  cpu/ex_state/cpu_ram_i_97/O
                         net (fo=160, routed)         4.693    14.818    cpu/ex_state/funit/o_forward_rs21__4
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.942 r  cpu/ex_state/regs[1][31]_i_25/O
                         net (fo=7, routed)           1.180    16.123    cpu/ex_state/regs[1][31]_i_25_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.247 r  cpu/ex_state/cpu_ram_i_110/O
                         net (fo=1, routed)           0.548    16.794    cpu/ex_logic/cpu_ram_i_65_2[0]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.179 f  cpu/ex_logic/cpu_ram_i_94/CO[3]
                         net (fo=1, routed)           1.019    18.199    cpu/ex_logic/cpu_ram_i_94_n_1
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.323 f  cpu/ex_logic/cpu_ram_i_65/O
                         net (fo=2, routed)           1.224    19.547    cpu/ex_state/cpu_ram
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.124    19.671 f  cpu/ex_state/regs[1][0]_i_3/O
                         net (fo=1, routed)           0.282    19.953    cpu/ex_state/regs[1][0]_i_3_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.077 f  cpu/ex_state/regs[1][0]_i_2/O
                         net (fo=2, routed)           1.268    21.345    cpu/ex_state/ex_rd_output[0]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.146    21.491 f  cpu/ex_state/regs[1][0]_i_1/O
                         net (fo=26, routed)          1.317    22.808    cpu/ex_state/mem_rd_output[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.328    23.136 f  cpu/ex_state/regs[1][22]_i_12/O
                         net (fo=37, routed)          2.857    25.993    cpu/ex_state/regs[1][22]_i_12_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  cpu/ex_state/regs[1][30]_i_4/O
                         net (fo=1, routed)           1.082    27.198    cpu/ex_state/regs[1][30]_i_4_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    27.322 r  cpu/ex_state/regs[1][30]_i_2/O
                         net (fo=4, routed)           0.779    28.102    cpu/ex_state/ex_rd_output[30]
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.116    28.218 r  cpu/ex_state/regs[1][30]_i_1/O
                         net (fo=34, routed)          1.671    29.888    cpu/ex_state/mem_rd_output[30]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.328    30.216 r  cpu/ex_state/regs[1][30]_i_21/O
                         net (fo=5, routed)           0.688    30.904    cpu/ex_state/regs[1][30]_i_21_n_1
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.152    31.056 r  cpu/ex_state/regs[1][30]_i_37/O
                         net (fo=2, routed)           0.332    31.388    cpu/ex_state/regs[1][30]_i_37_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.326    31.714 r  cpu/ex_state/regs[1][29]_i_10/O
                         net (fo=1, routed)           0.796    32.510    cpu/ex_state/ex_logic/data7[29]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  cpu/ex_state/regs[1][29]_i_7/O
                         net (fo=1, routed)           0.655    33.289    cpu/ex_state/regs[1][29]_i_7_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.413 r  cpu/ex_state/regs[1][29]_i_2/O
                         net (fo=4, routed)           0.751    34.164    cpu/ex_state/ex_rd_output[29]
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.118    34.282 r  cpu/ex_state/regs[1][29]_i_1/O
                         net (fo=29, routed)          1.978    36.260    cpu/ex_state/mem_rd_output[29]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.319    36.579 r  cpu/ex_state/regs[1][30]_i_26/O
                         net (fo=4, routed)           0.618    37.196    cpu/ex_state/regs[1][30]_i_26_n_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.332    37.528 r  cpu/ex_state/regs[1][29]_i_14/O
                         net (fo=2, routed)           0.290    37.819    cpu/ex_state/regs[1][29]_i_14_n_1
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    37.943 r  cpu/ex_state/regs[1][28]_i_12/O
                         net (fo=1, routed)           0.795    38.737    cpu/ex_state/ex_logic/data7[28]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.861 r  cpu/ex_state/regs[1][28]_i_7/O
                         net (fo=2, routed)           0.750    39.611    cpu/ex_state/regs[1][28]_i_7_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.735 r  cpu/ex_state/regs[1][28]_i_2/O
                         net (fo=4, routed)           1.098    40.833    cpu/ex_state/ex_rd_output[28]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.154    40.987 r  cpu/ex_state/regs[1][28]_i_1/O
                         net (fo=25, routed)          0.943    41.929    cpu/ex_state/mem_rd_output[28]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.327    42.256 r  cpu/ex_state/regs[1][28]_i_13/O
                         net (fo=5, routed)           1.302    43.558    cpu/ex_logic/regs_reg[1][30]_i_17_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.124    43.682 r  cpu/ex_logic/regs[1][30]_i_35/O
                         net (fo=1, routed)           0.000    43.682    cpu/ex_logic/regs[1][30]_i_35_n_1
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    44.290 r  cpu/ex_logic/regs_reg[1][30]_i_17/O[3]
                         net (fo=1, routed)           0.675    44.965    cpu/ex_logic/regs_reg[1][30]_i_17_n_5
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.333    45.298 r  cpu/ex_logic/regs[1][31]_i_18/O
                         net (fo=1, routed)           0.903    46.202    cpu/ex_state/regs[1][31]_i_8_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.528 r  cpu/ex_state/regs[1][31]_i_12/O
                         net (fo=1, routed)           1.213    47.741    cpu/ex_state/regs[1][31]_i_12_n_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    47.865 r  cpu/ex_state/regs[1][31]_i_8/O
                         net (fo=4, routed)           0.629    48.494    cpu/ex_state/ex_rd_output[31]
    SLICE_X56Y31         LUT6 (Prop_lut6_I1_O)        0.124    48.618 r  cpu/ex_state/regs[1][31]_i_24/O
                         net (fo=55, routed)          1.565    50.183    cpu/ex_state/forwarded_rs1[31]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    50.307 r  cpu/ex_state/regs[1][25]_i_29/O
                         net (fo=2, routed)           0.483    50.791    cpu/ex_state/regs[1][25]_i_29_n_1
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.116    50.907 r  cpu/ex_state/regs[1][25]_i_23/O
                         net (fo=2, routed)           1.023    51.930    cpu/ex_state/regs[1][25]_i_23_n_1
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.354    52.284 r  cpu/ex_state/regs[1][25]_i_10/O
                         net (fo=2, routed)           0.497    52.780    cpu/ex_state/regs[1][25]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.328    53.108 r  cpu/ex_state/regs[1][25]_i_3/O
                         net (fo=1, routed)           0.902    54.010    cpu/ex_state/regs[1][25]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124    54.134 r  cpu/ex_state/regs[1][25]_i_1/O
                         net (fo=25, routed)          0.724    54.858    cpu/ex_state/mem_rd_output[25]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124    54.982 r  cpu/ex_state/regs[1][30]_i_15/O
                         net (fo=4, routed)           0.967    55.949    cpu/ex_state/regs[1][30]_i_15_n_1
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.124    56.073 r  cpu/ex_state/regs[1][28]_i_8/O
                         net (fo=5, routed)           1.473    57.546    cpu/ex_state/regs[1][28]_i_8_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    57.670 r  cpu/ex_state/regs[1][7]_i_29/O
                         net (fo=1, routed)           0.852    58.523    cpu/ex_state/regs[1][7]_i_29_n_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    58.647 r  cpu/ex_state/regs[1][7]_i_27/O
                         net (fo=1, routed)           0.667    59.314    cpu/ex_state/regs[1][7]_i_27_n_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    59.438 r  cpu/ex_state/regs[1][7]_i_26/O
                         net (fo=1, routed)           0.658    60.096    cpu/ex_state/regs[1][7]_i_26_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    60.220 r  cpu/ex_state/regs[1][7]_i_24/O
                         net (fo=1, routed)           1.260    61.480    cpu/ex_state/regs[1][7]_i_24_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124    61.604 r  cpu/ex_state/regs[1][7]_i_14/O
                         net (fo=3, routed)           0.818    62.422    cpu/ex_state/regs[1][7]_i_14_n_1
    SLICE_X37Y20         LUT5 (Prop_lut5_I4_O)        0.124    62.546 r  cpu/ex_state/regs[1][7]_i_9/O
                         net (fo=3, routed)           0.427    62.973    cpu/ex_state/regs[1][7]_i_9_n_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.124    63.097 r  cpu/ex_state/regs[1][8]_i_9/O
                         net (fo=2, routed)           0.439    63.536    cpu/ex_state/regs[1][8]_i_9_n_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    63.660 r  cpu/ex_state/regs[1][8]_i_2/O
                         net (fo=1, routed)           0.962    64.621    cpu/ex_state/regs[1][8]_i_2_n_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    64.745 r  cpu/ex_state/regs[1][8]_i_1/O
                         net (fo=23, routed)          1.271    66.017    cpu/ex_state/mem_rd_output[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    66.141 r  cpu/ex_state/regs[1][24]_i_10/O
                         net (fo=3, routed)           1.023    67.164    cpu/ex_state/regs[1][24]_i_10_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    67.288 r  cpu/ex_state/regs[1][24]_i_4/O
                         net (fo=1, routed)           0.667    67.954    cpu/ex_state/regs[1][24]_i_4_n_1
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    68.078 r  cpu/ex_state/regs[1][24]_i_2/O
                         net (fo=4, routed)           0.961    69.039    cpu/ex_state/ex_rd_output[24]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.150    69.189 r  cpu/ex_state/regs[1][24]_i_1/O
                         net (fo=36, routed)          2.821    72.010    cpu/ex_state/mem_rd_output[24]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.328    72.338 r  cpu/ex_state/regs[1][24]_i_21/O
                         net (fo=1, routed)           0.844    73.182    cpu/ex_state/regs[1][24]_i_21_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.306 r  cpu/ex_state/regs[1][24]_i_18/O
                         net (fo=2, routed)           0.165    73.471    cpu/ex_state/regs[1][24]_i_18_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    73.595 r  cpu/ex_state/regs[1][23]_i_10/O
                         net (fo=1, routed)           1.214    74.809    cpu/ex_state/ex_logic/data7[23]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124    74.933 r  cpu/ex_state/regs[1][23]_i_7/O
                         net (fo=2, routed)           0.957    75.891    cpu/ex_state/regs[1][23]_i_7_n_1
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    76.015 r  cpu/ex_state/regs[1][23]_i_2/O
                         net (fo=4, routed)           1.140    77.154    cpu/ex_state/ex_rd_output[23]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124    77.278 r  cpu/ex_state/i__carry__3_i_15/O
                         net (fo=22, routed)          1.687    78.966    cpu/ex_logic/forwarded_rs1[20]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    79.090 r  cpu/ex_logic/regs[1][22]_i_28/O
                         net (fo=1, routed)           0.000    79.090    cpu/ex_logic/regs[1][22]_i_28_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    79.345 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[3]
                         net (fo=1, routed)           0.991    80.336    cpu/ex_logic/regs_reg[1][22]_i_14_n_5
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.307    80.643 r  cpu/ex_logic/regs[1][23]_i_5/O
                         net (fo=2, routed)           0.824    81.467    cpu/ex_state/regs_reg[14][23]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    81.591 r  cpu/ex_state/regs[1][30]_i_39/O
                         net (fo=1, routed)           0.590    82.181    cpu/ex_state/regs[1][30]_i_39_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.305 r  cpu/ex_state/regs[1][30]_i_38/O
                         net (fo=1, routed)           0.494    82.799    cpu/ex_state/regs[1][30]_i_38_n_1
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124    82.923 r  cpu/ex_state/regs[1][30]_i_31/O
                         net (fo=1, routed)           0.442    83.365    cpu/ex_state/regs[1][30]_i_31_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.124    83.489 r  cpu/ex_state/regs[1][30]_i_16/O
                         net (fo=3, routed)           0.305    83.794    cpu/ex_state/regs[1][30]_i_16_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124    83.918 r  cpu/ex_state/regs[1][13]_i_42/O
                         net (fo=1, routed)           0.433    84.351    cpu/ex_state/regs[1][13]_i_42_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.124    84.475 r  cpu/ex_state/regs[1][13]_i_27/O
                         net (fo=1, routed)           0.786    85.261    cpu/ex_state/regs[1][13]_i_27_n_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    85.385 r  cpu/ex_state/regs[1][13]_i_16/O
                         net (fo=1, routed)           0.809    86.194    cpu/ex_state/regs[1][13]_i_16_n_1
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124    86.318 r  cpu/ex_state/regs[1][13]_i_7/O
                         net (fo=1, routed)           0.977    87.295    cpu/ex_state/regs[1][13]_i_7_n_1
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124    87.419 r  cpu/ex_state/regs[1][13]_i_2/O
                         net (fo=1, routed)           0.962    88.381    cpu/ex_state/regs[1][13]_i_2_n_1
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    88.505 r  cpu/ex_state/regs[1][13]_i_1/O
                         net (fo=23, routed)          1.045    89.549    cpu/ex_state/mem_rd_output[13]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    89.673 r  cpu/ex_state/regs[1][17]_i_11/O
                         net (fo=3, routed)           0.690    90.363    cpu/ex_state/regs[1][17]_i_11_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    90.487 r  cpu/ex_state/regs[1][14]_i_3/O
                         net (fo=2, routed)           0.604    91.091    cpu/ex_state/regs[1][14]_i_3_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124    91.215 r  cpu/ex_state/regs[1][14]_i_2/O
                         net (fo=5, routed)           0.981    92.196    cpu/ex_state/ex_rd_output[14]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.152    92.348 r  cpu/ex_state/regs[1][14]_i_1/O
                         net (fo=33, routed)          2.557    94.906    cpu/ex_state/mem_rd_output[14]
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.332    95.238 r  cpu/ex_state/regs[1][12]_i_15/O
                         net (fo=4, routed)           0.881    96.119    cpu/ex_state/regs[1][12]_i_15_n_1
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.152    96.271 r  cpu/ex_state/regs[1][9]_i_16/O
                         net (fo=5, routed)           0.833    97.104    cpu/ex_state/regs[1][9]_i_16_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.332    97.436 r  cpu/ex_state/regs[1][13]_i_14/O
                         net (fo=2, routed)           0.950    98.386    cpu/ex_state/regs[1][13]_i_14_n_1
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    98.510 r  cpu/ex_state/regs[1][14]_i_10/O
                         net (fo=1, routed)           1.212    99.722    cpu/ex_state/ex_logic/data7[14]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    99.846 r  cpu/ex_state/regs[1][14]_i_6/O
                         net (fo=2, routed)           0.824   100.670    cpu/ex_state/regs[1][14]_i_6_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   100.794 r  cpu/ex_state/regs[1][22]_i_47/O
                         net (fo=1, routed)           0.263   101.057    cpu/ex_state/regs[1][22]_i_47_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124   101.181 r  cpu/ex_state/regs[1][22]_i_24/O
                         net (fo=1, routed)           0.955   102.136    cpu/ex_state/regs[1][22]_i_24_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124   102.260 r  cpu/ex_state/regs[1][22]_i_13/O
                         net (fo=1, routed)           0.264   102.524    cpu/ex_state/regs[1][22]_i_13_n_1
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124   102.648 r  cpu/ex_state/regs[1][22]_i_4/O
                         net (fo=1, routed)           0.814   103.462    cpu/ex_state/regs[1][22]_i_4_n_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124   103.586 r  cpu/ex_state/regs[1][22]_i_1/O
                         net (fo=23, routed)          1.491   105.077    cpu/ex_state/mem_rd_output[22]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.124   105.201 r  cpu/ex_state/regs[1][12]_i_14/O
                         net (fo=2, routed)           1.259   106.460    cpu/ex_state/regs[1][12]_i_14_n_1
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124   106.584 r  cpu/ex_state/regs[1][22]_i_34/O
                         net (fo=4, routed)           0.732   107.316    cpu/ex_state/regs[1][22]_i_34_n_1
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.440 r  cpu/ex_state/regs[1][22]_i_15/O
                         net (fo=2, routed)           0.803   108.243    cpu/ex_state/regs[1][22]_i_15_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   108.367 r  cpu/ex_state/regs[1][21]_i_13/O
                         net (fo=1, routed)           1.043   109.410    cpu/ex_state/ex_logic/data7[21]
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124   109.534 r  cpu/ex_state/regs[1][21]_i_7/O
                         net (fo=2, routed)           0.591   110.125    cpu/ex_state/regs[1][21]_i_7_n_1
    SLICE_X51Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.249 r  cpu/ex_state/regs[1][21]_i_2/O
                         net (fo=4, routed)           0.433   110.682    cpu/ex_state/ex_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.119   110.801 r  cpu/ex_state/regs[1][21]_i_1/O
                         net (fo=22, routed)          0.312   111.113    cpu/ex_state/mem_rd_output[21]
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.332   111.445 r  cpu/ex_state/regs[1][21]_i_14/O
                         net (fo=4, routed)           0.896   112.341    cpu/ex_logic/regs_reg[1][22]_i_14_1
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.124   112.465 r  cpu/ex_logic/regs[1][22]_i_30/O
                         net (fo=1, routed)           0.000   112.465    cpu/ex_logic/regs[1][22]_i_30_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.998 r  cpu/ex_logic/regs_reg[1][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000   112.998    cpu/ex_logic/regs_reg[1][22]_i_14_n_1
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   113.313 r  cpu/ex_logic/regs_reg[1][27]_i_9/O[3]
                         net (fo=1, routed)           0.935   114.248    cpu/ex_logic/regs_reg[1][27]_i_9_n_5
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.307   114.555 r  cpu/ex_logic/regs[1][27]_i_5/O
                         net (fo=2, routed)           0.311   114.866    cpu/ex_state/regs_reg[14][27]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124   114.990 r  cpu/ex_state/regs[1][27]_i_2/O
                         net (fo=4, routed)           1.302   116.292    cpu/ex_state/ex_rd_output[27]
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   116.416 r  cpu/ex_state/i__carry__4_i_15/O
                         net (fo=24, routed)          0.841   117.257    cpu/ex_state/iv_control_signal_reg[mem]_0[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124   117.381 r  cpu/ex_state/regs[1][27]_i_19/O
                         net (fo=2, routed)           0.176   117.557    cpu/ex_state/regs[1][27]_i_19_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124   117.681 r  cpu/ex_state/regs[1][26]_i_9/O
                         net (fo=1, routed)           1.011   118.692    cpu/ex_state/ex_logic/data7[26]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124   118.816 r  cpu/ex_state/regs[1][26]_i_6/O
                         net (fo=2, routed)           0.810   119.627    cpu/ex_state/regs[1][26]_i_6_n_1
    SLICE_X51Y32         LUT6 (Prop_lut6_I4_O)        0.124   119.751 r  cpu/ex_state/regs[1][9]_i_27/O
                         net (fo=1, routed)           0.551   120.301    cpu/ex_state/regs[1][9]_i_27_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   120.425 r  cpu/ex_state/regs[1][9]_i_23/O
                         net (fo=2, routed)           1.267   121.693    cpu/ex_state/regs[1][9]_i_23_n_1
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124   121.817 r  cpu/ex_state/regs[1][9]_i_17/O
                         net (fo=5, routed)           0.889   122.705    cpu/ex_state/regs[1][9]_i_17_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   122.829 r  cpu/ex_state/regs[1][9]_i_8/O
                         net (fo=3, routed)           0.663   123.492    cpu/ex_state/regs[1][9]_i_8_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124   123.616 r  cpu/ex_state/regs[1][10]_i_9/O
                         net (fo=1, routed)           0.840   124.456    cpu/ex_state/ex_logic/data7[10]
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   124.580 r  cpu/ex_state/regs[1][10]_i_6/O
                         net (fo=1, routed)           0.874   125.454    cpu/ex_state/regs[1][10]_i_6_n_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124   125.578 r  cpu/ex_state/regs[1][10]_i_2/O
                         net (fo=6, routed)           0.985   126.563    cpu/ex_state/ex_rd_output[10]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.150   126.713 r  cpu/ex_state/regs[1][10]_i_1/O
                         net (fo=25, routed)          0.832   127.545    cpu/ex_state/mem_rd_output[10]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.326   127.871 r  cpu/ex_state/regs[1][10]_i_10/O
                         net (fo=6, routed)           0.768   128.639    cpu/ex_logic/regs_reg[1][11]_i_13_1
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.124   128.763 r  cpu/ex_logic/regs[1][11]_i_27/O
                         net (fo=1, routed)           0.000   128.763    cpu/ex_logic/regs[1][11]_i_27_n_1
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.115 r  cpu/ex_logic/regs_reg[1][11]_i_13/O[3]
                         net (fo=1, routed)           0.962   130.077    cpu/ex_state/regs_reg[14][11][3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.307   130.384 r  cpu/ex_state/regs[1][11]_i_4/O
                         net (fo=2, routed)           0.806   131.191    cpu/ex_state/regs[1][11]_i_4_n_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124   131.315 r  cpu/ex_state/regs[1][11]_i_1/O
                         net (fo=23, routed)          0.477   131.792    cpu/ex_state/mem_rd_output[11]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124   131.916 r  cpu/ex_state/regs[1][15]_i_13/O
                         net (fo=4, routed)           0.690   132.606    cpu/ex_state/regs[1][15]_i_13_n_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   132.730 r  cpu/ex_state/regs[1][11]_i_12/O
                         net (fo=2, routed)           1.150   133.880    cpu/ex_state/regs[1][11]_i_12_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.004 r  cpu/ex_state/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.787   134.791    cpu/ex_state/regs[1][12]_i_7_n_1
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124   134.915 r  cpu/ex_state/regs[1][12]_i_3/O
                         net (fo=1, routed)           0.560   135.475    cpu/ex_state/regs[1][12]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124   135.599 r  cpu/ex_state/regs[1][12]_i_2/O
                         net (fo=4, routed)           0.978   136.577    cpu/ex_state/ex_rd_output[12]
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.152   136.729 r  cpu/ex_state/regs[1][12]_i_1/O
                         net (fo=26, routed)          2.285   139.014    cpu/ex_state/mem_rd_output[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326   139.340 r  cpu/ex_state/regs[1][12]_i_8/O
                         net (fo=6, routed)           1.378   140.718    cpu/ex_logic/regs_reg[1][15]_i_14_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   140.842 r  cpu/ex_logic/regs[1][15]_i_21/O
                         net (fo=1, routed)           0.000   140.842    cpu/ex_logic/regs[1][15]_i_21_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   141.450 r  cpu/ex_logic/regs_reg[1][15]_i_14/O[3]
                         net (fo=1, routed)           0.579   142.029    cpu/ex_logic/regs_reg[1][15]_i_14_n_5
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.307   142.336 r  cpu/ex_logic/regs[1][15]_i_8/O
                         net (fo=1, routed)           0.438   142.774    cpu/ex_state/regs_reg[14][15]
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124   142.898 r  cpu/ex_state/regs[1][15]_i_3/O
                         net (fo=4, routed)           1.221   144.119    cpu/ex_state/ex_rd_output[15]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.146   144.265 r  cpu/ex_state/regs[1][15]_i_1/O
                         net (fo=23, routed)          0.981   145.246    cpu/ex_state/mem_rd_output[15]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.328   145.574 r  cpu/ex_state/regs[1][15]_i_17/O
                         net (fo=3, routed)           1.129   146.702    cpu/ex_logic/regs_reg[1][15]_i_14_2
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124   146.826 r  cpu/ex_logic/regs[1][15]_i_18/O
                         net (fo=1, routed)           0.000   146.826    cpu/ex_logic/regs[1][15]_i_18_n_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.202 r  cpu/ex_logic/regs_reg[1][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   147.202    cpu/ex_logic/regs_reg[1][15]_i_14_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   147.517 r  cpu/ex_logic/regs_reg[1][22]_i_26/O[3]
                         net (fo=2, routed)           0.945   148.463    cpu/ex_state/regs[1][19]_i_2_0[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.307   148.770 r  cpu/ex_state/regs[1][19]_i_4/O
                         net (fo=1, routed)           0.609   149.379    cpu/ex_state/regs[1][19]_i_4_n_1
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124   149.503 r  cpu/ex_state/regs[1][19]_i_2/O
                         net (fo=3, routed)           1.146   150.649    cpu/ex_state/ex_rd_output[19]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.152   150.801 r  cpu/ex_state/regs[1][19]_i_1/O
                         net (fo=22, routed)          0.828   151.629    cpu/ex_state/mem_rd_output[19]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.326   151.955 r  cpu/ex_state/regs[1][19]_i_12/O
                         net (fo=4, routed)           0.681   152.636    cpu/ex_logic/regs_reg[1][22]_i_26_3
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.124   152.760 r  cpu/ex_logic/regs[1][22]_i_48/O
                         net (fo=1, routed)           0.000   152.760    cpu/ex_logic/regs[1][22]_i_48_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   153.136 r  cpu/ex_logic/regs_reg[1][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000   153.136    cpu/ex_logic/regs_reg[1][22]_i_26_n_1
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   153.355 r  cpu/ex_logic/regs_reg[1][22]_i_14/O[0]
                         net (fo=1, routed)           0.661   154.016    cpu/ex_state/regs_reg[14][22][0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.295   154.311 r  cpu/ex_state/regs[1][20]_i_3/O
                         net (fo=1, routed)           0.295   154.606    cpu/ex_state/regs[1][20]_i_3_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124   154.730 r  cpu/ex_state/regs[1][20]_i_2/O
                         net (fo=3, routed)           1.353   156.083    cpu/ex_state/ex_rd_output[20]
    SLICE_X52Y24         LUT5 (Prop_lut5_I1_O)        0.152   156.235 r  cpu/ex_state/regs[1][20]_i_1/O
                         net (fo=28, routed)          2.261   158.496    cpu/ex_state/mem_rd_output[20]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.348   158.844 r  cpu/ex_state/regs[1][22]_i_27/O
                         net (fo=24, routed)          0.820   159.664    cpu/ex_logic/forwarded_rs1[17]
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124   159.788 r  cpu/ex_logic/regs[1][22]_i_46/O
                         net (fo=1, routed)           0.000   159.788    cpu/ex_logic/regs[1][22]_i_46_n_1
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   160.301 r  cpu/ex_logic/regs_reg[1][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000   160.301    cpu/ex_logic/regs_reg[1][22]_i_21_n_1
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   160.540 f  cpu/ex_logic/regs_reg[1][25]_i_24/O[2]
                         net (fo=1, routed)           1.242   161.782    cpu/ex_state/regs[1][27]_i_6_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.301   162.083 f  cpu/ex_state/regs[1][26]_i_8/O
                         net (fo=1, routed)           0.640   162.723    cpu/ex_state/regs[1][26]_i_8_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124   162.847 f  cpu/ex_state/regs[1][26]_i_5/O
                         net (fo=2, routed)           0.657   163.504    cpu/ex_state/regs[1][26]_i_5_n_1
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124   163.628 f  cpu/ex_state/regs[1][26]_i_2/O
                         net (fo=3, routed)           0.863   164.491    cpu/ex_state/ex_rd_output[26]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.150   164.641 f  cpu/ex_state/regs[1][26]_i_1/O
                         net (fo=33, routed)          1.613   166.254    cpu/ex_state/mem_rd_output[26]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.326   166.580 f  cpu/ex_state/regs[1][2]_i_17/O
                         net (fo=1, routed)           1.039   167.619    cpu/ex_state/regs[1][2]_i_17_n_1
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124   167.743 f  cpu/ex_state/regs[1][2]_i_14/O
                         net (fo=6, routed)           0.585   168.328    cpu/ex_state/regs[1][2]_i_14_n_1
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.124   168.452 f  cpu/ex_state/regs[1][2]_i_10/O
                         net (fo=2, routed)           0.322   168.774    cpu/ex_state/regs[1][2]_i_10_n_1
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124   168.898 f  cpu/ex_state/regs[1][2]_i_3/O
                         net (fo=1, routed)           0.791   169.689    cpu/ex_state/regs[1][2]_i_3_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124   169.813 f  cpu/ex_state/regs[1][2]_i_1/O
                         net (fo=36, routed)          1.025   170.837    cpu/ex_state/mem_rd_output[2]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.124   170.961 f  cpu/ex_state/regs[1][30]_i_9/O
                         net (fo=150, routed)         1.049   172.011    cpu/ex_state/iv_rs2_reg[2]_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.152   172.163 r  cpu/ex_state/regs[1][3]_i_14/O
                         net (fo=2, routed)           0.993   173.155    cpu/ex_state/regs[1][3]_i_14_n_1
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.332   173.487 r  cpu/ex_state/regs[1][2]_i_5/O
                         net (fo=1, routed)           0.283   173.770    cpu/ex_state/regs[1][2]_i_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124   173.894 r  cpu/ex_state/regs[1][2]_i_2/O
                         net (fo=3, routed)           1.256   175.150    cpu/ex_state/regs[1][2]_i_2_n_1
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.124   175.274 r  cpu/ex_state/i__carry_i_23/O
                         net (fo=4, routed)           0.975   176.249    cpu/ex_state/iv_control_signal_reg[mem]_0[2]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124   176.373 r  cpu/ex_state/regs[1][22]_i_23/O
                         net (fo=5, routed)           0.938   177.311    cpu/ex_state/regs[1][22]_i_23_n_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124   177.435 r  cpu/ex_state/regs[1][18]_i_4/O
                         net (fo=1, routed)           0.604   178.039    cpu/ex_state/regs[1][18]_i_4_n_1
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.124   178.163 r  cpu/ex_state/regs[1][18]_i_2/O
                         net (fo=4, routed)           0.512   178.675    cpu/ex_state/ex_rd_output[18]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124   178.799 r  cpu/ex_state/i__carry__2_i_16/O
                         net (fo=23, routed)          2.063   180.862    cpu/ex_state/iv_control_signal_reg[mem]_0[18]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124   180.986 r  cpu/ex_state/regs[1][13]_i_25/O
                         net (fo=3, routed)           0.607   181.593    cpu/ex_state/regs[1][13]_i_25_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   181.717 r  cpu/ex_state/regs[1][18]_i_14/O
                         net (fo=2, routed)           0.638   182.356    cpu/ex_state/regs[1][18]_i_14_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.152   182.508 r  cpu/ex_state/regs[1][18]_i_13/O
                         net (fo=2, routed)           0.421   182.928    cpu/ex_state/regs[1][18]_i_13_n_1
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.332   183.260 r  cpu/ex_state/regs[1][17]_i_13/O
                         net (fo=1, routed)           1.138   184.399    cpu/ex_state/ex_logic/data7[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124   184.523 r  cpu/ex_state/regs[1][17]_i_7/O
                         net (fo=1, routed)           1.023   185.546    cpu/ex_state/regs[1][17]_i_7_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124   185.670 r  cpu/ex_state/regs[1][17]_i_2/O
                         net (fo=4, routed)           1.066   186.736    cpu/ex_state/ex_rd_output[17]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124   186.860 r  cpu/ex_state/i__carry__2_i_17/O
                         net (fo=20, routed)          1.480   188.340    cpu/ex_state/iv_control_signal_reg[mem]_0[17]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.124   188.464 r  cpu/ex_state/regs[1][13]_i_33/O
                         net (fo=4, routed)           0.837   189.301    cpu/ex_state/regs[1][13]_i_33_n_1
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.124   189.425 r  cpu/ex_state/regs[1][17]_i_16/O
                         net (fo=2, routed)           0.621   190.046    cpu/ex_state/regs[1][17]_i_16_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.124   190.170 r  cpu/ex_state/regs[1][16]_i_10/O
                         net (fo=1, routed)           0.813   190.983    cpu/ex_state/ex_logic/data7[16]
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.124   191.107 r  cpu/ex_state/regs[1][16]_i_7/O
                         net (fo=1, routed)           0.522   191.629    cpu/ex_state/regs[1][16]_i_7_n_1
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124   191.753 r  cpu/ex_state/regs[1][16]_i_2/O
                         net (fo=4, routed)           1.266   193.019    cpu/ex_state/ex_rd_output[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124   193.143 r  cpu/ex_state/i__carry__2_i_18/O
                         net (fo=22, routed)          1.116   194.259    cpu/ex_state/iv_control_signal_reg[mem]_0[16]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124   194.383 r  cpu/ex_state/regs[1][8]_i_17/O
                         net (fo=5, routed)           0.981   195.364    cpu/ex_state/regs[1][8]_i_17_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   195.488 r  cpu/ex_state/cpu_ram_i_83/O
                         net (fo=2, routed)           0.149   195.637    cpu/ex_state/cpu_ram_i_83_n_1
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124   195.761 r  cpu/ex_state/regs[1][5]_i_3/O
                         net (fo=2, routed)           0.994   196.755    cpu/ex_state/ex_logic/data7[5]
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124   196.879 r  cpu/ex_state/regs[1][5]_i_2/O
                         net (fo=2, routed)           0.829   197.708    cpu/ex_state/ex_rd_output[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.152   197.860 r  cpu/ex_state/regs[1][5]_i_1/O
                         net (fo=22, routed)          0.939   198.799    cpu/ex_state/mem_rd_output[5]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.348   199.147 r  cpu/ex_state/cpu_ram_i_85/O
                         net (fo=4, routed)           0.886   200.033    cpu/ex_logic/regs_reg[1][11]_i_23_1
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124   200.156 r  cpu/ex_logic/regs[1][11]_i_41/O
                         net (fo=1, routed)           0.000   200.156    cpu/ex_logic/regs[1][11]_i_41_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   200.799 r  cpu/ex_logic/regs_reg[1][11]_i_23/O[3]
                         net (fo=1, routed)           0.804   201.604    cpu/ex_state/regs[1][7]_i_3_0[3]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.307   201.911 r  cpu/ex_state/regs[1][7]_i_6/O
                         net (fo=1, routed)           0.802   202.713    cpu/ex_state/regs[1][7]_i_6_n_1
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   202.837 r  cpu/ex_state/regs[1][7]_i_3/O
                         net (fo=3, routed)           1.153   203.990    cpu/ex_state/regs[1][7]_i_3_n_1
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124   204.114 r  cpu/ex_state/regs[1][7]_i_1/O
                         net (fo=34, routed)          1.254   205.368    cpu/ex_state/mem_rd_output[7]
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124   205.492 r  cpu/ex_state/regs[1][14]_i_7/O
                         net (fo=3, routed)           1.059   206.551    cpu/ex_state/regs[1][14]_i_7_n_1
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   206.675 r  cpu/ex_state/regs[1][1]_i_13/O
                         net (fo=5, routed)           0.845   207.519    cpu/ex_state/regs[1][1]_i_13_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   207.643 r  cpu/ex_state/regs[1][4]_i_11/O
                         net (fo=3, routed)           1.018   208.661    cpu/ex_state/regs[1][4]_i_11_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124   208.785 r  cpu/ex_state/regs[1][4]_i_5/O
                         net (fo=2, routed)           0.485   209.271    cpu/ex_state/ex_logic/data7[4]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   209.395 r  cpu/ex_state/regs[1][4]_i_2/O
                         net (fo=2, routed)           1.041   210.436    cpu/ex_state/ex_rd_output[4]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.124   210.560 r  cpu/ex_state/regs[1][4]_i_1/O
                         net (fo=28, routed)          0.509   211.069    cpu/ex_state/mem_rd_output[4]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.124   211.193 r  cpu/ex_state/regs[1][4]_i_8/O
                         net (fo=23, routed)          1.304   212.497    cpu/ex_logic/forwarded_rs1[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.124   212.621 r  cpu/ex_logic/regs[1][7]_i_22/O
                         net (fo=1, routed)           0.000   212.621    cpu/ex_logic/regs[1][7]_i_22_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   213.165 f  cpu/ex_logic/regs_reg[1][7]_i_11/O[2]
                         net (fo=1, routed)           0.962   214.126    cpu/ex_state/regs[1][7]_i_3_1[2]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.301   214.427 f  cpu/ex_state/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.436   214.864    cpu/ex_state/regs[1][6]_i_7_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124   214.988 f  cpu/ex_state/regs[1][6]_i_3/O
                         net (fo=2, routed)           0.966   215.954    cpu/ex_state/regs[1][6]_i_3_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124   216.078 f  cpu/ex_state/regs[1][3]_i_30/O
                         net (fo=1, routed)           0.315   216.393    cpu/ex_state/regs[1][3]_i_30_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124   216.517 f  cpu/ex_state/regs[1][3]_i_18/O
                         net (fo=1, routed)           0.538   217.055    cpu/ex_state/regs[1][3]_i_18_n_1
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124   217.179 f  cpu/ex_state/regs[1][3]_i_9/O
                         net (fo=1, routed)           0.404   217.584    cpu/ex_state/regs[1][3]_i_9_n_1
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   217.708 f  cpu/ex_state/regs[1][3]_i_3/O
                         net (fo=1, routed)           0.596   218.303    cpu/ex_state/regs[1][3]_i_3_n_1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124   218.427 f  cpu/ex_state/regs[1][3]_i_1/O
                         net (fo=23, routed)          0.755   219.182    cpu/ex_state/mem_rd_output[3]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124   219.306 f  cpu/ex_state/regs[1][1]_i_14/O
                         net (fo=2, routed)           0.172   219.479    cpu/ex_state/regs[1][1]_i_14_n_1
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   219.603 f  cpu/ex_state/regs[1][1]_i_7/O
                         net (fo=1, routed)           0.643   220.245    cpu/ex_state/regs[1][1]_i_7_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124   220.369 f  cpu/ex_state/regs[1][1]_i_3/O
                         net (fo=1, routed)           0.716   221.085    cpu/ex_state/regs[1][1]_i_3_n_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124   221.209 f  cpu/ex_state/regs[1][1]_i_1/O
                         net (fo=33, routed)          2.533   223.742    cpu/ex_state/mem_rd_output[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124   223.866 f  cpu/ex_state/regs[1][30]_i_12/O
                         net (fo=146, routed)         6.413   230.278    cpu/ex_state/iv_rs2_reg[1]_0
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.150   230.428 r  cpu/ex_state/regs[1][2]_i_12/O
                         net (fo=2, routed)           1.070   231.498    cpu/ex_state/regs[1][2]_i_12_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.328   231.826 r  cpu/ex_state/regs[1][1]_i_5/O
                         net (fo=1, routed)           0.596   232.422    cpu/ex_state/regs[1][1]_i_5_n_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124   232.546 r  cpu/ex_state/regs[1][1]_i_2/O
                         net (fo=3, routed)           0.676   233.222    cpu/ex_state/regs[1][1]_i_2_n_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   233.346 r  cpu/ex_state/i__carry_i_24/O
                         net (fo=4, routed)           1.370   234.716    cpu/ex_logic/cpu_ram_i_64[1]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   235.236 r  cpu/ex_logic/regs_reg[1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000   235.236    cpu/ex_logic/regs_reg[1][3]_i_11_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   235.455 r  cpu/ex_logic/regs_reg[1][7]_i_11/O[0]
                         net (fo=1, routed)           0.961   236.416    cpu/ex_state/regs[1][7]_i_3_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.295   236.711 r  cpu/ex_state/regs[1][4]_i_6/O
                         net (fo=1, routed)           0.592   237.303    cpu/ex_state/regs[1][4]_i_6_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124   237.427 r  cpu/ex_state/regs[1][4]_i_3/O
                         net (fo=2, routed)           0.825   238.252    cpu/ex_state/regs[1][4]_i_3_n_1
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124   238.376 r  cpu/ex_state/regs[1][4]_i_15/O
                         net (fo=1, routed)           0.861   239.237    cpu/ex_state/regs[1][4]_i_15_n_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124   239.361 r  cpu/ex_state/regs[1][4]_i_9/O
                         net (fo=82, routed)          2.552   241.914    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124   242.038 f  cpu/ex_state/regs[1][30]_i_30/O
                         net (fo=53, routed)          1.458   243.495    cpu/ex_state/regs[1][30]_i_30_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124   243.619 f  cpu/ex_state/regs[1][8]_i_21/O
                         net (fo=2, routed)           0.679   244.298    cpu/ex_state/regs[1][8]_i_21_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124   244.422 f  cpu/ex_state/regs[1][11]_i_30/O
                         net (fo=2, routed)           0.333   244.756    cpu/ex_state/regs[1][11]_i_30_n_1
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   244.880 f  cpu/ex_state/regs[1][9]_i_13/O
                         net (fo=2, routed)           0.971   245.851    cpu/ex_state/regs[1][9]_i_13_n_1
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.152   246.003 f  cpu/ex_state/regs[1][9]_i_6/O
                         net (fo=2, routed)           0.452   246.456    cpu/ex_state/regs[1][9]_i_6_n_1
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.326   246.782 f  cpu/ex_state/regs[1][9]_i_2/O
                         net (fo=1, routed)           0.960   247.742    cpu/ex_state/regs[1][9]_i_2_n_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.124   247.866 f  cpu/ex_state/regs[1][9]_i_1/O
                         net (fo=31, routed)          1.952   249.818    cpu/ex_state/mem_rd_output[9]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.124   249.942 f  cpu/ex_state/regs[1][11]_i_24/O
                         net (fo=23, routed)          0.892   250.834    cpu/ex_state/iv_control_signal_reg[mem]_0[9]
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152   250.986 f  cpu/ex_state/regs[1][8]_i_20/O
                         net (fo=2, routed)           0.810   251.796    cpu/ex_state/regs[1][8]_i_20_n_1
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.354   252.150 f  cpu/ex_state/regs[1][8]_i_15/O
                         net (fo=2, routed)           0.451   252.601    cpu/ex_state/regs[1][8]_i_15_n_1
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.326   252.927 f  cpu/ex_state/regs[1][9]_i_20/O
                         net (fo=3, routed)           0.614   253.541    cpu/ex_state/regs[1][9]_i_20_n_1
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   253.657 f  cpu/ex_state/regs[1][7]_i_17/O
                         net (fo=2, routed)           0.811   254.468    cpu/ex_state/regs[1][7]_i_17_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328   254.796 f  cpu/ex_state/regs[1][6]_i_5/O
                         net (fo=2, routed)           0.807   255.602    cpu/ex_state/regs[1][6]_i_5_n_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124   255.726 f  cpu/ex_state/regs[1][6]_i_2/O
                         net (fo=3, routed)           1.039   256.766    cpu/ex_state/ex_rd_output[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124   256.890 f  cpu/ex_state/i__carry_i_16/O
                         net (fo=23, routed)          0.843   257.733    cpu/ex_state/iv_control_signal_reg[mem]_0[6]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124   257.857 f  cpu/ex_state/regs[1][22]_i_25/O
                         net (fo=3, routed)           1.614   259.471    cpu/ex_state/regs[1][22]_i_25_n_1
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124   259.595 f  cpu/ex_state/regs[1][24]_i_12/O
                         net (fo=4, routed)           0.998   260.594    cpu/ex_state/regs[1][24]_i_12_n_1
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   260.718 f  cpu/ex_state/regs[1][25]_i_25/O
                         net (fo=1, routed)           0.805   261.523    cpu/ex_state/regs[1][25]_i_25_n_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124   261.647 f  cpu/ex_state/regs[1][25]_i_16/O
                         net (fo=1, routed)           1.032   262.679    cpu/ex_state/regs[1][25]_i_16_n_1
    SLICE_X53Y27         LUT6 (Prop_lut6_I4_O)        0.124   262.803 f  cpu/ex_state/regs[1][25]_i_4/O
                         net (fo=2, routed)           1.343   264.146    cpu/ex_state/regs[1][25]_i_4_n_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   264.270 f  cpu/ex_state/cpu_ram_i_76/O
                         net (fo=1, routed)           1.294   265.564    cpu/ex_state/ex_rd_output[25]
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124   265.688 f  cpu/ex_state/cpu_ram_i_49/O
                         net (fo=2, routed)           1.370   267.058    cpu/ex_state/sel0[25]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124   267.182 r  cpu/ex_state/lcd_value[31]_i_10/O
                         net (fo=1, routed)           0.404   267.586    cpu/ex_state/lcd_value[31]_i_10_n_1
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124   267.710 r  cpu/ex_state/lcd_value[31]_i_4/O
                         net (fo=1, routed)           0.591   268.300    cpu/ex_state/lcd_value[31]_i_4_n_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124   268.424 r  cpu/ex_state/lcd_value[31]_i_2/O
                         net (fo=1, routed)           0.958   269.382    cpu/ex_state/lcd_value[31]_i_2_n_1
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.124   269.506 r  cpu/ex_state/lcd_value[31]_i_1/O
                         net (fo=32, routed)          1.584   271.090    lcd/E[0]
    SLICE_X54Y20         FDCE                                         r  lcd/lcd_value_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/o_pc_reg[17]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/de_state/iv_pc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.190ns (67.319%)  route 0.092ns (32.681%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE                         0.000     0.000 r  cpu/instruction_fetch_unit/o_pc_reg[17]/C
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  cpu/instruction_fetch_unit/o_pc_reg[17]/Q
                         net (fo=2, routed)           0.092     0.233    cpu/instruction_fetch_unit/o_pc[17]
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.049     0.282 r  cpu/instruction_fetch_unit/iv_pc[17]_i_1/O
                         net (fo=1, routed)           0.000     0.282    cpu/de_state/iv_pc_reg[31]_1[16]
    SLICE_X60Y23         FDCE                                         r  cpu/de_state/iv_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/driver1/o_signal_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE                         0.000     0.000 r  lcd/driver1/o_signal_reg[1]/C
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/driver1/o_signal_reg[1]/Q
                         net (fo=1, routed)           0.098     0.239    lcd/mux/Q[1]
    SLICE_X64Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  lcd/mux/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    lcd/mux/o_signal[1]_i_1_n_1
    SLICE_X64Y14         FDRE                                         r  lcd/mux/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_instruction_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_imm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.394%)  route 0.097ns (31.606%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  cpu/de_state/iv_instruction_reg[4]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cpu/de_state/iv_instruction_reg[4]/Q
                         net (fo=27, routed)          0.097     0.261    cpu/de_state/iv_instruction_reg_n_1_[4]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  cpu/de_state/iv_imm[4]_i_1/O
                         net (fo=1, routed)           0.000     0.306    cpu/ex_state/iv_imm_reg[31]_2[4]
    SLICE_X55Y19         FDCE                                         r  cpu/ex_state/iv_imm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_instruction_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_imm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.209ns (68.171%)  route 0.098ns (31.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  cpu/de_state/iv_instruction_reg[4]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cpu/de_state/iv_instruction_reg[4]/Q
                         net (fo=27, routed)          0.098     0.262    cpu/de_state/iv_instruction_reg_n_1_[4]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  cpu/de_state/iv_imm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.307    cpu/ex_state/iv_imm_reg[31]_2[3]
    SLICE_X55Y19         FDCE                                         r  cpu/ex_state/iv_imm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[13]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[13]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[13]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_2[12]
    SLICE_X63Y23         FDCE                                         r  cpu/ex_state/iv_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[21]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[21]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[21]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_2[20]
    SLICE_X63Y25         FDCE                                         r  cpu/ex_state/iv_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[27]/C
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[27]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[27]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[27]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_2[26]
    SLICE_X61Y28         FDCE                                         r  cpu/ex_state/iv_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[3]/C
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[3]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[3]
    SLICE_X57Y20         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_2[2]
    SLICE_X57Y20         FDCE                                         r  cpu/ex_state/iv_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_instruction_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_imm_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.781%)  route 0.130ns (41.219%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  cpu/de_state/iv_instruction_reg[18]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_state/iv_instruction_reg[18]/Q
                         net (fo=5, routed)           0.130     0.271    cpu/de_state/Q[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I3_O)        0.045     0.316 r  cpu/de_state/iv_imm[18]_i_1/O
                         net (fo=1, routed)           0.000     0.316    cpu/ex_state/iv_imm_reg[31]_2[18]
    SLICE_X63Y21         FDCE                                         r  cpu/ex_state/iv_imm_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_instruction_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_imm_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.596%)  route 0.131ns (41.404%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  cpu/de_state/iv_instruction_reg[18]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_state/iv_instruction_reg[18]/Q
                         net (fo=5, routed)           0.131     0.272    cpu/de_state/Q[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.317 r  cpu/de_state/iv_imm[17]_i_1/O
                         net (fo=1, routed)           0.000     0.317    cpu/ex_state/iv_imm_reg[31]_2[17]
    SLICE_X63Y21         FDCE                                         r  cpu/ex_state/iv_imm_reg[17]/D
  -------------------------------------------------------------------    -------------------





