{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475502363676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475502363691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 09:46:02 2016 " "Processing started: Mon Oct 03 09:46:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475502363691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475502363691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3p1 -c Lab3p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3p1 -c Lab3p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475502363692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475502365533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475502365533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3p1.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3p1 " "Found entity 1: Lab3p1" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397438 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux7to1 " "Found entity 2: mux7to1" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475502397438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3p2.v 4 4 " "Found 4 design units, including 4 entities, in source file lab3p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3p2 " "Found entity 1: Lab3p2" {  } { { "Lab3p2.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397443 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2to1 " "Found entity 2: mux2to1" {  } { { "Lab3p2.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397443 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "Lab3p2.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p2.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397443 ""} { "Info" "ISGN_ENTITY_NAME" "4 RCAdder " "Found entity 4: RCAdder" {  } { { "Lab3p2.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p2.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475502397443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3p3.v 11 11 " "Found 11 design units, including 11 entities, in source file lab3p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3p3 " "Found entity 1: Lab3p3" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "2 displayHex " "Found entity 2: displayHex" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU " "Found entity 3: ALU" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "4 Vadder4b " "Found entity 4: Vadder4b" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "5 orXor " "Found entity 5: orXor" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "6 invert " "Found entity 6: invert" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2to1a " "Found entity 7: mux2to1a" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "8 fullAddera " "Found entity 8: fullAddera" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "9 RCAddera " "Found entity 9: RCAddera" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "10 hexDecoder " "Found entity 10: hexDecoder" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux7to1a " "Found entity 11: mux7to1a" {  } { { "Lab3p3.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p3.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475502397452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475502397452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3p1 " "Elaborating entity \"Lab3p1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475502397598 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] Lab3p1.v(5) " "Output port \"LEDR\[9..1\]\" at Lab3p1.v(5) has no driver" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1475502397622 "|Lab3p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7to1 mux7to1:mux1 " "Elaborating entity \"mux7to1\" for hierarchy \"mux7to1:mux1\"" {  } { { "Lab3p1.v" "mux1" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475502397626 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Lab3p1.v" "" { Text "C:/Dev/FPGA/Project/Lab3/Lab3p1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475502399481 "|Lab3p1|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1475502399481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1475502399840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475502401338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475502401338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475502401917 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475502401917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475502401917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475502401917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475502402168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 09:46:42 2016 " "Processing ended: Mon Oct 03 09:46:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475502402168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475502402168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475502402168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475502402168 ""}
