

================================================================
== Vivado HLS Report for 'HWA_func'
================================================================
* Date:           Fri Apr 24 14:29:21 2015

* Version:        2014.2 (Build 928826 on Thu Jun 05 17:25:20 PM 2014)
* Project:        HWA_func
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.12|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        35|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 36
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.58ns
ST_1: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !0

ST_1: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %y) nounwind, !map !6

ST_1: stg_39 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %id) nounwind, !map !10

ST_1: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

ST_1: stg_41 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: y_read [1/1] 0.00ns
:5  %y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y) nounwind

ST_1: x_read [1/1] 0.00ns
:6  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: stg_44 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32 %y, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [19 x i8]* @p_str2) nounwind

ST_1: stg_45 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [19 x i8]* @p_str2) nounwind

ST_1: stg_46 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i32 %x, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [19 x i8]* @p_str2) nounwind

ST_1: stg_47 [1/1] 0.00ns
:10  call void @_ssdm_op_Write.ap_auto.i32P(i32* %id, i32 125) nounwind

ST_1: stg_48 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i32* %id, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [19 x i8]* @p_str2) nounwind

ST_1: stg_49 [1/1] 1.58ns
:12  br label %1


 <State 2>: 6.12ns
ST_2: c [1/1] 0.00ns
:0  %c = phi i32 [ %x_read, %0 ], [ %a, %2 ]

ST_2: b [1/1] 0.00ns
:1  %b = phi i32 [ %y_read, %0 ], [ %c, %2 ]

ST_2: tmp [1/1] 2.52ns
:2  %tmp = icmp eq i32 %c, 0

ST_2: stg_53 [1/1] 0.00ns
:3  br i1 %tmp, label %3, label %2

ST_2: a [35/35] 6.12ns
:0  %a = srem i32 %b, %c

ST_2: stg_55 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_r, i32 %b) nounwind

ST_2: stg_56 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %out_r, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [19 x i8]* @p_str2) nounwind

ST_2: stg_57 [1/1] 0.00ns
:2  ret void


 <State 3>: 6.12ns
ST_3: a [34/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 4>: 6.12ns
ST_4: a [33/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 5>: 6.12ns
ST_5: a [32/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 6>: 6.12ns
ST_6: a [31/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 7>: 6.12ns
ST_7: a [30/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 8>: 6.12ns
ST_8: a [29/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 9>: 6.12ns
ST_9: a [28/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 10>: 6.12ns
ST_10: a [27/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 11>: 6.12ns
ST_11: a [26/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 12>: 6.12ns
ST_12: a [25/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 13>: 6.12ns
ST_13: a [24/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 14>: 6.12ns
ST_14: a [23/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 15>: 6.12ns
ST_15: a [22/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 16>: 6.12ns
ST_16: a [21/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 17>: 6.12ns
ST_17: a [20/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 18>: 6.12ns
ST_18: a [19/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 19>: 6.12ns
ST_19: a [18/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 20>: 6.12ns
ST_20: a [17/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 21>: 6.12ns
ST_21: a [16/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 22>: 6.12ns
ST_22: a [15/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 23>: 6.12ns
ST_23: a [14/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 24>: 6.12ns
ST_24: a [13/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 25>: 6.12ns
ST_25: a [12/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 26>: 6.12ns
ST_26: a [11/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 27>: 6.12ns
ST_27: a [10/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 28>: 6.12ns
ST_28: a [9/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 29>: 6.12ns
ST_29: a [8/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 30>: 6.12ns
ST_30: a [7/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 31>: 6.12ns
ST_31: a [6/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 32>: 6.12ns
ST_32: a [5/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 33>: 6.12ns
ST_33: a [4/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 34>: 6.12ns
ST_34: a [3/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 35>: 6.12ns
ST_35: a [2/35] 6.12ns
:0  %a = srem i32 %b, %c


 <State 36>: 6.12ns
ST_36: a [1/35] 6.12ns
:0  %a = srem i32 %b, %c

ST_36: stg_92 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
