Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Feb 22 14:20:30 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.111        0.000                      0                 9273       -1.803      -16.541                     11                 9273        0.264        0.000                       0                  4008  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
gmii_rx_clk  {0.000 4.000}        8.000           125.000         
sysclk_p     {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  I          {0.000 4.000}        8.000           125.000         
  clk_ipb_i  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gmii_rx_clk         0.136        0.000                      0                  734        0.070        0.000                      0                  734        3.232        0.000                       0                   368  
sysclk_p            3.445        0.000                      0                   35        0.117        0.000                      0                   35        0.264        0.000                       0                    38  
  CLKFBIN                                                                                                                                                       3.929        0.000                       0                     2  
  I                 0.111        0.000                      0                 6422        0.070        0.000                      0                 6422        3.358        0.000                       0                  2852  
  clk_ipb_i        25.857        0.000                      0                 1895        0.098        0.000                      0                 1895       15.600        0.000                       0                   748  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
I             gmii_rx_clk         0.396        0.000                      0                    5        2.556        0.000                      0                    5  
gmii_rx_clk   I                   1.668        0.000                      0                   14       -1.803      -15.685                     10                   14  
clk_ipb_i     I                   4.681        0.000                      0                    6        0.180        0.000                      0                    6  
I             clk_ipb_i           5.910        0.000                      0                   11        0.153        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  I                  I                        5.362        0.000                      0                   83        0.182        0.000                      0                   83  
**async_default**  gmii_rx_clk        I                        5.512        0.000                      0                    1       -0.856       -0.856                      1                    1  
**async_default**  clk_ipb_i          clk_ipb_i               30.448        0.000                      0                   13        0.291        0.000                      0                   13  
**async_default**  I                  gmii_rx_clk              0.234        0.000                      0                    2        2.734        0.000                      0                    2  
**async_default**  gmii_rx_clk        gmii_rx_clk              6.261        0.000                      0                   34        0.277        0.000                      0                   34  
**async_default**  sysclk_p           sysclk_p                 2.712        0.000                      0                   28        0.815        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 gmii_rxd[0]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 3.753ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  gmii_rxd[0] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  gmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     6.330    eth/gmii_rxd_IBUF[0]
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.253 r  eth/iodelgen[0].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.253    eth/gmii_rxd_del[0]
    ILOGIC_X0Y119        FDRE                                         r  eth/rxd_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.118     9.428    eth/rx_clk_io
    ILOGIC_X0Y119        FDRE                                         r  eth/rxd_r_reg[0]/C
                         clock pessimism              0.000     9.428    
                         clock uncertainty           -0.035     9.393    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.003     9.390    eth/rxd_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 gmii_rxd[7]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 3.746ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  gmii_rxd[7] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  gmii_rxd_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     6.322    eth/gmii_rxd_IBUF[7]
    IDELAY_X0Y127        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.246 r  eth/iodelgen[7].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.246    eth/gmii_rxd_del[7]
    ILOGIC_X0Y127        FDRE                                         r  eth/rxd_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y127        FDRE                                         r  eth/rxd_r_reg[7]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y127        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 gmii_rx_dv
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_dv_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 3.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  gmii_rx_dv (IN)
                         net (fo=0)                   0.000     5.500    gmii_rx_dv
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  gmii_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.318    eth/gmii_rx_dv_IBUF
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.242 r  eth/iodelay_dv/DATAOUT
                         net (fo=1, routed)           0.000     9.242    eth/gmii_rx_dv_del
    ILOGIC_X0Y128        FDRE                                         r  eth/rx_dv_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y128        FDRE                                         r  eth/rx_dv_r_reg/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y128        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rx_dv_r_reg
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 gmii_rxd[3]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 3.734ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  gmii_rxd[3] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  gmii_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     6.311    eth/gmii_rxd_IBUF[3]
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.234 r  eth/iodelgen[3].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.234    eth/gmii_rxd_del[3]
    ILOGIC_X0Y123        FDRE                                         r  eth/rxd_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y123        FDRE                                         r  eth/rxd_r_reg[3]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y123        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 gmii_rxd[5]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 3.734ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  gmii_rxd[5] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  gmii_rxd_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     6.310    eth/gmii_rxd_IBUF[5]
    IDELAY_X0Y125        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.234 r  eth/iodelgen[5].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.234    eth/gmii_rxd_del[5]
    ILOGIC_X0Y125        FDRE                                         r  eth/rxd_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y125        FDRE                                         r  eth/rxd_r_reg[5]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y125        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 gmii_rxd[6]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 3.731ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  gmii_rxd[6] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  gmii_rxd_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     6.307    eth/gmii_rxd_IBUF[6]
    IDELAY_X0Y126        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.231 r  eth/iodelgen[6].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.231    eth/gmii_rxd_del[6]
    ILOGIC_X0Y126        FDRE                                         r  eth/rxd_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y126        FDRE                                         r  eth/rxd_r_reg[6]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y126        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 gmii_rxd[2]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 3.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  gmii_rxd[2] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  gmii_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     6.295    eth/gmii_rxd_IBUF[2]
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.219 r  eth/iodelgen[2].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.219    eth/gmii_rxd_del[2]
    ILOGIC_X0Y122        FDRE                                         r  eth/rxd_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y122        FDRE                                         r  eth/rxd_r_reg[2]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y122        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 gmii_rxd[1]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 3.717ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  gmii_rxd[1] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  gmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     6.293    eth/gmii_rxd_IBUF[1]
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.217 r  eth/iodelgen[1].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.217    eth/gmii_rxd_del[1]
    ILOGIC_X0Y121        FDRE                                         r  eth/rxd_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y121        FDRE                                         r  eth/rxd_r_reg[1]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y121        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gmii_rx_er
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_er_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 3.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  gmii_rx_er (IN)
                         net (fo=0)                   0.000     5.500    gmii_rx_er
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  gmii_rx_er_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.296    eth/gmii_rx_er_IBUF
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.219 r  eth/iodelay_er/DATAOUT
                         net (fo=1, routed)           0.000     9.219    eth/gmii_rx_er_del
    ILOGIC_X0Y118        FDRE                                         r  eth/rx_er_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.120     9.430    eth/rx_clk_io
    ILOGIC_X0Y118        FDRE                                         r  eth/rx_er_r_reg/C
                         clock pessimism              0.000     9.430    
                         clock uncertainty           -0.035     9.395    
    ILOGIC_X0Y118        FDRE (Setup_fdre_C_D)       -0.003     9.392    eth/rx_er_r_reg
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 gmii_rxd[4]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 3.683ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 9.437 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  gmii_rxd[4] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  gmii_rxd_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     6.259    eth/gmii_rxd_IBUF[4]
    IDELAY_X0Y149        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.183 r  eth/iodelgen[4].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.183    eth/gmii_rxd_del[4]
    ILOGIC_X0Y149        FDRE                                         r  eth/rxd_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.127     9.437    eth/rx_clk_io
    ILOGIC_X0Y149        FDRE                                         r  eth/rxd_r_reg[4]/C
                         clock pessimism              0.000     9.437    
                         clock uncertainty           -0.035     9.402    
    ILOGIC_X0Y149        FDRE (Setup_fdre_C_D)       -0.003     9.399    eth/rxd_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.934%)  route 0.109ns (48.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.255    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X14Y103        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.118     1.373 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/Q
                         net (fo=1, routed)           0.109     1.482    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIB1
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                         clock pessimism             -0.203     1.297    
    SLICE_X16Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.412    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.171%)  route 0.143ns (54.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.255    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X14Y103        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.118     1.373 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/Q
                         net (fo=1, routed)           0.143     1.516    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIB0
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                         clock pessimism             -0.203     1.297    
    SLICE_X16Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.429    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.079%)  route 0.104ns (50.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y113         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.100     1.319 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/Q
                         net (fo=2, routed)           0.104     1.423    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3
    SLICE_X6Y113         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.458    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X6Y113         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/CLK
                         clock pessimism             -0.226     1.232    
    SLICE_X6Y113         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.324    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y115         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.100     1.319 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync/Q
                         net (fo=1, routed)           0.055     1.374    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync1
    SLICE_X3Y115         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.306     1.456    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y115         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg/C
                         clock pessimism             -0.237     1.219    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.047     1.266    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.271     1.218    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y116         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.100     1.318 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/Q
                         net (fo=1, routed)           0.055     1.373    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1
    SLICE_X3Y116         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.455    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y116         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/C
                         clock pessimism             -0.237     1.218    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.047     1.265    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/D
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.311     1.258    eth/fifo/s_aclk
    SLICE_X17Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        FDPE (Prop_fdpe_C_Q)         0.100     1.358 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/Q
                         net (fo=1, routed)           0.055     1.413    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X17Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/s_aclk
    SLICE_X17Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                         clock pessimism             -0.242     1.258    
    SLICE_X17Y101        FDPE (Hold_fdpe_C_D)         0.047     1.305    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.223%)  route 0.147ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.271     1.218    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y116         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.091     1.309 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/Q
                         net (fo=2, routed)           0.147     1.456    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1[7]
    SLICE_X2Y114         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.307     1.457    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y114         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/CLK
                         clock pessimism             -0.225     1.232    
    SLICE_X2Y114         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.348    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.655%)  route 0.140ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.255    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X14Y103        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.118     1.373 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3/Q
                         net (fo=1, routed)           0.140     1.514    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIC1
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                         clock pessimism             -0.203     1.297    
    SLICE_X16Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.403    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_REG/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.268     1.215    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y119         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.100     1.315 f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_REG/Q
                         net (fo=1, routed)           0.081     1.396    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_REG
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.028     1.424 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_CLK_DIV10_REG_AND_329_o1/O
                         net (fo=1, routed)           0.000     1.424    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_CLK_DIV10_REG_AND_329_o
    SLICE_X2Y119         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.452    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y119         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN/C
                         clock pessimism             -0.226     1.226    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.087     1.313    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X11Y109        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     1.352 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21/Q
                         net (fo=1, routed)           0.081     1.433    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[21]
    SLICE_X10Y109        LUT6 (Prop_lut6_I4_O)        0.028     1.461 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<29>1/O
                         net (fo=1, routed)           0.000     1.461    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT[29]
    SLICE_X10Y109        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X10Y109        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29/C
                         clock pessimism             -0.230     1.263    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.087     1.350    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851         8.000       6.149      BUFR_X0Y9      eth/bufr0/I
Min Period        n/a     BUFIO/I     n/a            1.249         8.000       6.751      BUFIO_X0Y9     eth/bufio0/I
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y128  eth/rx_dv_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y118  eth/rx_er_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y119  eth/rxd_r_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y121  eth/rxd_r_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y122  eth/rxd_r_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y123  eth/rxd_r_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y149  eth/rxd_r_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y125  eth/rxd_r_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y101  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y101  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y102  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y101  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X16Y101  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d28_reg/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 1.000ns (75.973%)  route 0.316ns (24.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.316     6.245    clocks/clkdiv/rst_b
    SLICE_X38Y95         FDRE                                         r  clocks/clkdiv/d28_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.494     9.553    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y95         FDRE                                         r  clocks/clkdiv/d28_reg/C
                         clock pessimism              0.350     9.904    
                         clock uncertainty           -0.035     9.868    
    SLICE_X38Y95         FDRE (Setup_fdre_C_CE)      -0.178     9.690    clocks/clkdiv/d28_reg
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 1.043ns (79.585%)  route 0.268ns (20.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.268     6.196    clocks/clkdiv/rst_b
    SLICE_X39Y94         LUT3 (Prop_lut3_I1_O)        0.043     6.239 r  clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.239    clocks/clkdiv/d17_i_1_n_0
    SLICE_X39Y94         FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.494     9.553    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/clkdiv/d17_reg/C
                         clock pessimism              0.354     9.908    
                         clock uncertainty           -0.035     9.872    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.034     9.906    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.964ns (76.817%)  route 0.291ns (23.183%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.964 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.964    clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.017 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.183 r  clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.183    clocks/clkdiv/cnt_reg[24]_i_1_n_6
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y97         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.947ns (76.499%)  route 0.291ns (23.501%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.964 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.964    clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.017 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.166 r  clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.166    clocks/clkdiv/cnt_reg[24]_i_1_n_4
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y97         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.911ns (75.795%)  route 0.291ns (24.205%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.964 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.964    clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.130 r  clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.130    clocks/clkdiv/cnt_reg[20]_i_1_n_6
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.909ns (75.754%)  route 0.291ns (24.246%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.964 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.964    clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.017 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.128 r  clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.128    clocks/clkdiv/cnt_reg[24]_i_1_n_7
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y97         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.909ns (75.754%)  route 0.291ns (24.246%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.964 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.964    clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.017 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.128 r  clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.128    clocks/clkdiv/cnt_reg[24]_i_1_n_5
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y97         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.894ns (75.448%)  route 0.291ns (24.553%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.964 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.964    clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.113 r  clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.113    clocks/clkdiv/cnt_reg[20]_i_1_n_4
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.858ns (74.678%)  route 0.291ns (25.322%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.077 r  clocks/clkdiv/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.077    clocks/clkdiv/cnt_reg[16]_i_1_n_6
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y95         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.856ns (74.634%)  route 0.291ns (25.366%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.630     4.928    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.223     5.151 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.442    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.805 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.858 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.911 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.911    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.964 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.964    clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.075 r  clocks/clkdiv/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.075    clocks/clkdiv/cnt_reg[20]_i_1_n_7
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism              0.349     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)        0.049     9.918    clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  3.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.100     2.281 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.064     2.346    clocks/d17
    SLICE_X39Y94         FDRE                                         r  clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.923     2.577    clocks/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/d17_d_reg/C
                         clock pessimism             -0.395     2.181    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.047     2.228    clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.157ns (69.773%)  route 0.068ns (30.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.091     2.272 r  clocks/d17_d_reg/Q
                         net (fo=3, routed)           0.068     2.340    clocks/clkdiv/d17_d
    SLICE_X39Y94         LUT4 (Prop_lut4_I2_O)        0.066     2.406 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     2.406    clocks/clkdiv_n_2
    SLICE_X39Y94         FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.923     2.577    clocks/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/nuke_d_reg/C
                         clock pessimism             -0.395     2.181    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.060     2.241    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.886%)  route 0.129ns (50.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.100     2.281 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.129     2.410    clocks/clkdiv/d17
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.028     2.438 r  clocks/clkdiv/nuke_d2_i_1/O
                         net (fo=1, routed)           0.000     2.438    clocks/clkdiv_n_3
    SLICE_X39Y94         FDRE                                         r  clocks/nuke_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.923     2.577    clocks/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/nuke_d2_reg/C
                         clock pessimism             -0.395     2.181    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.061     2.242    clocks/nuke_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.500%)  route 0.131ns (50.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.100     2.281 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.131     2.412    clocks/clkdiv/d17
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.028     2.440 r  clocks/clkdiv/rst_i_1/O
                         net (fo=1, routed)           0.000     2.440    clocks/clkdiv_n_4
    SLICE_X39Y94         FDRE                                         r  clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.923     2.577    clocks/clk200_BUFG
    SLICE_X39Y94         FDRE                                         r  clocks/rst_reg/C
                         clock pessimism             -0.395     2.181    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.061     2.242    clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y93         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.100     2.281 r  clocks/clkdiv/cnt_reg[11]/Q
                         net (fo=1, routed)           0.094     2.375    clocks/clkdiv/cnt_reg_n_0_[11]
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.452 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.452    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X37Y93         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y93         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.397     2.181    
    SLICE_X37Y93         FDCE (Hold_fdce_C_D)         0.071     2.252    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y94         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.100     2.281 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     2.375    clocks/clkdiv/cnt_reg_n_0_[15]
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.452 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.452    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X37Y94         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y94         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.397     2.181    
    SLICE_X37Y94         FDCE (Hold_fdce_C_D)         0.071     2.252    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.100     2.281 r  clocks/clkdiv/cnt_reg[19]/Q
                         net (fo=1, routed)           0.094     2.375    clocks/clkdiv/cnt_reg_n_0_[19]
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.452 r  clocks/clkdiv/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.452    clocks/clkdiv/cnt_reg[16]_i_1_n_4
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[19]/C
                         clock pessimism             -0.397     2.181    
    SLICE_X37Y95         FDCE (Hold_fdce_C_D)         0.071     2.252    clocks/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.100     2.281 r  clocks/clkdiv/cnt_reg[23]/Q
                         net (fo=1, routed)           0.094     2.375    clocks/clkdiv/cnt_reg_n_0_[23]
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.452 r  clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.452    clocks/clkdiv/cnt_reg[20]_i_1_n_4
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism             -0.397     2.181    
    SLICE_X37Y96         FDCE (Hold_fdce_C_D)         0.071     2.252    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.683     2.180    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.100     2.280 r  clocks/clkdiv/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.374    clocks/clkdiv/cnt_reg_n_0_[3]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.451 r  clocks/clkdiv/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.451    clocks/clkdiv/cnt_reg[0]_i_1_n_4
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.924     2.578    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.397     2.180    
    SLICE_X37Y91         FDCE (Hold_fdce_C_D)         0.071     2.251    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.683     2.180    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y92         FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.100     2.280 r  clocks/clkdiv/cnt_reg[7]/Q
                         net (fo=1, routed)           0.094     2.374    clocks/clkdiv/cnt_reg_n_0_[7]
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.451 r  clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.451    clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X37Y92         FDCE                                         r  clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.924     2.578    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y92         FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.397     2.180    
    SLICE_X37Y92         FDCE (Hold_fdce_C_D)         0.071     2.251    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    clk200_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X39Y94     clocks/d17_d_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X37Y91     clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X37Y93     clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X37Y93     clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X37Y94     clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X37Y94     clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X37Y94     clocks/clkdiv/cnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y94     clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y94     clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X39Y94     clocks/d17_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X39Y94     clocks/d17_d_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y91     clocks/clkdiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y93     clocks/clkdiv/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y93     clocks/clkdiv/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y94     clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y94     clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y94     clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y91     clocks/clkdiv/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y93     clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y93     clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y94     clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y94     clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X37Y94     clocks/clkdiv/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.345ns (4.592%)  route 7.168ns (95.408%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.466    10.647    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X16Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.690 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           6.339    17.029    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.019    17.140    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -17.029    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.345ns (4.730%)  route 6.949ns (95.270%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.557    10.738    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X16Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.781 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           6.029    16.811    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.010    17.149    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         17.149    
                         arrival time                         -16.811    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.348ns (4.830%)  route 6.856ns (95.170%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.466    10.647    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X16Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.693 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           6.028    16.721    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.099    17.060    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.353ns (4.936%)  route 6.798ns (95.064%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.553    10.734    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X16Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051    10.785 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           5.882    16.668    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.114    17.045    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                         -16.668    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 0.483ns (6.459%)  route 6.995ns (93.541%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.569    10.751    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DPRA0
    SLICE_X16Y101        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.798 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           6.063    16.861    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.134    16.995 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000    16.995    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.635    17.470    
                         clock uncertainty           -0.064    17.405    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.034    17.439    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.480ns (6.420%)  route 6.997ns (93.580%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.643    10.824    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DPRA0
    SLICE_X16Y101        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.870 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           5.991    16.862    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.132    16.994 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000    16.994    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.635    17.470    
                         clock uncertainty           -0.064    17.405    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.033    17.438    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -16.994    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 0.388ns (5.281%)  route 6.959ns (94.719%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.643    10.824    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DPRA0
    SLICE_X16Y101        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.867 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           5.953    16.820    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.043    16.863 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000    16.863    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.635    17.470    
                         clock uncertainty           -0.064    17.405    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.034    17.439    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -16.863    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 0.345ns (4.911%)  route 6.680ns (95.089%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.553    10.734    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X16Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.777 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           5.764    16.542    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.019    17.140    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 0.349ns (5.114%)  route 6.475ns (94.886%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.557    10.738    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X16Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.785 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           5.555    16.341    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.560    17.224    
                         clock uncertainty           -0.064    17.159    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.100    17.059    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 0.388ns (5.417%)  route 6.775ns (94.583%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.834ns = ( 16.834 - 8.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X16Y98         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDPE (Prop_fdpe_C_Q)         0.259     9.776 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.363    10.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X17Y101        LUT1 (Prop_lut1_I0_O)        0.043    10.182 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.569    10.751    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DPRA0
    SLICE_X16Y101        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.794 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           5.843    16.637    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.043    16.680 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000    16.680    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.507    16.834    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.635    17.470    
                         clock uncertainty           -0.064    17.405    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.034    17.439    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                  0.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.693     4.154    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X19Y89         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y89         FDRE (Prop_fdre_C_Q)         0.091     4.245 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/Q
                         net (fo=1, routed)           0.106     4.352    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3_n_0
    SLICE_X18Y89         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.933     4.896    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X18Y89         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
                         clock pessimism             -0.730     4.165    
    SLICE_X18Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     4.281    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.695     4.156    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X11Y92         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.100     4.256 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/Q
                         net (fo=1, routed)           0.095     4.351    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[28]
    SLICE_X10Y91         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.935     4.898    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X10Y91         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
                         clock pessimism             -0.727     4.170    
    SLICE_X10Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     4.269    ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.694     4.155    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X23Y97         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97         FDRE (Prop_fdre_C_Q)         0.100     4.255 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0/Q
                         net (fo=1, routed)           0.055     4.310    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[0]
    SLICE_X22Y97         LUT6 (Prop_lut6_I4_O)        0.028     4.338 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT31/O
                         net (fo=1, routed)           0.000     4.338    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT[8]
    SLICE_X22Y97         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.934     4.897    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X22Y97         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8/C
                         clock pessimism             -0.730     4.166    
    SLICE_X22Y97         FDRE (Hold_fdre_C_D)         0.087     4.253    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/payload_len_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/int_data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.684     4.145    ipbus/udp_if/payload/clk125
    SLICE_X13Y77         FDRE                                         r  ipbus/udp_if/payload/payload_len_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.100     4.245 r  ipbus/udp_if/payload/payload_len_reg[11]__0/Q
                         net (fo=1, routed)           0.055     4.300    ipbus/udp_if/payload/data0[3]
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.028     4.328 r  ipbus/udp_if/payload/int_data_int[3]_i_1/O
                         net (fo=1, routed)           0.000     4.328    ipbus/udp_if/payload/int_data_int[3]
    SLICE_X12Y77         FDRE                                         r  ipbus/udp_if/payload/int_data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.923     4.886    ipbus/udp_if/payload/clk125
    SLICE_X12Y77         FDRE                                         r  ipbus/udp_if/payload/int_data_int_reg[3]/C
                         clock pessimism             -0.729     4.156    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.087     4.243    ipbus/udp_if/payload/int_data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status/next_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status/addr_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.680     4.141    ipbus/udp_if/status/clk125
    SLICE_X39Y86         FDRE                                         r  ipbus/udp_if/status/next_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100     4.241 r  ipbus/udp_if/status/next_addr_reg[0]/Q
                         net (fo=1, routed)           0.055     4.296    ipbus/udp_if/status/next_addr[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.028     4.324 r  ipbus/udp_if/status/addr_int[0]_i_1__2/O
                         net (fo=5, routed)           0.000     4.324    ipbus/udp_if/status/addr_int[0]
    SLICE_X38Y86         FDRE                                         r  ipbus/udp_if/status/addr_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.918     4.881    ipbus/udp_if/status/clk125
    SLICE_X38Y86         FDRE                                         r  ipbus/udp_if/status/addr_int_reg[0]/C
                         clock pessimism             -0.728     4.152    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.087     4.239    ipbus/udp_if/status/addr_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]__0/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.986%)  route 0.101ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.694     4.155    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X14Y92         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     4.273 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]__0/Q
                         net (fo=1, routed)           0.101     4.374    ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]__0_n_0
    SLICE_X16Y92         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.934     4.897    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X16Y92         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK
                         clock pessimism             -0.709     4.187    
    SLICE_X16Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.289    ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.986%)  route 0.101ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.694     4.155    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X14Y92         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.118     4.273 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/Q
                         net (fo=1, routed)           0.101     4.374    ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0_n_0
    SLICE_X16Y92         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.934     4.897    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X16Y92         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK
                         clock pessimism             -0.709     4.187    
    SLICE_X16Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     4.286    ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77
  -------------------------------------------------------------------
                         required time                         -4.286    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
                            (rising edge-triggered cell SRLC32E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.693     4.154    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X19Y88         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_fdre_C_Q)         0.100     4.254 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1/Q
                         net (fo=1, routed)           0.096     4.350    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1_n_0
    SLICE_X18Y87         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.931     4.894    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X18Y87         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/CLK
                         clock pessimism             -0.727     4.166    
    SLICE_X18Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     4.260    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.692     4.153    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X23Y90         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_fdre_C_Q)         0.100     4.253 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/Q
                         net (fo=1, routed)           0.096     4.349    ipbus/udp_if/rx_packet_parser/p_1_in[22]
    SLICE_X22Y90         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.932     4.895    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X22Y90         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK
                         clock pessimism             -0.730     4.164    
    SLICE_X22Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     4.258    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.694     4.155    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X17Y92         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDRE (Prop_fdre_C_Q)         0.100     4.255 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/Q
                         net (fo=1, routed)           0.096     4.351    ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0_n_0
    SLICE_X16Y92         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.934     4.897    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X16Y92         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK
                         clock pessimism             -0.730     4.166    
    SLICE_X16Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     4.260    ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y11     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y12     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y13     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y14     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y16     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y11     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y13     ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y13     ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y15     ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y15     ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X14Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y87     ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y93      ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X14Y91     ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y94     ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X148Y94    ipbus/stretch_tx/clkdiv/reset_gen/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       25.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.857ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.544ns (10.012%)  route 4.890ns (89.988%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.781ns = ( 40.781 - 32.000 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.631     9.504    ipbus/trans/sm/ipb_clk
    SLICE_X36Y56         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.223     9.727 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=56, routed)          1.314    11.041    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.055    11.096 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=38, routed)          1.285    12.381    slaves/slave3/addr_reg[2]
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.137    12.518 r  slaves/slave3/rmw_input[29]_i_2/O
                         net (fo=1, routed)           0.236    12.754    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][29]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.043    12.797 r  ipbus/trans/sm/rmw_input[29]_i_1/O
                         net (fo=2, routed)           0.627    13.424    ipbus/trans/sm/ipb_master_in[ipb_rdata][29]
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.043    13.467 r  ipbus/trans/sm/ram_reg_7_i_9/O
                         net (fo=1, routed)           0.534    14.001    ipbus/trans/sm/data_out[29]
    SLICE_X34Y67         LUT5 (Prop_lut5_I2_O)        0.043    14.044 r  ipbus/trans/sm/ram_reg_7_i_3/O
                         net (fo=1, routed)           0.893    14.937    ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X2Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.454    40.781    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.635    41.416    
                         clock uncertainty           -0.079    41.338    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.795    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.795    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                 25.857    

Slack (MET) :             25.892ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.544ns (9.940%)  route 4.929ns (90.060%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.855ns = ( 40.855 - 32.000 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.631     9.504    ipbus/trans/sm/ipb_clk
    SLICE_X36Y56         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.223     9.727 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=56, routed)          1.314    11.041    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.055    11.096 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=38, routed)          1.026    12.121    slaves/slave3/addr_reg[2]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.137    12.258 r  slaves/slave3/rmw_input[21]_i_2/O
                         net (fo=1, routed)           0.525    12.783    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][21]
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.043    12.826 r  ipbus/trans/sm/rmw_input[21]_i_1/O
                         net (fo=2, routed)           0.655    13.481    ipbus/trans/sm/ipb_master_in[ipb_rdata][21]
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.043    13.524 r  ipbus/trans/sm/ram_reg_5_i_9/O
                         net (fo=1, routed)           0.562    14.085    ipbus/trans/sm/data_out[21]
    SLICE_X30Y64         LUT5 (Prop_lut5_I2_O)        0.043    14.128 r  ipbus/trans/sm/ram_reg_5_i_3/O
                         net (fo=1, routed)           0.848    14.976    ipbus/udp_if/ipbus_tx_ram/tx_dia[21]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.528    40.855    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.635    41.490    
                         clock uncertainty           -0.079    41.412    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.869    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.869    
                         arrival time                         -14.976    
  -------------------------------------------------------------------
                         slack                                 25.892    

Slack (MET) :             26.104ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.438ns (8.334%)  route 4.818ns (91.666%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 40.850 - 32.000 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.631     9.504    ipbus/trans/sm/ipb_clk
    SLICE_X36Y56         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.223     9.727 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=56, routed)          1.152    10.879    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.043    10.922 r  ipbus/trans/sm/ack_i_3/O
                         net (fo=34, routed)          1.541    12.462    slaves/slave3/addr_reg[1]
    SLICE_X41Y65         LUT6 (Prop_lut6_I2_O)        0.043    12.505 r  slaves/slave3/rmw_input[26]_i_2/O
                         net (fo=1, routed)           0.316    12.822    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][26]
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.043    12.865 r  ipbus/trans/sm/rmw_input[26]_i_1/O
                         net (fo=2, routed)           0.533    13.398    ipbus/trans/sm/ipb_master_in[ipb_rdata][26]
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.043    13.441 r  ipbus/trans/sm/ram_reg_6_i_7/O
                         net (fo=1, routed)           0.651    14.092    ipbus/trans/sm/data_out[26]
    SLICE_X27Y66         LUT5 (Prop_lut5_I2_O)        0.043    14.135 r  ipbus/trans/sm/ram_reg_6_i_2/O
                         net (fo=1, routed)           0.624    14.759    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X1Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.523    40.850    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.635    41.485    
                         clock uncertainty           -0.079    41.407    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.864    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.864    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                 26.104    

Slack (MET) :             26.140ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.544ns (10.422%)  route 4.676ns (89.578%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 40.850 - 32.000 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.631     9.504    ipbus/trans/sm/ipb_clk
    SLICE_X36Y56         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.223     9.727 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=56, routed)          1.314    11.041    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.055    11.096 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=38, routed)          1.282    12.378    slaves/slave3/addr_reg[2]
    SLICE_X41Y64         LUT6 (Prop_lut6_I4_O)        0.137    12.515 r  slaves/slave3/rmw_input[24]_i_2/O
                         net (fo=1, routed)           0.348    12.862    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][24]
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.043    12.905 r  ipbus/trans/sm/rmw_input[24]_i_1/O
                         net (fo=2, routed)           0.647    13.552    ipbus/trans/sm/ipb_master_in[ipb_rdata][24]
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.043    13.595 r  ipbus/trans/sm/ram_reg_6_i_11/O
                         net (fo=1, routed)           0.440    14.035    ipbus/trans/sm/data_out[24]
    SLICE_X29Y66         LUT5 (Prop_lut5_I2_O)        0.043    14.078 r  ipbus/trans/sm/ram_reg_6_i_4/O
                         net (fo=1, routed)           0.645    14.723    ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X1Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.523    40.850    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.635    41.485    
                         clock uncertainty           -0.079    41.407    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.864    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.864    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 26.140    

Slack (MET) :             26.231ns  (required time - arrival time)
  Source:                 slaves/slave2/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.972ns (38.721%)  route 3.121ns (61.279%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 40.776 - 32.000 ) 
    Source Clock Delay      (SCD):    9.466ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.594     9.466    slaves/slave2/ipb_clk
    RAMB36_X2Y11         RAMB36E1                                     r  slaves/slave2/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800    11.266 r  slaves/slave2/reg_reg/DOADO[0]
                         net (fo=1, routed)           0.703    11.969    slaves/slave4/reg_reg_0[0]
    SLICE_X50Y59         LUT5 (Prop_lut5_I4_O)        0.043    12.012 r  slaves/slave4/rmw_input[0]_i_3/O
                         net (fo=1, routed)           0.599    12.611    slaves/slave3/reg_reg_8
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.043    12.654 r  slaves/slave3/rmw_input[0]_i_1/O
                         net (fo=2, routed)           0.694    13.348    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][9][0]
    SLICE_X36Y61         LUT4 (Prop_lut4_I3_O)        0.043    13.391 r  ipbus/trans/sm/ram_reg_0_i_22/O
                         net (fo=1, routed)           0.359    13.749    ipbus/trans/sm/data_out[0]
    SLICE_X36Y61         LUT5 (Prop_lut5_I2_O)        0.043    13.792 r  ipbus/trans/sm/ram_reg_0_i_14/O
                         net (fo=1, routed)           0.767    14.559    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X2Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.449    40.776    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.635    41.411    
                         clock uncertainty           -0.079    41.333    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.790    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                 26.231    

Slack (MET) :             26.320ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.438ns (8.806%)  route 4.536ns (91.194%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 40.784 - 32.000 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.631     9.504    ipbus/trans/sm/ipb_clk
    SLICE_X36Y56         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.223     9.727 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=56, routed)          1.152    10.879    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.043    10.922 r  ipbus/trans/sm/ack_i_3/O
                         net (fo=34, routed)          1.088    12.010    slaves/slave3/addr_reg[1]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.043    12.053 r  slaves/slave3/rmw_input[7]_i_2/O
                         net (fo=1, routed)           0.312    12.365    slaves/slave3/rmw_input[7]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.043    12.408 r  slaves/slave3/rmw_input[7]_i_1/O
                         net (fo=2, routed)           0.520    12.928    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][9][7]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.043    12.971 r  ipbus/trans/sm/ram_reg_1_i_5/O
                         net (fo=1, routed)           0.360    13.331    ipbus/trans/sm/data_out[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.043    13.374 r  ipbus/trans/sm/ram_reg_1_i_1/O
                         net (fo=1, routed)           1.103    14.477    ipbus/udp_if/ipbus_tx_ram/tx_dia[7]
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.457    40.784    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.635    41.419    
                         clock uncertainty           -0.079    41.341    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.798    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                 26.320    

Slack (MET) :             26.321ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.438ns (8.693%)  route 4.601ns (91.307%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 40.850 - 32.000 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.631     9.504    ipbus/trans/sm/ipb_clk
    SLICE_X36Y56         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.223     9.727 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=56, routed)          1.152    10.879    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.043    10.922 r  ipbus/trans/sm/ack_i_3/O
                         net (fo=34, routed)          1.452    12.373    slaves/slave3/addr_reg[1]
    SLICE_X41Y65         LUT6 (Prop_lut6_I2_O)        0.043    12.416 r  slaves/slave3/rmw_input[27]_i_2/O
                         net (fo=1, routed)           0.430    12.847    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][27]
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.043    12.890 r  ipbus/trans/sm/rmw_input[27]_i_1/O
                         net (fo=2, routed)           0.422    13.312    ipbus/trans/sm/ipb_master_in[ipb_rdata][27]
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.043    13.355 r  ipbus/trans/sm/ram_reg_6_i_5/O
                         net (fo=1, routed)           0.516    13.871    ipbus/trans/sm/data_out[27]
    SLICE_X28Y65         LUT5 (Prop_lut5_I2_O)        0.043    13.914 r  ipbus/trans/sm/ram_reg_6_i_1/O
                         net (fo=1, routed)           0.628    14.542    ipbus/udp_if/ipbus_tx_ram/tx_dia[27]
    RAMB36_X1Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.523    40.850    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y15         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.635    41.485    
                         clock uncertainty           -0.079    41.407    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.864    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.864    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                 26.321    

Slack (MET) :             26.326ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.972ns (37.136%)  route 3.338ns (62.864%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.824ns = ( 40.824 - 32.000 ) 
    Source Clock Delay      (SCD):    9.544ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.672     9.544    ipbus/udp_if/ipbus_rx_ram/ipb_clk
    RAMB36_X1Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800    11.344 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[0]
                         net (fo=6, routed)           1.403    12.747    ipbus/trans/iface/trans_in[rdata][0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.043    12.790 f  ipbus/trans/iface/blen[0]_i_1/O
                         net (fo=5, routed)           0.543    13.333    ipbus/trans/iface/rx_data[0]
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.043    13.376 r  ipbus/trans/iface/err_d[0]_i_2/O
                         net (fo=2, routed)           0.291    13.667    ipbus/trans/sm/ram1_reg_0
    SLICE_X32Y61         LUT5 (Prop_lut5_I4_O)        0.043    13.710 r  ipbus/trans/sm/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.530    14.241    ipbus/trans/sm/state3
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.043    14.284 r  ipbus/trans/sm/FSM_onehot_state[5]_i_1__0/O
                         net (fo=6, routed)           0.571    14.854    ipbus/trans/sm/FSM_onehot_state[5]_i_1__0_n_0
    SLICE_X30Y60         FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.497    40.824    ipbus/trans/sm/ipb_clk
    SLICE_X30Y60         FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.635    41.460    
                         clock uncertainty           -0.079    41.381    
    SLICE_X30Y60         FDSE (Setup_fdse_C_CE)      -0.201    41.180    ipbus/trans/sm/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.180    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 26.326    

Slack (MET) :             26.326ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.972ns (37.136%)  route 3.338ns (62.864%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.824ns = ( 40.824 - 32.000 ) 
    Source Clock Delay      (SCD):    9.544ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.672     9.544    ipbus/udp_if/ipbus_rx_ram/ipb_clk
    RAMB36_X1Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800    11.344 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[0]
                         net (fo=6, routed)           1.403    12.747    ipbus/trans/iface/trans_in[rdata][0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.043    12.790 f  ipbus/trans/iface/blen[0]_i_1/O
                         net (fo=5, routed)           0.543    13.333    ipbus/trans/iface/rx_data[0]
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.043    13.376 r  ipbus/trans/iface/err_d[0]_i_2/O
                         net (fo=2, routed)           0.291    13.667    ipbus/trans/sm/ram1_reg_0
    SLICE_X32Y61         LUT5 (Prop_lut5_I4_O)        0.043    13.710 r  ipbus/trans/sm/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.530    14.241    ipbus/trans/sm/state3
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.043    14.284 r  ipbus/trans/sm/FSM_onehot_state[5]_i_1__0/O
                         net (fo=6, routed)           0.571    14.854    ipbus/trans/sm/FSM_onehot_state[5]_i_1__0_n_0
    SLICE_X30Y60         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.497    40.824    ipbus/trans/sm/ipb_clk
    SLICE_X30Y60         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.635    41.460    
                         clock uncertainty           -0.079    41.381    
    SLICE_X30Y60         FDRE (Setup_fdre_C_CE)      -0.201    41.180    ipbus/trans/sm/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.180    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 26.326    

Slack (MET) :             26.326ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.438ns (8.693%)  route 4.601ns (91.307%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.855ns = ( 40.855 - 32.000 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.631     9.504    ipbus/trans/sm/ipb_clk
    SLICE_X36Y56         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.223     9.727 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=56, routed)          1.152    10.879    ipbus/trans/sm/reg_reg_1[1]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.043    10.922 r  ipbus/trans/sm/ack_i_3/O
                         net (fo=34, routed)          1.343    12.264    slaves/slave3/addr_reg[1]
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.043    12.307 r  slaves/slave3/rmw_input[20]_i_2/O
                         net (fo=1, routed)           0.312    12.620    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][20]
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.043    12.663 r  ipbus/trans/sm/rmw_input[20]_i_1/O
                         net (fo=2, routed)           0.766    13.428    ipbus/trans/sm/ipb_master_in[ipb_rdata][20]
    SLICE_X31Y65         LUT2 (Prop_lut2_I1_O)        0.043    13.471 r  ipbus/trans/sm/ram_reg_5_i_11/O
                         net (fo=1, routed)           0.265    13.736    ipbus/trans/sm/data_out[20]
    SLICE_X30Y65         LUT5 (Prop_lut5_I2_O)        0.043    13.779 r  ipbus/trans/sm/ram_reg_5_i_4/O
                         net (fo=1, routed)           0.763    14.542    ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.528    40.855    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.635    41.490    
                         clock uncertainty           -0.079    41.412    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.869    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.869    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                 26.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 slaves/slave4/ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.171%)  route 0.221ns (68.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.647     4.108    slaves/slave4/ipb_clk
    SLICE_X51Y59         FDRE                                         r  slaves/slave4/ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.100     4.208 r  slaves/slave4/ptr_reg[5]/Q
                         net (fo=4, routed)           0.221     4.429    slaves/slave4/Q[3]
    RAMB36_X2Y12         RAMB36E1                                     r  slaves/slave4/reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.912     4.874    slaves/slave4/ipb_clk
    RAMB36_X2Y12         RAMB36E1                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.726     4.148    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     4.331    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.331    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 slaves/slave4/ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.034%)  route 0.222ns (68.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.647     4.108    slaves/slave4/ipb_clk
    SLICE_X51Y59         FDRE                                         r  slaves/slave4/ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.100     4.208 r  slaves/slave4/ptr_reg[3]/Q
                         net (fo=6, routed)           0.222     4.431    slaves/slave4/ptr_reg__0[3]
    RAMB36_X2Y12         RAMB36E1                                     r  slaves/slave4/reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.912     4.874    slaves/slave4/ipb_clk
    RAMB36_X2Y12         RAMB36E1                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.726     4.148    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     4.331    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.331    
                         arrival time                           4.431    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.671     4.132    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.100     4.232 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/Q
                         net (fo=1, routed)           0.055     4.287    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[3]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                         clock pessimism             -0.738     4.132    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.049     4.181    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_fdpe_C_Q)         0.100     4.235 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     4.290    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.911     4.874    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.738     4.135    
    SLICE_X49Y67         FDPE (Hold_fdpe_C_D)         0.047     4.182    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.100     4.235 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     4.290    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.911     4.874    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.738     4.135    
    SLICE_X47Y67         FDPE (Hold_fdpe_C_D)         0.047     4.182    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.645     4.106    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y62         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDCE (Prop_fdce_C_Q)         0.100     4.206 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/Q
                         net (fo=1, routed)           0.055     4.261    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]_0[4]
    SLICE_X53Y62         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.883     4.846    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y62         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/C
                         clock pessimism             -0.739     4.106    
    SLICE_X53Y62         FDCE (Hold_fdce_C_D)         0.047     4.153    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.644     4.105    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y64         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.100     4.205 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/Q
                         net (fo=1, routed)           0.055     4.260    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]_0[8]
    SLICE_X51Y64         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.882     4.845    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y64         FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C
                         clock pessimism             -0.739     4.105    
    SLICE_X51Y64         FDCE (Hold_fdce_C_D)         0.047     4.152    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.675     4.136    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDPE (Prop_fdpe_C_Q)         0.100     4.236 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     4.291    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X47Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.912     4.875    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.738     4.136    
    SLICE_X47Y66         FDPE (Hold_fdpe_C_D)         0.047     4.183    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.671     4.132    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.100     4.232 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/Q
                         net (fo=1, routed)           0.055     4.287    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[0]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/C
                         clock pessimism             -0.738     4.132    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.047     4.179    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.671     4.132    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.100     4.232 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/Q
                         net (fo=1, routed)           0.055     4.287    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[2]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/C
                         clock pessimism             -0.738     4.132    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.047     4.179    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y11     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y12     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y13     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y14     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y16     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y11     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y13     ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y13     ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y15     ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y15     ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X44Y62     slaves/slave0/reg_reg[0][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X44Y62     slaves/slave0/reg_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X44Y62     slaves/slave0/reg_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X41Y59     slaves/slave1/ipbus_out_reg[ipb_rdata][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X39Y62     slaves/slave1/ipbus_out_reg[ipb_rdata][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X45Y58     slaves/slave1/ipbus_out_reg[ipb_rdata][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X39Y63     slaves/slave1/reg_reg[0][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X39Y63     slaves/slave1/reg_reg[0][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X39Y63     slaves/slave1/reg_reg[0][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X29Y70     ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         16.000      15.650     SLICE_X44Y65     slaves/slave0/ipbus_out_reg[ipb_rdata][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X46Y66     slaves/slave0/ipbus_out_reg[ipb_rdata][30]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         16.000      15.650     SLICE_X44Y65     slaves/slave0/ipbus_out_reg[ipb_rdata][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X48Y60     slaves/slave0/ipbus_out_reg[ipb_rdata][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X45Y65     slaves/slave0/reg_reg[0][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X45Y65     slaves/slave0/reg_reg[0][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X45Y65     slaves/slave0/reg_reg[0][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X45Y65     slaves/slave0/reg_reg[0][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X45Y65     slaves/slave0/reg_reg[0][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X45Y65     slaves/slave0/reg_reg[0][29]/C



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.259ns (56.612%)  route 0.199ns (43.388%))
  Logic Levels:           0  
  Clock Path Skew:        -6.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X14Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDCE (Prop_fdce_C_Q)         0.259     9.604 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.199     9.802    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X13Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X13Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    10.360    
                         clock uncertainty           -0.154    10.206    
    SLICE_X13Y100        FDCE (Setup_fdce_C_D)       -0.008    10.198    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -6.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDCE (Prop_fdce_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.194     9.762    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X13Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X13Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    10.360    
                         clock uncertainty           -0.154    10.206    
    SLICE_X13Y101        FDCE (Setup_fdce_C_D)       -0.008    10.198    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.752%)  route 0.192ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        -6.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDCE (Prop_fdce_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.192     9.760    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    10.360    
                         clock uncertainty           -0.154    10.206    
    SLICE_X14Y101        FDCE (Setup_fdce_C_D)        0.013    10.219    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.275%)  route 0.188ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        -6.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    9.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.472     9.345    eth/fifo/m_aclk
    SLICE_X15Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.223     9.568 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.188     9.756    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X12Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X12Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    10.360    
                         clock uncertainty           -0.154    10.206    
    SLICE_X12Y100        FDCE (Setup_fdce_C_D)        0.011    10.217    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.266ns (68.637%)  route 0.122ns (31.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 10.366 - 8.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.469     9.342    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.223     9.565 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.122     9.686    clocks/rst_125
    SLICE_X22Y100        LUT1 (Prop_lut1_I0_O)        0.043     9.729 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     9.729    eth/lopt
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.588    10.366    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000    10.366    
                         clock uncertainty           -0.154    10.212    
    SLICE_X22Y100        FDRE (Setup_fdre_C_D)        0.066    10.278    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  0.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.794%)  route 0.070ns (35.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.642     4.103    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.100     4.203 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.070     4.273    clocks/rst_125
    SLICE_X22Y100        LUT1 (Prop_lut1_I0_O)        0.028     4.301 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     4.301    eth/lopt
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.354     1.504    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000     1.504    
                         clock uncertainty            0.154     1.658    
    SLICE_X22Y100        FDRE (Hold_fdre_C_D)         0.087     1.745    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.598ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        -2.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDCE (Prop_fdce_C_Q)         0.100     4.205 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.094     4.299    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X13Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X13Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000     1.498    
                         clock uncertainty            0.154     1.652    
    SLICE_X13Y101        FDCE (Hold_fdce_C_D)         0.049     1.701    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.603ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        -2.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X15Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.100     4.205 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.092     4.297    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X12Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X12Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000     1.498    
                         clock uncertainty            0.154     1.652    
    SLICE_X12Y100        FDCE (Hold_fdce_C_D)         0.042     1.694    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.604ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -2.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDCE (Prop_fdce_C_Q)         0.100     4.205 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.096     4.301    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000     1.498    
                         clock uncertainty            0.154     1.652    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)         0.045     1.697    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.618ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.268%)  route 0.096ns (44.732%))
  Logic Levels:           0  
  Clock Path Skew:        -2.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.644     4.105    eth/fifo/m_aclk
    SLICE_X14Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDCE (Prop_fdce_C_Q)         0.118     4.223 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.096     4.319    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X13Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X13Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000     1.498    
                         clock uncertainty            0.154     1.652    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.049     1.701    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  2.618    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -1.803ns,  Total Violation      -15.685ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        12.113ns  (logic 0.236ns (1.948%)  route 11.877ns (98.052%))
  Logic Levels:           0  
  Clock Path Skew:        6.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.642     2.635    eth/fifo/s_aclk
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDCE (Prop_fdce_C_Q)         0.236     2.871 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/Q
                         net (fo=1, routed)          11.877    14.748    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X14Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X14Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    16.663    
                         clock uncertainty           -0.154    16.509    
    SLICE_X14Y100        FDCE (Setup_fdce_C_D)       -0.093    16.416    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         16.416    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.823ns  (logic 0.259ns (2.191%)  route 11.564ns (97.809%))
  Logic Levels:           0  
  Clock Path Skew:        6.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.642     2.635    eth/fifo/s_aclk
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDCE (Prop_fdce_C_Q)         0.259     2.894 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/Q
                         net (fo=1, routed)          11.564    14.458    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X15Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X15Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    16.663    
                         clock uncertainty           -0.154    16.509    
    SLICE_X15Y100        FDCE (Setup_fdce_C_D)       -0.009    16.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         16.500    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.750ns  (logic 0.259ns (2.204%)  route 11.491ns (97.796%))
  Logic Levels:           0  
  Clock Path Skew:        6.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.642     2.635    eth/fifo/s_aclk
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDCE (Prop_fdce_C_Q)         0.259     2.894 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/Q
                         net (fo=1, routed)          11.491    14.386    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    16.663    
                         clock uncertainty           -0.154    16.509    
    SLICE_X15Y101        FDCE (Setup_fdce_C_D)       -0.019    16.490    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         16.490    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 0.259ns (2.594%)  route 9.727ns (97.406%))
  Logic Levels:           0  
  Clock Path Skew:        6.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.642     2.635    eth/fifo/s_aclk
    SLICE_X14Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDCE (Prop_fdce_C_Q)         0.259     2.894 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/Q
                         net (fo=1, routed)           9.727    12.621    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.336    16.663    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    16.663    
                         clock uncertainty           -0.154    16.509    
    SLICE_X15Y101        FDCE (Setup_fdce_C_D)       -0.013    16.496    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         16.496    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.366ns (7.842%)  route 4.301ns (92.158%))
  Logic Levels:           0  
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 12.104 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.366     1.866 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           4.301     6.167    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.643    12.104    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000    12.104    
                         clock uncertainty           -0.154    11.950    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)        0.011    11.961    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.466ns (10.093%)  route 4.151ns (89.907%))
  Logic Levels:           0  
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 12.104 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.466     1.966 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           4.151     6.117    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.643    12.104    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000    12.104    
                         clock uncertainty           -0.154    11.950    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.004    11.946    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.565ns (12.009%)  route 4.140ns (87.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 12.157 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X16Y101        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.980 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           4.140     6.120    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.085     6.205 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     6.205    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696    12.157    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000    12.157    
                         clock uncertainty           -0.154    12.003    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.032    12.035    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.368ns (8.029%)  route 4.216ns (91.971%))
  Logic Levels:           0  
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 12.104 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.368     1.868 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           4.216     6.084    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.643    12.104    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000    12.104    
                         clock uncertainty           -0.154    11.950    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.036    11.914    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.453ns (9.712%)  route 4.211ns (90.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 12.157 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X16Y101        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.368     1.868 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           4.211     6.079    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.085     6.164 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000     6.164    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696    12.157    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.000    12.157    
                         clock uncertainty           -0.154    12.003    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.031    12.034    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.401ns (8.615%)  route 4.254ns (91.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 12.157 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.350     1.500    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X16Y101        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.366     1.866 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           4.254     6.120    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.035     6.155 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000     6.155    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696    12.157    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.000    12.157    
                         clock uncertainty           -0.154    12.003    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.031    12.034    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  5.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.803ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 0.588ns (10.390%)  route 5.072ns (89.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X16Y101        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.914 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           5.072     7.986    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.036     8.022 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000     8.022    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.154     9.825    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         -9.825    
                         arrival time                           8.022    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.747ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.566ns (10.417%)  route 4.867ns (89.583%))
  Logic Levels:           0  
  Clock Path Skew:        6.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.344ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.928 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           4.867     7.795    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.471     9.344    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000     9.344    
                         clock uncertainty            0.154     9.498    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.045     9.543    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         -9.543    
                         arrival time                           7.795    
  -------------------------------------------------------------------
                         slack                                 -1.747    

Slack (VIOLATED) :        -1.674ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.591ns (10.209%)  route 5.198ns (89.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X16Y101        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.917 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           5.198     8.115    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.036     8.151 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000     8.151    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.154     9.825    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         -9.825    
                         arrival time                           8.151    
  -------------------------------------------------------------------
                         slack                                 -1.674    

Slack (VIOLATED) :        -1.637ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.560ns (9.985%)  route 5.048ns (90.015%))
  Logic Levels:           0  
  Clock Path Skew:        6.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.344ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.560     2.922 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           5.048     7.970    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.471     9.344    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000     9.344    
                         clock uncertainty            0.154     9.498    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.110     9.608    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         -9.608    
                         arrival time                           7.970    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (VIOLATED) :        -1.595ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 0.669ns (11.404%)  route 5.197ns (88.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X16Y101        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.924 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           5.197     8.121    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.107     8.228 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000     8.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.153     9.824    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         -9.824    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.593ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.675ns (11.499%)  route 5.195ns (88.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.517ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X16Y101        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.928 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           5.195     8.123    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.109     8.232 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     8.232    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.644     9.517    eth/fifo/m_aclk
    SLICE_X15Y99         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000     9.517    
                         clock uncertainty            0.154     9.671    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.154     9.825    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         -9.825    
                         arrival time                           8.232    
  -------------------------------------------------------------------
                         slack                                 -1.593    

Slack (VIOLATED) :        -1.510ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.552ns (9.613%)  route 5.190ns (90.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.344ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.914 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           5.190     8.104    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.471     9.344    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000     9.344    
                         clock uncertainty            0.154     9.498    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.117     9.615    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         -9.615    
                         arrival time                           8.104    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.496ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.569ns (10.028%)  route 5.105ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        6.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.344ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.569     2.931 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           5.105     8.036    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.471     9.344    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000     9.344    
                         clock uncertainty            0.154     9.498    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.035     9.533    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         -9.533    
                         arrival time                           8.036    
  -------------------------------------------------------------------
                         slack                                 -1.496    

Slack (VIOLATED) :        -1.392ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.562ns (9.727%)  route 5.216ns (90.273%))
  Logic Levels:           0  
  Clock Path Skew:        6.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.344ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.924 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           5.216     8.140    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.471     9.344    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000     9.344    
                         clock uncertainty            0.154     9.498    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.034     9.532    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         -9.532    
                         arrival time                           8.140    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -1.237ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.555ns (9.253%)  route 5.443ns (90.747%))
  Logic Levels:           0  
  Clock Path Skew:        6.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.344ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584     2.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X16Y102        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.917 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           5.443     8.360    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.471     9.344    eth/fifo/m_aclk
    SLICE_X17Y100        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000     9.344    
                         clock uncertainty            0.154     9.498    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.099     9.597    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         -9.597    
                         arrival time                           8.360    
  -------------------------------------------------------------------
                         slack                                 -1.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        4.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.309ns (10.962%)  route 2.510ns (89.038%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.803ns = ( 16.803 - 8.000 ) 
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.632     9.505    ipbus/trans/sm/ipb_clk
    SLICE_X33Y60         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.223     9.728 r  ipbus/trans/sm/FSM_onehot_state_reg[1]/Q
                         net (fo=104, routed)         1.559    11.287    ipbus/trans/sm/out[0]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.043    11.330 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.164    11.493    ipbus/trans/iface/FSM_onehot_state_reg[1]_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.043    11.536 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.787    12.324    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X46Y73         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.476    16.803    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X46Y73         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.402    17.206    
                         clock uncertainty           -0.199    17.007    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.002    17.005    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_rx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.266ns (14.787%)  route 1.533ns (85.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 16.804 - 8.000 ) 
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.632     9.505    ipbus/trans/iface/ipb_clk
    SLICE_X31Y61         FDSE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDSE (Prop_fdse_C_Q)         0.223     9.728 r  ipbus/trans/iface/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.611    10.339    ipbus/trans/iface/out[0]
    SLICE_X30Y62         LUT2 (Prop_lut2_I1_O)        0.043    10.382 r  ipbus/trans/iface/d_sync_i_1/O
                         net (fo=33, routed)          0.922    11.304    ipbus/stretch_rx/pkt_rx
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_rx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.477    16.804    ipbus/stretch_rx/clk125
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_rx/d_sync_reg/C
                         clock pessimism              0.402    17.207    
                         clock uncertainty           -0.199    17.008    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)       -0.002    17.006    ipbus/stretch_rx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_tx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.223ns (14.902%)  route 1.273ns (85.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 16.804 - 8.000 ) 
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.632     9.505    ipbus/trans/iface/ipb_clk
    SLICE_X31Y61         FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.223     9.728 r  ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=89, routed)          1.273    11.001    ipbus/stretch_tx/out2[0]
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_tx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.477    16.804    ipbus/stretch_tx/clk125
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_tx/d_sync_reg/C
                         clock pessimism              0.402    17.207    
                         clock uncertainty           -0.199    17.008    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)       -0.010    16.998    ipbus/stretch_tx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         16.998    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.223ns (15.850%)  route 1.184ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 16.818 - 8.000 ) 
    Source Clock Delay      (SCD):    9.508ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.635     9.508    clocks/ipb_clk
    SLICE_X28Y92         FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.223     9.731 r  clocks/rst_ipb_reg/Q
                         net (fo=175, routed)         1.184    10.915    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X27Y79         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.491    16.818    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X27Y79         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.402    17.221    
                         clock uncertainty           -0.199    17.022    
    SLICE_X27Y79         FDRE (Setup_fdre_C_D)       -0.022    17.000    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.223ns (16.023%)  route 1.169ns (83.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 16.817 - 8.000 ) 
    Source Clock Delay      (SCD):    9.496ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.623     9.496    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.223     9.719 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.169    10.887    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.490    16.817    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.402    17.220    
                         clock uncertainty           -0.199    17.021    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)       -0.022    16.999    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.223ns (16.226%)  route 1.151ns (83.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 16.817 - 8.000 ) 
    Source Clock Delay      (SCD):    9.496ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.623     9.496    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X29Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223     9.719 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.151    10.870    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.490    16.817    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.402    17.220    
                         clock uncertainty           -0.199    17.021    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)       -0.019    17.002    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  6.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.100ns (13.636%)  route 0.633ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.679     4.140    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X29Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.100     4.240 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.633     4.874    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.918     4.881    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.428     4.452    
                         clock uncertainty            0.199     4.651    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.043     4.694    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.694    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.100ns (13.518%)  route 0.640ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.679     4.140    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.100     4.240 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.640     4.880    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.918     4.881    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X31Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.428     4.452    
                         clock uncertainty            0.199     4.651    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.040     4.691    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.100ns (13.005%)  route 0.669ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.687     4.148    clocks/ipb_clk
    SLICE_X28Y92         FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.100     4.248 r  clocks/rst_ipb_reg/Q
                         net (fo=175, routed)         0.669     4.917    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X27Y79         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.919     4.882    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X27Y79         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.428     4.453    
                         clock uncertainty            0.199     4.652    
    SLICE_X27Y79         FDRE (Hold_fdre_C_D)         0.040     4.692    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.692    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.146ns (19.165%)  route 0.616ns (80.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.683     4.144    ipbus/trans/iface/ipb_clk
    SLICE_X38Y59         FDSE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDSE (Prop_fdse_C_Q)         0.118     4.262 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.200     4.462    ipbus/trans/iface/first
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.028     4.490 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.416     4.906    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X46Y73         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.904     4.867    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X46Y73         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.428     4.438    
                         clock uncertainty            0.199     4.637    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.037     4.674    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.674    
                         arrival time                           4.906    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_tx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.100ns (12.249%)  route 0.716ns (87.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.686     4.147    ipbus/trans/iface/ipb_clk
    SLICE_X31Y61         FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.100     4.247 r  ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=89, routed)          0.716     4.964    ipbus/stretch_tx/out2[0]
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_tx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.906     4.869    ipbus/stretch_tx/clk125
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_tx/d_sync_reg/C
                         clock pessimism             -0.428     4.440    
                         clock uncertainty            0.199     4.639    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.032     4.671    ipbus/stretch_tx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.671    
                         arrival time                           4.964    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/start_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/stretch_rx/d_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.128ns (15.164%)  route 0.716ns (84.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.685     4.146    ipbus/trans/iface/ipb_clk
    SLICE_X30Y62         FDRE                                         r  ipbus/trans/iface/start_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.100     4.246 r  ipbus/trans/iface/start_d_reg/Q
                         net (fo=2, routed)           0.231     4.478    ipbus/trans/iface/start_d
    SLICE_X30Y62         LUT2 (Prop_lut2_I0_O)        0.028     4.506 r  ipbus/trans/iface/d_sync_i_1/O
                         net (fo=33, routed)          0.485     4.991    ipbus/stretch_rx/pkt_rx
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_rx/d_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.906     4.869    ipbus/stretch_rx/clk125
    SLICE_X46Y72         FDRE                                         r  ipbus/stretch_rx/d_sync_reg/C
                         clock pessimism             -0.428     4.440    
                         clock uncertainty            0.199     4.639    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.037     4.676    ipbus/stretch_rx/d_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.676    
                         arrival time                           4.991    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        5.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.608ns  (logic 0.223ns (13.868%)  route 1.385ns (86.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 40.807 - 32.000 ) 
    Source Clock Delay      (SCD):    9.484ns = ( 33.484 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.611    33.484    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X47Y72         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.223    33.707 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          1.385    35.092    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.480    40.807    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.210    
                         clock uncertainty           -0.199    41.011    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.009    41.002    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         41.002    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.418ns  (logic 0.204ns (14.383%)  route 1.214ns (85.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 40.807 - 32.000 ) 
    Source Clock Delay      (SCD):    9.484ns = ( 33.484 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.611    33.484    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X47Y72         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.204    33.688 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          1.214    34.902    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.480    40.807    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.210    
                         clock uncertainty           -0.199    41.011    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.089    40.922    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.922    
                         arrival time                         -34.902    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.396ns  (logic 0.236ns (16.903%)  route 1.160ns (83.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 40.826 - 32.000 ) 
    Source Clock Delay      (SCD):    9.506ns = ( 33.506 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.633    33.506    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X20Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.236    33.742 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          1.160    34.902    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.499    40.826    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.229    
                         clock uncertainty           -0.199    41.030    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.090    40.940    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.940    
                         arrival time                         -34.902    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.355ns  (logic 0.204ns (15.060%)  route 1.151ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 40.807 - 32.000 ) 
    Source Clock Delay      (SCD):    9.484ns = ( 33.484 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.611    33.484    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X47Y72         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.204    33.688 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          1.151    34.838    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.480    40.807    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.210    
                         clock uncertainty           -0.199    41.011    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.093    40.918    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                         -34.838    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.331ns  (logic 0.204ns (15.321%)  route 1.127ns (84.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 40.814 - 32.000 ) 
    Source Clock Delay      (SCD):    9.494ns = ( 33.494 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.621    33.494    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X39Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.204    33.698 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           1.127    34.825    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.487    40.814    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.402    41.217    
                         clock uncertainty           -0.199    41.018    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)       -0.102    40.916    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                         -34.825    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.411ns  (logic 0.223ns (15.808%)  route 1.188ns (84.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 40.814 - 32.000 ) 
    Source Clock Delay      (SCD):    9.494ns = ( 33.494 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.621    33.494    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X39Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.223    33.717 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           1.188    34.904    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.487    40.814    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism              0.402    41.217    
                         clock uncertainty           -0.199    41.018    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)       -0.010    41.008    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         41.008    
                         arrival time                         -34.904    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.413ns  (logic 0.259ns (18.333%)  route 1.154ns (81.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 40.826 - 32.000 ) 
    Source Clock Delay      (SCD):    9.506ns = ( 33.506 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.633    33.506    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X20Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.259    33.765 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          1.154    34.918    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.499    40.826    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.229    
                         clock uncertainty           -0.199    41.030    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.002    41.028    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         41.028    
                         arrival time                         -34.918    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.401ns  (logic 0.223ns (15.916%)  route 1.178ns (84.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 40.826 - 32.000 ) 
    Source Clock Delay      (SCD):    9.507ns = ( 33.507 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.634    33.507    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X19Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.223    33.730 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          1.178    34.908    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.499    40.826    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.229    
                         clock uncertainty           -0.199    41.030    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)        0.000    41.030    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         41.030    
                         arrival time                         -34.908    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.394ns  (logic 0.223ns (15.996%)  route 1.171ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 40.807 - 32.000 ) 
    Source Clock Delay      (SCD):    9.484ns = ( 33.484 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.611    33.484    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X47Y72         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.223    33.707 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          1.171    34.878    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.480    40.807    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.210    
                         clock uncertainty           -0.199    41.011    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.009    41.002    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         41.002    
                         arrival time                         -34.878    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.315ns  (logic 0.204ns (15.508%)  route 1.111ns (84.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 40.826 - 32.000 ) 
    Source Clock Delay      (SCD):    9.507ns = ( 33.507 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.634    33.507    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X19Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.204    33.711 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          1.111    34.822    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.499    40.826    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.229    
                         clock uncertainty           -0.199    41.030    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.083    40.947    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.947    
                         arrival time                         -34.822    
  -------------------------------------------------------------------
                         slack                                  6.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.100ns (14.162%)  route 0.606ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.683     4.144    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X25Y68         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_fdre_C_Q)         0.100     4.244 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.606     4.851    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X25Y65         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.924     4.887    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X25Y65         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.428     4.458    
                         clock uncertainty            0.199     4.657    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.040     4.697    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.100ns (14.032%)  route 0.613ns (85.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.678     4.139    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X39Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.100     4.239 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.613     4.852    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.916     4.879    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.428     4.450    
                         clock uncertainty            0.199     4.649    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.047     4.696    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.696    
                         arrival time                           4.852    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.091ns (13.413%)  route 0.587ns (86.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.678     4.139    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X39Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.091     4.230 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.587     4.818    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.916     4.879    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y66         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.428     4.450    
                         clock uncertainty            0.199     4.649    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.005     4.654    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.818    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.100ns (13.623%)  route 0.634ns (86.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.689     4.150    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X19Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.100     4.250 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          0.634     4.884    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.928     4.891    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.462    
                         clock uncertainty            0.199     4.661    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.040     4.701    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           4.885    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.100ns (13.567%)  route 0.637ns (86.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.669     4.130    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X47Y72         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.100     4.230 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          0.637     4.868    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.442    
                         clock uncertainty            0.199     4.641    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.032     4.673    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.673    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.091ns (12.915%)  route 0.614ns (87.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.669     4.130    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X47Y72         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.091     4.221 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          0.614     4.835    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.442    
                         clock uncertainty            0.199     4.641    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)        -0.006     4.635    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.118ns (15.634%)  route 0.637ns (84.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.688     4.149    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X20Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.118     4.267 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          0.637     4.904    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.928     4.891    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.462    
                         clock uncertainty            0.199     4.661    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.037     4.698    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.698    
                         arrival time                           4.904    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.091ns (12.208%)  route 0.654ns (87.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.689     4.150    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X19Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.091     4.241 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          0.654     4.896    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.928     4.891    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.462    
                         clock uncertainty            0.199     4.661    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.002     4.663    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.663    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.107ns (14.416%)  route 0.635ns (85.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.688     4.149    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X20Y67         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.107     4.256 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          0.635     4.892    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.928     4.891    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y67         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.462    
                         clock uncertainty            0.199     4.661    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)        -0.004     4.657    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.091ns (11.890%)  route 0.674ns (88.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.669     4.130    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X47Y72         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.091     4.221 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          0.674     4.896    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.908     4.871    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y70         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.442    
                         clock uncertainty            0.199     4.641    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)        -0.003     4.638    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.043ns (45.061%)  route 1.272ns (54.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.925    11.887    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y99        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y99        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[24]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y99        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.043ns (46.787%)  route 1.186ns (53.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.840    11.802    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y98        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y98        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[20]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y98        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.043ns (46.787%)  route 1.186ns (53.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.840    11.802    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y98        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y98        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[21]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y98        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.043ns (46.787%)  route 1.186ns (53.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.840    11.802    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y98        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y98        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[22]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y98        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.043ns (46.787%)  route 1.186ns (53.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.840    11.802    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y98        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y98        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[23]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y98        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.043ns (48.743%)  route 1.097ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.750    11.712    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y97        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y97        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y97        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.043ns (48.743%)  route 1.097ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.750    11.712    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y97        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y97        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[17]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y97        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.043ns (48.743%)  route 1.097ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.750    11.712    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y97        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y97        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[18]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y97        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.043ns (48.743%)  route 1.097ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.750    11.712    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y97        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y97        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[19]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y97        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 ipbus/stretch_tx/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/stretch_tx/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 1.043ns (50.870%)  route 1.007ns (49.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 16.890 - 8.000 ) 
    Source Clock Delay      (SCD):    9.573ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.700     9.573    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X148Y94        SRL16E                                       r  ipbus/stretch_tx/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000    10.573 r  ipbus/stretch_tx/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.347    10.919    ipbus/stretch_tx/clkdiv/rst_b
    SLICE_X149Y93        LUT1 (Prop_lut1_I0_O)        0.043    10.962 f  ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1/O
                         net (fo=25, routed)          0.661    11.623    ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0
    SLICE_X150Y96        FDCE                                         f  ipbus/stretch_tx/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.563    16.890    ipbus/stretch_tx/clkdiv/clk125
    SLICE_X150Y96        FDCE                                         r  ipbus/stretch_tx/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.635    17.526    
                         clock uncertainty           -0.064    17.461    
    SLICE_X150Y96        FDCE (Recov_fdce_C_CLR)     -0.212    17.249    ipbus/stretch_tx/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  5.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.934%)  route 0.271ns (73.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.642     4.103    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.100     4.203 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.271     4.475    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X24Y98         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.931     4.894    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X24Y98         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/C
                         clock pessimism             -0.529     4.364    
    SLICE_X24Y98         FDPE (Remov_fdpe_C_PRE)     -0.072     4.292    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.934%)  route 0.271ns (73.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.642     4.103    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.100     4.203 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.271     4.475    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X24Y98         FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.931     4.894    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X24Y98         FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/C
                         clock pessimism             -0.529     4.364    
    SLICE_X24Y98         FDPE (Remov_fdpe_C_PRE)     -0.072     4.292    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.461%)  route 0.153ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.153     4.411    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X15Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/C
                         clock pessimism             -0.529     4.297    
    SLICE_X15Y101        FDCE (Remov_fdce_C_CLR)     -0.069     4.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.461%)  route 0.153ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.153     4.411    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X15Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism             -0.529     4.297    
    SLICE_X15Y101        FDCE (Remov_fdce_C_CLR)     -0.069     4.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.461%)  route 0.153ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.153     4.411    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X15Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1/C
                         clock pessimism             -0.529     4.297    
    SLICE_X15Y101        FDCE (Remov_fdce_C_CLR)     -0.069     4.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.461%)  route 0.153ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.153     4.411    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X15Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/C
                         clock pessimism             -0.529     4.297    
    SLICE_X15Y101        FDCE (Remov_fdce_C_CLR)     -0.069     4.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.461%)  route 0.153ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.153     4.411    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X15Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                         clock pessimism             -0.529     4.297    
    SLICE_X15Y101        FDCE (Remov_fdce_C_CLR)     -0.069     4.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.461%)  route 0.153ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.153     4.411    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X15Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X15Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                         clock pessimism             -0.529     4.297    
    SLICE_X15Y101        FDCE (Remov_fdce_C_CLR)     -0.069     4.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.308%)  route 0.200ns (66.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.200     4.458    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X14Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X14Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/C
                         clock pessimism             -0.529     4.297    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.050     4.247    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.308%)  route 0.200ns (66.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.696     4.157    eth/fifo/m_aclk
    SLICE_X17Y99         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDPE (Prop_fdpe_C_Q)         0.100     4.257 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.200     4.458    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X14Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.864     4.827    eth/fifo/m_aclk
    SLICE_X14Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3/C
                         clock pessimism             -0.529     4.297    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.050     4.247    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.512ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.856ns,  Total Violation       -0.856ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.182ns (3.748%)  route 4.673ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 12.104 - 8.000 ) 
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.354     1.504    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.147     1.651 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.337     1.988    eth/fifo/s_aresetn
    SLICE_X19Y102        LUT1 (Prop_lut1_I0_O)        0.035     2.023 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           4.337     6.360    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X18Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.643    12.104    eth/fifo/m_aclk
    SLICE_X18Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000    12.104    
                         clock uncertainty           -0.154    11.950    
    SLICE_X18Y101        FDPE (Recov_fdpe_C_PRE)     -0.079    11.871    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  5.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.856ns  (arrival time - required time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.242ns (3.928%)  route 5.918ns (96.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.344ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.588     2.366    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.206     2.572 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.455     3.027    eth/fifo/s_aresetn
    SLICE_X19Y102        LUT1 (Prop_lut1_I0_O)        0.036     3.063 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           5.464     8.527    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X18Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.471     9.344    eth/fifo/m_aclk
    SLICE_X18Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000     9.344    
                         clock uncertainty            0.154     9.498    
    SLICE_X18Y101        FDPE (Remov_fdpe_C_PRE)     -0.115     9.383    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         -9.383    
                         arrival time                           8.527    
  -------------------------------------------------------------------
                         slack                                 -0.856    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       30.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.448ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.330ns (25.959%)  route 0.941ns (74.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.808ns = ( 40.808 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X48Y67         FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.204     9.694 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.153    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.126    10.279 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482    10.761    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X48Y68         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.481    40.808    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y68         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.657    41.466    
                         clock uncertainty           -0.079    41.387    
    SLICE_X48Y68         FDPE (Recov_fdpe_C_PRE)     -0.178    41.209    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 30.448    

Slack (MET) :             30.448ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.330ns (25.959%)  route 0.941ns (74.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.808ns = ( 40.808 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X48Y67         FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.204     9.694 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.153    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.126    10.279 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482    10.761    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X48Y68         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.481    40.808    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y68         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.657    41.466    
                         clock uncertainty           -0.079    41.387    
    SLICE_X48Y68         FDPE (Recov_fdpe_C_PRE)     -0.178    41.209    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 30.448    

Slack (MET) :             30.448ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.330ns (25.959%)  route 0.941ns (74.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.808ns = ( 40.808 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X48Y67         FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.204     9.694 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.153    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.126    10.279 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482    10.761    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X48Y68         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.481    40.808    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y68         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.657    41.466    
                         clock uncertainty           -0.079    41.387    
    SLICE_X48Y68         FDPE (Recov_fdpe_C_PRE)     -0.178    41.209    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 30.448    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.327ns (29.173%)  route 0.794ns (70.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.753ns = ( 40.753 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y67         FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.204     9.694 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.357    10.051    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.123    10.174 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.437    10.611    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X50Y64         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.426    40.753    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y64         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.635    41.389    
                         clock uncertainty           -0.079    41.310    
    SLICE_X50Y64         FDPE (Recov_fdpe_C_PRE)     -0.187    41.123    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.123    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.327ns (29.173%)  route 0.794ns (70.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.753ns = ( 40.753 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y67         FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.204     9.694 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.357    10.051    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.123    10.174 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.437    10.611    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X50Y64         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.426    40.753    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y64         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.635    41.389    
                         clock uncertainty           -0.079    41.310    
    SLICE_X50Y64         FDPE (Recov_fdpe_C_PRE)     -0.187    41.123    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.123    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.327ns (29.173%)  route 0.794ns (70.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.753ns = ( 40.753 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y67         FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.204     9.694 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.357    10.051    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.123    10.174 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.437    10.611    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X50Y64         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.426    40.753    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y64         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.635    41.389    
                         clock uncertainty           -0.079    41.310    
    SLICE_X50Y64         FDPE (Recov_fdpe_C_PRE)     -0.187    41.123    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.123    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             31.133ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.204ns (40.463%)  route 0.300ns (59.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.810ns = ( 40.810 - 32.000 ) 
    Source Clock Delay      (SCD):    9.491ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.618     9.491    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDPE (Prop_fdpe_C_Q)         0.204     9.695 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.300     9.995    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X48Y66         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.483    40.810    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.657    41.468    
                         clock uncertainty           -0.079    41.389    
    SLICE_X48Y66         FDPE (Recov_fdpe_C_PRE)     -0.261    41.128    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         41.128    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                 31.133    

Slack (MET) :             31.135ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.632%)  route 0.298ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 40.809 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.204     9.694 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.298     9.992    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y67         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.482    40.809    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.657    41.467    
                         clock uncertainty           -0.079    41.388    
    SLICE_X49Y67         FDPE (Recov_fdpe_C_PRE)     -0.261    41.127    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         41.127    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 31.135    

Slack (MET) :             31.135ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.632%)  route 0.298ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 40.809 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.204     9.694 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.298     9.992    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y67         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.482    40.809    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.657    41.467    
                         clock uncertainty           -0.079    41.388    
    SLICE_X49Y67         FDPE (Recov_fdpe_C_PRE)     -0.261    41.127    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         41.127    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 31.135    

Slack (MET) :             31.135ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.632%)  route 0.298ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 40.809 - 32.000 ) 
    Source Clock Delay      (SCD):    9.490ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.617     9.490    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.204     9.694 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.298     9.992    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y67         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=746, routed)         1.482    40.809    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.657    41.467    
                         clock uncertainty           -0.079    41.388    
    SLICE_X49Y67         FDPE (Recov_fdpe_C_PRE)     -0.261    41.127    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         41.127    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 31.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_fdpe_C_Q)         0.091     4.226 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     4.328    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X49Y68         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.910     4.873    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X49Y68         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.726     4.146    
    SLICE_X49Y68         FDPE (Remov_fdpe_C_PRE)     -0.110     4.036    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.036    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDPE (Prop_fdpe_C_Q)         0.091     4.226 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     4.328    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X49Y68         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.910     4.873    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X49Y68         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.726     4.146    
    SLICE_X49Y68         FDPE (Remov_fdpe_C_PRE)     -0.110     4.036    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.036    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.091     4.226 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.134     4.361    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y67         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.911     4.874    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.726     4.147    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.110     4.037    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.091     4.226 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.134     4.361    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y67         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.911     4.874    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.726     4.147    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.110     4.037    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.091     4.226 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.134     4.361    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y67         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.911     4.874    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.726     4.147    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.110     4.037    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.674     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDPE (Prop_fdpe_C_Q)         0.091     4.226 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.134     4.361    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y67         FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.911     4.874    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y67         FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.726     4.147    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.110     4.037    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.059%)  route 0.136ns (59.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.675     4.136    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDPE (Prop_fdpe_C_Q)         0.091     4.227 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.136     4.364    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X48Y66         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.912     4.875    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.726     4.148    
    SLICE_X48Y66         FDPE (Remov_fdpe_C_PRE)     -0.110     4.038    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.038    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.647%)  route 0.413ns (76.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.675     4.136    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDPE (Prop_fdpe_C_Q)         0.100     4.236 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.183     4.420    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.028     4.448 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.230     4.678    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X50Y64         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.882     4.845    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y64         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.709     4.135    
    SLICE_X50Y64         FDPE (Remov_fdpe_C_PRE)     -0.052     4.083    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.083    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.647%)  route 0.413ns (76.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.675     4.136    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDPE (Prop_fdpe_C_Q)         0.100     4.236 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.183     4.420    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.028     4.448 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.230     4.678    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X50Y64         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.882     4.845    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y64         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.709     4.135    
    SLICE_X50Y64         FDPE (Remov_fdpe_C_PRE)     -0.052     4.083    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.083    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.647%)  route 0.413ns (76.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.675     4.136    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y66         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDPE (Prop_fdpe_C_Q)         0.100     4.236 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.183     4.420    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.028     4.448 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.230     4.678    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X50Y64         FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=746, routed)         0.882     4.845    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y64         FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.709     4.135    
    SLICE_X50Y64         FDPE (Remov_fdpe_C_PRE)     -0.052     4.083    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.083    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  0.594    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.223ns (48.788%)  route 0.234ns (51.212%))
  Logic Levels:           0  
  Clock Path Skew:        -6.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 10.365 - 8.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.469     9.342    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.223     9.565 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.234     9.799    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X21Y100        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.587    10.365    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X21Y100        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000    10.365    
                         clock uncertainty           -0.154    10.211    
    SLICE_X21Y100        FDPE (Recov_fdpe_C_PRE)     -0.178    10.033    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.223ns (48.788%)  route 0.234ns (51.212%))
  Logic Levels:           0  
  Clock Path Skew:        -6.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 10.365 - 8.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2850, routed)        1.469     9.342    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.223     9.565 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.234     9.799    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X21Y100        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.587    10.365    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X21Y100        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000    10.365    
                         clock uncertainty           -0.154    10.211    
    SLICE_X21Y100        FDPE (Recov_fdpe_C_PRE)     -0.178    10.033    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  0.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.734ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.279%)  route 0.116ns (53.721%))
  Logic Levels:           0  
  Clock Path Skew:        -2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.642     4.103    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.100     4.203 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.116     4.320    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X21Y100        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.353     1.503    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X21Y100        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000     1.503    
                         clock uncertainty            0.154     1.657    
    SLICE_X21Y100        FDPE (Remov_fdpe_C_PRE)     -0.072     1.585    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.734ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.279%)  route 0.116ns (53.721%))
  Logic Levels:           0  
  Clock Path Skew:        -2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2850, routed)        0.642     4.103    clocks/clk125
    SLICE_X23Y100        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.100     4.203 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.116     4.320    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X21Y100        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.353     1.503    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X21Y100        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000     1.503    
                         clock uncertainty            0.154     1.657    
    SLICE_X21Y100        FDPE (Remov_fdpe_C_PRE)     -0.072     1.585    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  2.734    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.302ns (21.154%)  route 1.126ns (78.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.648     2.641    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.259     2.900 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.542     3.442    eth/fifo/s_aresetn
    SLICE_X19Y102        LUT1 (Prop_lut1_I0_O)        0.043     3.485 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.584     4.069    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X17Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584    10.362    eth/fifo/s_aclk
    SLICE_X17Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/C
                         clock pessimism              0.215    10.577    
                         clock uncertainty           -0.035    10.542    
    SLICE_X17Y101        FDCE (Recov_fdce_C_CLR)     -0.212    10.330    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.302ns (21.154%)  route 1.126ns (78.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.648     2.641    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.259     2.900 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.542     3.442    eth/fifo/s_aresetn
    SLICE_X19Y102        LUT1 (Prop_lut1_I0_O)        0.043     3.485 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.584     4.069    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X17Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584    10.362    eth/fifo/s_aclk
    SLICE_X17Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/C
                         clock pessimism              0.215    10.577    
                         clock uncertainty           -0.035    10.542    
    SLICE_X17Y101        FDPE (Recov_fdpe_C_PRE)     -0.178    10.364    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.302ns (21.154%)  route 1.126ns (78.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.648     2.641    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.259     2.900 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.542     3.442    eth/fifo/s_aresetn
    SLICE_X19Y102        LUT1 (Prop_lut1_I0_O)        0.043     3.485 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.584     4.069    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X17Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584    10.362    eth/fifo/s_aclk
    SLICE_X17Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                         clock pessimism              0.215    10.577    
                         clock uncertainty           -0.035    10.542    
    SLICE_X17Y101        FDPE (Recov_fdpe_C_PRE)     -0.178    10.364    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.302ns (21.154%)  route 1.126ns (78.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.648     2.641    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.259     2.900 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.542     3.442    eth/fifo/s_aresetn
    SLICE_X19Y102        LUT1 (Prop_lut1_I0_O)        0.043     3.485 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.584     4.069    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X17Y101        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584    10.362    eth/fifo/s_aclk
    SLICE_X17Y101        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/C
                         clock pessimism              0.215    10.577    
                         clock uncertainty           -0.035    10.542    
    SLICE_X17Y101        FDPE (Recov_fdpe_C_PRE)     -0.178    10.364    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.302ns (22.483%)  route 1.041ns (77.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.648     2.641    eth/rx_clk
    SLICE_X22Y100        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.259     2.900 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.542     3.442    eth/fifo/s_aresetn
    SLICE_X19Y102        LUT1 (Prop_lut1_I0_O)        0.043     3.485 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.500     3.984    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X17Y102        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.584    10.362    eth/fifo/s_aclk
    SLICE_X17Y102        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                         clock pessimism              0.215    10.577    
                         clock uncertainty           -0.035    10.542    
    SLICE_X17Y102        FDPE (Recov_fdpe_C_PRE)     -0.178    10.364    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.259ns (27.231%)  route 0.692ns (72.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.644     2.637    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.259     2.896 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.692     3.588    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X13Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X13Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X13Y101        FDCE (Recov_fdce_C_CLR)     -0.212    10.328    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.259ns (27.231%)  route 0.692ns (72.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.644     2.637    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.259     2.896 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.692     3.588    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X13Y101        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X13Y101        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X13Y101        FDCE (Recov_fdce_C_CLR)     -0.212    10.328    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.259ns (27.821%)  route 0.672ns (72.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.644     2.637    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.259     2.896 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.672     3.568    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X13Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X13Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X13Y100        FDCE (Recov_fdce_C_CLR)     -0.212    10.328    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.259ns (27.821%)  route 0.672ns (72.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.644     2.637    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.259     2.896 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.672     3.568    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X13Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X13Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X13Y100        FDCE (Recov_fdce_C_CLR)     -0.212    10.328    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.259ns (27.821%)  route 0.672ns (72.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.644     2.637    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.259     2.896 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.672     3.568    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X12Y100        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.582    10.360    eth/fifo/s_aclk
    SLICE_X12Y100        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X12Y100        FDCE (Recov_fdce_C_CLR)     -0.187    10.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  6.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.541%)  route 0.147ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.147     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X14Y102        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.348     1.498    eth/fifo/s_aclk
    SLICE_X14Y102        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                         clock pessimism             -0.203     1.295    
    SLICE_X14Y102        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.020%)  route 0.163ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.163     1.538    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X16Y103        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.349     1.499    eth/fifo/s_aclk
    SLICE_X16Y103        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/C
                         clock pessimism             -0.228     1.271    
    SLICE_X16Y103        FDCE (Remov_fdce_C_CLR)     -0.050     1.221    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.621%)  route 0.196ns (62.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.310     1.257    eth/fifo/s_aclk
    SLICE_X16Y104        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDPE (Prop_fdpe_C_Q)         0.118     1.375 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.196     1.571    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X15Y103        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.347     1.497    eth/fifo/s_aclk
    SLICE_X15Y103        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/C
                         clock pessimism             -0.203     1.294    
    SLICE_X15Y103        FDCE (Remov_fdce_C_CLR)     -0.069     1.225    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.043ns (52.266%)  route 0.953ns (47.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.580     6.924    clocks/clkdiv/clear
    SLICE_X37Y94         FDCE                                         f  clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y94         FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.043ns (52.266%)  route 0.953ns (47.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.580     6.924    clocks/clkdiv/clear
    SLICE_X37Y94         FDCE                                         f  clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y94         FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.043ns (52.266%)  route 0.953ns (47.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.580     6.924    clocks/clkdiv/clear
    SLICE_X37Y94         FDCE                                         f  clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y94         FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.043ns (52.266%)  route 0.953ns (47.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.580     6.924    clocks/clkdiv/clear
    SLICE_X37Y94         FDCE                                         f  clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y94         FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 1.043ns (52.301%)  route 0.951ns (47.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.578     6.923    clocks/clkdiv/clear
    SLICE_X37Y97         FDCE                                         f  clocks/clkdiv/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 1.043ns (52.301%)  route 0.951ns (47.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.578     6.923    clocks/clkdiv/clear
    SLICE_X37Y97         FDCE                                         f  clocks/clkdiv/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 1.043ns (52.301%)  route 0.951ns (47.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.578     6.923    clocks/clkdiv/clear
    SLICE_X37Y97         FDCE                                         f  clocks/clkdiv/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 1.043ns (52.301%)  route 0.951ns (47.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.578     6.923    clocks/clkdiv/clear
    SLICE_X37Y97         FDCE                                         f  clocks/clkdiv/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.496     9.555    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y97         FDCE                                         r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              0.328     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.636    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 1.043ns (52.445%)  route 0.946ns (47.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.573     6.917    clocks/clkdiv/clear
    SLICE_X37Y91         FDCE                                         f  clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.494     9.553    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.328     9.882    
                         clock uncertainty           -0.035     9.846    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.212     9.634    clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 1.043ns (52.445%)  route 0.946ns (47.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.631     4.929    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.929 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.373     6.302    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.345 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.573     6.917    clocks/clkdiv/clear
    SLICE_X37Y91         FDCE                                         f  clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          1.494     9.553    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y91         FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.328     9.882    
                         clock uncertainty           -0.035     9.846    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.212     9.634    clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  2.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.426ns (54.677%)  route 0.353ns (45.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.161     2.961    clocks/clkdiv/clear
    SLICE_X37Y95         FDCE                                         f  clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y95         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.426ns (54.677%)  route 0.353ns (45.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.161     2.961    clocks/clkdiv/clear
    SLICE_X37Y95         FDCE                                         f  clocks/clkdiv/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y95         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[18]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.426ns (54.677%)  route 0.353ns (45.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.161     2.961    clocks/clkdiv/clear
    SLICE_X37Y95         FDCE                                         f  clocks/clkdiv/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y95         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[19]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.426ns (54.677%)  route 0.353ns (45.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.161     2.961    clocks/clkdiv/clear
    SLICE_X37Y95         FDCE                                         f  clocks/clkdiv/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y95         FDCE                                         r  clocks/clkdiv/cnt_reg[19]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y95         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[20]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.426ns (52.668%)  route 0.383ns (47.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.191     2.990    clocks/clkdiv/clear
    SLICE_X37Y96         FDCE                                         f  clocks/clkdiv/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.426ns (52.668%)  route 0.383ns (47.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.191     2.990    clocks/clkdiv/clear
    SLICE_X37Y96         FDCE                                         f  clocks/clkdiv/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[22]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.426ns (52.668%)  route 0.383ns (47.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.191     2.990    clocks/clkdiv/clear
    SLICE_X37Y96         FDCE                                         f  clocks/clkdiv/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.426ns (52.668%)  route 0.383ns (47.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.191     2.990    clocks/clkdiv/clear
    SLICE_X37Y96         FDCE                                         f  clocks/clkdiv/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y96         FDCE                                         r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.426ns (51.913%)  route 0.395ns (48.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.203     3.002    clocks/clkdiv/clear
    SLICE_X37Y93         FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y93         FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y93         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.426ns (51.913%)  route 0.395ns (48.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.684     2.181    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y94         SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.579 r  clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.192     2.771    clocks/clkdiv/rst_b
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.028     2.799 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.203     3.002    clocks/clkdiv/clear
    SLICE_X37Y93         FDCE                                         f  clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=37, routed)          0.925     2.579    clocks/clkdiv/clk200_BUFG
    SLICE_X37Y93         FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.364     2.214    
    SLICE_X37Y93         FDCE (Remov_fdce_C_CLR)     -0.069     2.145    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.857    





