<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/xc9500/data/xmlReport9k.dtd">
<document><ascFile>subtract.rpt</ascFile><devFile>C:/Xilinx/xc9500/data/xc95108.chp</devFile><mfdFile>subtract.mfd</mfdFile><htmlFile logo="xc9500_logo.jpg" pin_legend="pinlegend.htm" logic_legend="logiclegend.htm"/><header pkg="PC84" date="10-23-2004" time=" 10:18PM" speed="-7" design="subtract" device="XC95108" status="1" eqnType="1" version="1.0" statusStr="Successful" swVersion="G.37"/><inputs id="A0_SPECSIG"/><inputs id="A1_SPECSIG"/><inputs id="A3_SPECSIG"/><inputs id="B3_SPECSIG"/><inputs id="A2_SPECSIG"/><inputs id="B2_SPECSIG"/><inputs id="B1_SPECSIG"/><inputs id="B0_SPECSIG"/><global_inputs id="En" use="GTS1"/><pin id="FB1_MC2_PIN1" use="O" pinnum="1" signal="Z0_SPECSIG"/><pin id="FB1_MC3_PIN2" pinnum="2"/><pin id="FB1_MC5_PIN3" pinnum="3"/><pin id="FB1_MC6_PIN4" pinnum="4"/><pin id="FB1_MC8_PIN5" use="I" pinnum="5" signal="B3_SPECSIG"/><pin id="FB1_MC9_PIN6" pinnum="6"/><pin id="FB1_MC11_PIN7" pinnum="7"/><pin id="FB1_MC12_PIN9" pinnum="9"/><pin id="FB1_MC14_PIN10" pinnum="10"/><pin id="FB1_MC15_PIN11" pinnum="11"/><pin id="FB1_MC16_PIN12" pinnum="12"/><pin id="FB1_MC17_PIN13" pinnum="13"/><pin id="FB2_MC2_PIN71" use="b_SPECSIG" pinnum="71"/><pin id="FB2_MC3_PIN72" use="O" pinnum="72" signal="Z4_SPECSIG"/><pin id="FB2_MC5_PIN74" pinnum="74"/><pin id="FB2_MC6_PIN75" pinnum="75"/><pin id="FB2_MC8_PIN76" use="GTS" pinnum="76" signal="En"/><pin id="FB2_MC9_PIN77" pinnum="77"/><pin id="FB2_MC11_PIN79" pinnum="79"/><pin id="FB2_MC12_PIN80" pinnum="80"/><pin id="FB2_MC14_PIN81" pinnum="81"/><pin id="FB2_MC15_PIN82" pinnum="82"/><pin id="FB2_MC16_PIN83" use="I" pinnum="83" signal="A3_SPECSIG"/><pin id="FB2_MC17_PIN84" pinnum="84"/><pin id="FB3_MC2_PIN14" use="I" pinnum="14" signal="B2_SPECSIG"/><pin id="FB3_MC3_PIN15" use="O" pinnum="15" signal="Z3_SPECSIG"/><pin id="FB3_MC5_PIN17" use="I" pinnum="17" signal="A2_SPECSIG"/><pin id="FB3_MC6_PIN18" pinnum="18"/><pin id="FB3_MC8_PIN19" pinnum="19"/><pin id="FB3_MC9_PIN20" pinnum="20"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN23" pinnum="23"/><pin id="FB3_MC14_PIN24" pinnum="24"/><pin id="FB3_MC15_PIN25" pinnum="25"/><pin id="FB3_MC16_PIN26" pinnum="26"/><pin id="FB3_MC17_PIN31" pinnum="31"/><pin id="FB4_MC2_PIN57" use="b_SPECSIG" pinnum="57"/><pin id="FB4_MC3_PIN58" use="O" pinnum="58" signal="Z2_SPECSIG"/><pin id="FB4_MC5_PIN61" pinnum="61"/><pin id="FB4_MC6_PIN62" pinnum="62"/><pin id="FB4_MC8_PIN63" pinnum="63"/><pin id="FB4_MC9_PIN65" pinnum="65"/><pin id="FB4_MC11_PIN66" pinnum="66"/><pin id="FB4_MC12_PIN67" pinnum="67"/><pin id="FB4_MC14_PIN68" pinnum="68"/><pin id="FB4_MC15_PIN69" pinnum="69"/><pin id="FB4_MC17_PIN70" use="I" pinnum="70" signal="A0_SPECSIG"/><pin id="FB5_MC2_PIN32" use="O" pinnum="32" signal="Z1_SPECSIG"/><pin id="FB5_MC3_PIN33" pinnum="33"/><pin id="FB5_MC5_PIN34" pinnum="34"/><pin id="FB5_MC6_PIN35" pinnum="35"/><pin id="FB5_MC8_PIN36" pinnum="36"/><pin id="FB5_MC9_PIN37" use="I" pinnum="37" signal="B0_SPECSIG"/><pin id="FB5_MC11_PIN39" pinnum="39"/><pin id="FB5_MC12_PIN40" pinnum="40"/><pin id="FB5_MC14_PIN41" pinnum="41"/><pin id="FB5_MC15_PIN43" pinnum="43"/><pin id="FB5_MC17_PIN44" use="I" pinnum="44" signal="A1_SPECSIG"/><pin id="FB6_MC2_PIN45" pinnum="45"/><pin id="FB6_MC3_PIN46" pinnum="46"/><pin id="FB6_MC5_PIN47" pinnum="47"/><pin id="FB6_MC6_PIN48" pinnum="48"/><pin id="FB6_MC8_PIN50" pinnum="50"/><pin id="FB6_MC9_PIN51" pinnum="51"/><pin id="FB6_MC11_PIN52" pinnum="52"/><pin id="FB6_MC12_PIN53" use="I" pinnum="53" signal="B1_SPECSIG"/><pin id="FB6_MC14_PIN54" pinnum="54"/><pin id="FB6_MC15_PIN55" pinnum="55"/><pin id="FB6_MC17_PIN56" pinnum="56"/><fblock id="FB1" pinUse="2" inputUse="2"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="2" signal="Z0_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN2"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN3"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN4"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN5"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN6"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN9"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN10"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN11"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN12"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN13"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="A0_SPECSIG"/><fbinput id="FB1_I2" signal="B0_SPECSIG"/><pterm id="FB1_2_1"><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_2_2"><signal id="B0_SPECSIG"/></pterm><equation id="Z0_SPECSIG"><d1><eq_pterm ptindx="FB1_2_1"/></d1><d2><eq_pterm ptindx="FB1_2_2"/></d2><oe><fastsig signal="En"/></oe></equation></fblock><fblock id="FB2" pinUse="2" inputUse="8"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN71"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3" pt4="FB2_2_4" pt5="FB2_2_5"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN72" sigUse="8" signal="Z4_SPECSIG"><pterms pt1="FB2_3_1" pt2="FB2_3_2" pt3="FB2_3_3" pt4="FB2_3_4" pt5="FB2_3_5"/></macrocell><macrocell id="FB2_MC4"><pterms pt1="FB2_4_1" pt2="FB2_4_2" pt3="FB2_4_3" pt4="FB2_4_4" pt5="FB2_4_5"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN74"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN75"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN76"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN77"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN79"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN80"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN81"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN82"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN83"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN84"/><macrocell id="FB2_MC18" sigUse="5" signal="add_0X3add_0X3_D_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3"/></macrocell><fbinput id="FB2_I1" signal="A0_SPECSIG"/><fbinput id="FB2_I2" signal="A1_SPECSIG"/><fbinput id="FB2_I3" signal="A2_SPECSIG"/><fbinput id="FB2_I4" signal="A3_SPECSIG"/><fbinput id="FB2_I5" signal="B0_SPECSIG"/><fbinput id="FB2_I6" signal="B1_SPECSIG"/><fbinput id="FB2_I7" signal="B2_SPECSIG"/><fbinput id="FB2_I8" signal="B3_SPECSIG"/><pterm id="FB2_2_1"><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/></pterm><pterm id="FB2_2_2"><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_2_3"><signal id="A0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_2_4"><signal id="A0_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB2_2_5"><signal id="A0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_3_1"><signal id="A3_SPECSIG" negated="ON"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_3_2"><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB2_3_3"><signal id="A2_SPECSIG" negated="ON"/><signal id="B2_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_3_4"><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB2_3_5"><signal id="A1_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B2_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_4_1"><signal id="A0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="A0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_4_3"><signal id="A0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB2_4_4"><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/></pterm><pterm id="FB2_4_5"><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="B2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_2"><signal id="A3_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB2_18_3"><signal id="A3_SPECSIG" negated="ON"/><signal id="B3_SPECSIG" negated="ON"/></pterm><equation id="Z4_SPECSIG"><d2><eq_pterm ptindx="FB2_3_1"/><eq_pterm ptindx="FB2_3_2"/><eq_pterm ptindx="FB2_3_3"/><eq_pterm ptindx="FB2_3_4"/><eq_pterm ptindx="FB2_3_5"/><eq_pterm import="1" ptindx="FB2_2_1"/><eq_pterm import="1" ptindx="FB2_2_2"/><eq_pterm import="1" ptindx="FB2_2_3"/><eq_pterm import="1" ptindx="FB2_2_4"/><eq_pterm import="1" ptindx="FB2_2_5"/><eq_pterm import="1" ptindx="FB2_4_1"/><eq_pterm import="1" ptindx="FB2_4_2"/><eq_pterm import="1" ptindx="FB2_4_3"/><eq_pterm import="1" ptindx="FB2_4_4"/><eq_pterm import="1" ptindx="FB2_4_5"/></d2><oe><fastsig signal="En"/></oe></equation><equation id="add_0X3add_0X3_D_SPECSIG"><d1><eq_pterm ptindx="FB2_18_1"/></d1><d2><eq_pterm ptindx="FB2_18_2"/><eq_pterm ptindx="FB2_18_3"/></d2></equation></fblock><fblock id="FB3" pinUse="3" inputUse="7"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN14"><pterms pt1="FB3_2_1" pt2="FB3_2_2"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN15" sigUse="7" signal="Z3_SPECSIG"><pterms pt1="FB3_3_1" pt2="FB3_3_2" pt3="FB3_3_3" pt4="FB3_3_4" pt5="FB3_3_5"/></macrocell><macrocell id="FB3_MC4"><pterms pt1="FB3_4_1" pt2="FB3_4_2"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN17"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN18"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN19"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN20"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN23"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN24"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN25"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN26"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN31"/><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="A0_SPECSIG"/><fbinput id="FB3_I2" signal="A1_SPECSIG"/><fbinput id="FB3_I3" signal="A2_SPECSIG"/><fbinput id="FB3_I4" signal="B0_SPECSIG"/><fbinput id="FB3_I5" signal="B1_SPECSIG"/><fbinput id="FB3_I6" signal="B2_SPECSIG"/><fbinput id="FB3_I7" signal="add_0X3add_0X3_D_SPECSIG"/><pterm id="FB3_2_1"><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/></pterm><pterm id="FB3_2_2"><signal id="A1_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB3_3_1"><signal id="add_0X3add_0X3_D_SPECSIG"/></pterm><pterm id="FB3_3_2"><signal id="A2_SPECSIG" negated="ON"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB3_3_3"><signal id="A0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_3_4"><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="B2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_3_5"><signal id="A0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB3_4_1"><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/></pterm><pterm id="FB3_4_2"><signal id="A0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><equation id="Z3_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB3_3_1"/></d1><d2><eq_pterm ptindx="FB3_3_2"/><eq_pterm ptindx="FB3_3_3"/><eq_pterm ptindx="FB3_3_4"/><eq_pterm ptindx="FB3_3_5"/><eq_pterm import="1" ptindx="FB3_2_1"/><eq_pterm import="1" ptindx="FB3_2_2"/><eq_pterm import="1" ptindx="FB3_4_1"/><eq_pterm import="1" ptindx="FB3_4_2"/></d2><oe><fastsig signal="En"/></oe></equation></fblock><fblock id="FB4" pinUse="2" inputUse="6"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN57"><pterms pt1="FB4_2_1" pt2="FB4_2_2"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN58" sigUse="6" signal="Z2_SPECSIG"><pterms pt1="FB4_3_1" pt2="FB4_3_2" pt3="FB4_3_3" pt4="FB4_3_4" pt5="FB4_3_5"/></macrocell><macrocell id="FB4_MC4"><pterms pt1="FB4_4_1" pt2="FB4_4_2"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PIN61"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN62"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN63"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN65"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN66"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN67"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN68"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN69"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN70"/><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="A0_SPECSIG"/><fbinput id="FB4_I2" signal="A1_SPECSIG"/><fbinput id="FB4_I3" signal="A2_SPECSIG"/><fbinput id="FB4_I4" signal="B0_SPECSIG"/><fbinput id="FB4_I5" signal="B1_SPECSIG"/><fbinput id="FB4_I6" signal="B2_SPECSIG"/><pterm id="FB4_2_1"><signal id="A1_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB4_2_2"><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="B2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3_1"><signal id="A2_SPECSIG"/></pterm><pterm id="FB4_3_2"><signal id="A0_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="B2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3_3"><signal id="A0_SPECSIG"/><signal id="B1_SPECSIG" negated="ON"/><signal id="B2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3_4"><signal id="A1_SPECSIG"/><signal id="B1_SPECSIG" negated="ON"/><signal id="B2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3_5"><signal id="A1_SPECSIG"/><signal id="B0_SPECSIG" negated="ON"/><signal id="B2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_4_1"><signal id="A0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><pterm id="FB4_4_2"><signal id="A0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="B2_SPECSIG"/></pterm><equation id="Z2_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB4_3_1"/></d1><d2><eq_pterm ptindx="FB4_3_2"/><eq_pterm ptindx="FB4_3_3"/><eq_pterm ptindx="FB4_3_4"/><eq_pterm ptindx="FB4_3_5"/><eq_pterm import="1" ptindx="FB4_2_1"/><eq_pterm import="1" ptindx="FB4_2_2"/><eq_pterm import="1" ptindx="FB4_4_1"/><eq_pterm import="1" ptindx="FB4_4_2"/></d2><oe><fastsig signal="En"/></oe></equation></fblock><fblock id="FB5" pinUse="3" inputUse="4"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN32" sigUse="4" signal="Z1_SPECSIG"><pterms pt1="FB5_2_1" pt2="FB5_2_2" pt3="FB5_2_3" pt4="FB5_2_4"/></macrocell><macrocell id="FB5_MC3" pin="FB5_MC3_PIN33"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN34"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN35"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN36"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN37"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN39"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN40"/><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN41"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN43"/><macrocell id="FB5_MC16"/><macrocell id="FB5_MC17" pin="FB5_MC17_PIN44"/><macrocell id="FB5_MC18"/><fbinput id="FB5_I1" signal="A0_SPECSIG"/><fbinput id="FB5_I2" signal="A1_SPECSIG"/><fbinput id="FB5_I3" signal="B0_SPECSIG"/><fbinput id="FB5_I4" signal="B1_SPECSIG"/><pterm id="FB5_2_1"><signal id="A1_SPECSIG"/></pterm><pterm id="FB5_2_2"><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/></pterm><pterm id="FB5_2_3"><signal id="A0_SPECSIG"/><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/></pterm><pterm id="FB5_2_4"><signal id="A0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/></pterm><equation id="Z1_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB5_2_1"/></d1><d2><eq_pterm ptindx="FB5_2_2"/><eq_pterm ptindx="FB5_2_3"/><eq_pterm ptindx="FB5_2_4"/></d2><oe><fastsig signal="En"/></oe></equation></fblock><fblock id="FB6" pinUse="1" inputUse="0"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN45"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN46"/><macrocell id="FB6_MC4"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN47"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN48"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN50"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN51"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PIN52"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN53"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN54"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN55"/><macrocell id="FB6_MC16"/><macrocell id="FB6_MC17" pin="FB6_MC17_PIN56"/><macrocell id="FB6_MC18"/></fblock><vcc/><gnd/><compOpts loc="ON" uim="ON" part="xc95108-7-PC84" prld="LOW" slew="FAST" mlopt="ON" power="STD" gsropt="ON" gtsopt="ON" inputs="36" keepio="OFF" pinfbk="ON" pterms="25" unused="OFF" exhaust="OFF" gclkopt="ON" wysiwyg="OFF" ignorets="OFF" localfbk="ON" optimize="SPEED"/><specSig value="A&lt;0&gt;" signal="A0_SPECSIG"/><specSig value="A&lt;1&gt;" signal="A1_SPECSIG"/><specSig value="A&lt;3&gt;" signal="A3_SPECSIG"/><specSig value="B&lt;3&gt;" signal="B3_SPECSIG"/><specSig value="A&lt;2&gt;" signal="A2_SPECSIG"/><specSig value="B&lt;2&gt;" signal="B2_SPECSIG"/><specSig value="B&lt;1&gt;" signal="B1_SPECSIG"/><specSig value="B&lt;0&gt;" signal="B0_SPECSIG"/><specSig value="Z&lt;0&gt;" signal="Z0_SPECSIG"/><specSig value="(b)" signal="b_SPECSIG"/><specSig value="Z&lt;4&gt;" signal="Z4_SPECSIG"/><specSig value="Z&lt;3&gt;" signal="Z3_SPECSIG"/><specSig value="Z&lt;2&gt;" signal="Z2_SPECSIG"/><specSig value="Z&lt;1&gt;" signal="Z1_SPECSIG"/><specSig value="add_0/X3/add_0/X3_D" signal="add_0X3add_0X3_D_SPECSIG"/></document>
