

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Sun Dec  1 23:20:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3390|     3390|  33.900 us|  33.900 us|  3391|  3391|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132  |convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2  |     3384|     3384|  33.840 us|  33.840 us|  3384|  3384|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      185|      718|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|       80|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      265|      818|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132  |convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2  |        0|   6|  185|  718|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                     |        0|   6|  185|  718|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  43|          8|    1|          8|
    |kernel_address0  |  31|          6|    4|         24|
    |kernel_address1  |  26|          5|    4|         20|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 100|         19|    9|         52|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  7|   0|    7|          0|
    |empty_14_reg_217                                                             |  8|   0|    8|          0|
    |empty_15_reg_222                                                             |  8|   0|    8|          0|
    |empty_16_reg_237                                                             |  8|   0|    8|          0|
    |empty_17_reg_242                                                             |  8|   0|    8|          0|
    |empty_18_reg_257                                                             |  8|   0|    8|          0|
    |empty_19_reg_262                                                             |  8|   0|    8|          0|
    |empty_20_reg_267                                                             |  8|   0|    8|          0|
    |empty_reg_202                                                                |  8|   0|    8|          0|
    |grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start_reg  |  1|   0|    1|          0|
    |trunc_ln9_reg_272                                                            |  8|   0|    8|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 80|   0|   80|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|   convolution|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|   convolution|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|   convolution|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|   convolution|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|   convolution|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|   convolution|  return value|
|img_in_address0   |  out|   10|   ap_memory|        img_in|         array|
|img_in_ce0        |  out|    1|   ap_memory|        img_in|         array|
|img_in_q0         |   in|   32|   ap_memory|        img_in|         array|
|img_in_address1   |  out|   10|   ap_memory|        img_in|         array|
|img_in_ce1        |  out|    1|   ap_memory|        img_in|         array|
|img_in_q1         |   in|   32|   ap_memory|        img_in|         array|
|kernel_address0   |  out|    4|   ap_memory|        kernel|         array|
|kernel_ce0        |  out|    1|   ap_memory|        kernel|         array|
|kernel_q0         |   in|   32|   ap_memory|        kernel|         array|
|kernel_address1   |  out|    4|   ap_memory|        kernel|         array|
|kernel_ce1        |  out|    1|   ap_memory|        kernel|         array|
|kernel_q1         |   in|   32|   ap_memory|        kernel|         array|
|img_out_address0  |  out|   10|   ap_memory|       img_out|         array|
|img_out_ce0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_we0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_d0        |  out|   32|   ap_memory|       img_out|         array|
+------------------+-----+-----+------------+--------------+--------------+

