--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ND_DS18B20_HTSTO_TRIAC_SSBD.twx
ND_DS18B20_HTSTO_TRIAC_SSBD.ncd -o ND_DS18B20_HTSTO_TRIAC_SSBD.twr
ND_DS18B20_HTSTO_TRIAC_SSBD.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              ND_DS18B20_HTSTO_TRIAC_SSBD.ncd
Physical constraint file: ND_DS18B20_HTSTO_TRIAC_SSBD.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    4.987(R)|    0.021(R)|CKHT_BUFGP        |   0.000|
            |    2.524(F)|    0.050(F)|CKHT_BUFGP        |   0.000|
BTN<1>      |    1.848(F)|    0.789(F)|CKHT_BUFGP        |   0.000|
BTN<2>      |    2.534(F)|    0.514(F)|CKHT_BUFGP        |   0.000|
DS18B20     |    2.562(R)|    0.074(R)|CKHT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
BELL        |   12.492(R)|CKHT_BUFGP        |   0.000|
            |   15.317(F)|CKHT_BUFGP        |   0.000|
DS18B20     |    8.312(R)|CKHT_BUFGP        |   0.000|
LCD_DB<0>   |    9.379(F)|CKHT_BUFGP        |   0.000|
LCD_DB<1>   |    8.693(F)|CKHT_BUFGP        |   0.000|
LCD_DB<2>   |    8.681(F)|CKHT_BUFGP        |   0.000|
LCD_DB<3>   |    7.983(F)|CKHT_BUFGP        |   0.000|
LCD_DB<4>   |    8.101(F)|CKHT_BUFGP        |   0.000|
LCD_DB<5>   |    9.303(F)|CKHT_BUFGP        |   0.000|
LCD_DB<6>   |    7.280(F)|CKHT_BUFGP        |   0.000|
LCD_DB<7>   |    7.010(F)|CKHT_BUFGP        |   0.000|
LCD_E       |    7.594(F)|CKHT_BUFGP        |   0.000|
LCD_RS      |    7.553(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |    9.319|         |   13.026|   13.656|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |BELL           |    8.541|
SW<1>          |TRIAC          |    5.400|
SWP            |LCD_P          |    6.851|
---------------+---------------+---------+


Analysis completed Fri May 19 02:00:22 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



