

================================================================
== Vivado HLS Report for 'moments'
================================================================
* Date:           Thu Jan 09 04:42:10 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8304200|  8304200|  8304201|  8304201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: img_0_data_stream_0_V [1/1] 0.00ns
:18  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
:21  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
:24  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
:27  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
:30  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
:33  %img_1_data_stream_2_V = alloca i8, align 1


 <State 2>: 1.57ns
ST_2: stg_27 [2/2] 1.57ns
:42  call fastcc void @moments_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_28 [1/2] 0.00ns
:42  call fastcc void @moments_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: calc_ret [2/2] 0.00ns
:43  %calc_ret = call fastcc { i21, i21, i86, i45 } @moments_calc(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 6.08ns
ST_5: calc_ret [1/2] 6.08ns
:43  %calc_ret = call fastcc { i21, i21, i86, i45 } @moments_calc(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)

ST_5: x_center_V [1/1] 0.00ns
:44  %x_center_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 0

ST_5: y_center_V [1/1] 0.00ns
:45  %y_center_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 1

ST_5: mult86_V [1/1] 0.00ns
:46  %mult86_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 2

ST_5: sub45_V [1/1] 0.00ns
:47  %sub45_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 3

ST_5: tmp [1/1] 0.00ns
:48  %tmp = trunc i86 %mult86_V to i64


 <State 6>: 6.28ns
ST_6: multi [6/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_6: subtr2 [1/1] 0.00ns
:50  %subtr2 = sext i45 %sub45_V to i64

ST_6: subtr [6/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 7>: 6.28ns
ST_7: multi [5/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_7: subtr [5/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 8>: 6.28ns
ST_8: multi [4/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_8: subtr [4/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 9>: 6.28ns
ST_9: multi [3/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_9: subtr [3/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 10>: 6.28ns
ST_10: multi [2/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_10: subtr [2/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 11>: 6.28ns
ST_11: multi [1/6] 6.28ns
:49  %multi = uitofp i64 %tmp to double

ST_11: subtr [1/6] 6.28ns
:51  %subtr = sitofp i64 %subtr2 to double


 <State 12>: 8.20ns
ST_12: tmp_i_i [2/2] 8.20ns
:56  %tmp_i_i = call fastcc double @"moments_atan2_cordic<double>"(double %multi, double %subtr) nounwind

ST_12: stg_50 [2/2] 0.00ns
:59  call fastcc void @moments_Mat2AXIvideo(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 13>: 5.18ns
ST_13: tmp_i_i [1/2] 5.18ns
:56  %tmp_i_i = call fastcc double @"moments_atan2_cordic<double>"(double %multi, double %subtr) nounwind

ST_13: stg_52 [1/2] 4.38ns
:59  call fastcc void @moments_Mat2AXIvideo(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 14>: 7.79ns
ST_14: tmp_4 [6/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 15>: 7.79ns
ST_15: tmp_4 [5/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 16>: 7.79ns
ST_16: tmp_4 [4/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 17>: 7.79ns
ST_17: tmp_4 [3/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 18>: 7.79ns
ST_18: tmp_4 [2/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 19>: 7.79ns
ST_19: tmp_4 [1/6] 7.79ns
:57  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01


 <State 20>: 1.00ns
ST_20: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_V_data_V), !map !7

ST_20: stg_60 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_keep_V), !map !13

ST_20: stg_61 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_strb_V), !map !17

ST_20: stg_62 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_user_V), !map !21

ST_20: stg_63 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_last_V), !map !25

ST_20: stg_64 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_id_V), !map !29

ST_20: stg_65 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_dest_V), !map !33

ST_20: stg_66 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V_data_V), !map !37

ST_20: stg_67 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_keep_V), !map !41

ST_20: stg_68 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_strb_V), !map !45

ST_20: stg_69 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_user_V), !map !49

ST_20: stg_70 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_last_V), !map !53

ST_20: stg_71 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_id_V), !map !57

ST_20: stg_72 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_dest_V), !map !61

ST_20: stg_73 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !65

ST_20: stg_74 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !69

ST_20: stg_75 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(double* %angle), !map !73

ST_20: stg_76 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @moments_str) nounwind

ST_20: empty [1/1] 0.00ns
:19  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_20: stg_78 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_18 [1/1] 0.00ns
:22  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_20: stg_80 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_19 [1/1] 0.00ns
:25  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_20: stg_82 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_20 [1/1] 0.00ns
:28  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_20: stg_84 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_21 [1/1] 0.00ns
:31  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_20: stg_86 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: empty_22 [1/1] 0.00ns
:34  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_20: stg_88 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_20: stg_89 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_90 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_91 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_92 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_93 [1/1] 0.00ns
:40  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: stg_94 [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecInterface(double* %angle, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_20: tmp_1 [1/1] 0.00ns
:52  %tmp_1 = zext i21 %x_center_V to i32

ST_20: stg_96 [1/1] 1.00ns
:53  call void @_ssdm_op_Write.s_axilite.i32P(i32* %x, i32 %tmp_1)

ST_20: tmp_2 [1/1] 0.00ns
:54  %tmp_2 = zext i21 %y_center_V to i32

ST_20: stg_98 [1/1] 1.00ns
:55  call void @_ssdm_op_Write.s_axilite.i32P(i32* %y, i32 %tmp_2)

ST_20: stg_99 [1/1] 1.00ns
:58  call void @_ssdm_op_Write.s_axilite.doubleP(double* %angle, double %tmp_4)

ST_20: stg_100 [1/1] 0.00ns
:60  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
