#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 13 20:41:02 2025
# Process ID: 31260
# Current directory: /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1
# Command line: vivado -log xdma_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xdma_0.tcl
# Log file: /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/xdma_0.vds
# Journal file: /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/vivado.jou
#-----------------------------------------------------------
source xdma_0.tcl -notrace
Command: synth_design -top xdma_0 -part xc7z100ffv900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31457 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:43944]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:43945]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:309]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:310]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1480.422 ; gain = 118.500 ; free physical = 27643 ; free virtual = 37605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/synth/xdma_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_core_top' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:60]
	Parameter COMPONENT_NAME bound to: xdma_0 - type: string 
	Parameter VERSION bound to: 6 - type: integer 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter VCU1262 bound to: FALSE - type: string 
	Parameter xlnx_ref_board bound to: None - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Add-in_Card - type: string 
	Parameter PL_UPSTREAM_FACING bound to: true - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: false - type: string 
	Parameter PCIE_BLK_LOCN bound to: 0 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 0 - type: integer 
	Parameter DRP_CLK_SEL bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
	Parameter PIPE_DEBUG_EN bound to: FALSE - type: string 
	Parameter SILICON_REV bound to: Pre-Production - type: string 
	Parameter PIPE_SIM bound to: false - type: string 
	Parameter EXT_CH_GT_DRP bound to: false - type: string 
	Parameter PCIE3_DRP bound to: false - type: string 
	Parameter DEDICATE_PERST bound to: true - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: false - type: string 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 28705 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 131072 - type: integer 
	Parameter PF1_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 37137 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 37393 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 37649 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter AXILITE_MASTER_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter AXILITE_MASTER_CONTROL bound to: 0 - type: integer 
	Parameter XDMA_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter XDMA_CONTROL bound to: 4 - type: integer 
	Parameter AXIST_BYPASS_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter AXIST_BYPASS_CONTROL bound to: 4 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter C_COMP_TIMEOUT bound to: 1 - type: integer 
	Parameter SHARED_LOGIC bound to: 0 - type: integer 
	Parameter SHARED_LOGIC_CLK bound to: false - type: string 
	Parameter SHARED_LOGIC_CLK_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC_7XG2 bound to: false - type: string 
	Parameter EN_TRANSCEIVER_STATUS_PORTS bound to: false - type: string 
	Parameter IS_BOARD_PROJECT bound to: 0 - type: integer 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter SELECT_QUAD bound to: GTH_Quad_128 - type: string 
	Parameter ULTRASCALE bound to: FALSE - type: string 
	Parameter ULTRASCALE_PLUS bound to: FALSE - type: string 
	Parameter V7_GEN3 bound to: FALSE - type: string 
	Parameter MSI_ENABLED bound to: FALSE - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter XDMA_PCIE_64BIT_EN bound to: xdma_pcie_64bit_en - type: string 
	Parameter XDMA_AXI_INTF_MM bound to: 1 - type: integer 
	Parameter XDMA_AXILITE_MASTER bound to: FALSE - type: string 
	Parameter XDMA_AXIST_BYPASS bound to: TRUE - type: string 
	Parameter XDMA_RNUM_CHNL bound to: 1 - type: integer 
	Parameter XDMA_WNUM_CHNL bound to: 1 - type: integer 
	Parameter XDMA_AXILITE_SLAVE bound to: FALSE - type: string 
	Parameter XDMA_NUM_USR_IRQ bound to: 16 - type: integer 
	Parameter XDMA_RNUM_RIDS bound to: 32 - type: integer 
	Parameter XDMA_WNUM_RIDS bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter XDMA_NUM_PCIE_TAG bound to: 32 - type: integer 
	Parameter EN_WCHNL_0 bound to: TRUE - type: string 
	Parameter EN_WCHNL_1 bound to: FALSE - type: string 
	Parameter EN_WCHNL_2 bound to: FALSE - type: string 
	Parameter EN_WCHNL_3 bound to: FALSE - type: string 
	Parameter EN_WCHNL_4 bound to: FALSE - type: string 
	Parameter EN_WCHNL_5 bound to: FALSE - type: string 
	Parameter EN_WCHNL_6 bound to: FALSE - type: string 
	Parameter EN_WCHNL_7 bound to: FALSE - type: string 
	Parameter EN_RCHNL_0 bound to: TRUE - type: string 
	Parameter EN_RCHNL_1 bound to: FALSE - type: string 
	Parameter EN_RCHNL_2 bound to: FALSE - type: string 
	Parameter EN_RCHNL_3 bound to: FALSE - type: string 
	Parameter EN_RCHNL_4 bound to: FALSE - type: string 
	Parameter EN_RCHNL_5 bound to: FALSE - type: string 
	Parameter EN_RCHNL_6 bound to: FALSE - type: string 
	Parameter EN_RCHNL_7 bound to: FALSE - type: string 
	Parameter XDMA_DSC_BYPASS bound to: FALSE - type: string 
	Parameter C_METERING_ON bound to: 1 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter DSC_BYPASS_RD bound to: 0 - type: integer 
	Parameter DSC_BYPASS_WR bound to: 0 - type: integer 
	Parameter XDMA_STS_PORTS bound to: FALSE - type: string 
	Parameter MSIX_ENABLED bound to: TRUE - type: string 
	Parameter WR_CH0_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH1_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH2_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH3_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH0_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH1_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH2_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH3_ENABLED bound to: FALSE - type: string 
	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
	Parameter RQ_SEQ_NUM_IGNORE bound to: 0 - type: integer 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXT_IF bound to: FALSE - type: string 
	Parameter C_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_PARITY_GEN bound to: 0 - type: integer 
	Parameter C_PARITY_PROP bound to: 0 - type: integer 
	Parameter EN_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: false - type: string 
	Parameter MM_SLAVE_EN bound to: 0 - type: integer 
	Parameter DMA_EN bound to: 1 - type: integer 
	Parameter FUNC_MODE bound to: 1 - type: integer 
	Parameter INTERRUPT_OUT_WIDTH bound to: 1 - type: integer 
	Parameter C_MSI_RX_PIN_EN bound to: 0 - type: integer 
	Parameter C_MSIX_RX_PIN_EN bound to: 1 - type: integer 
	Parameter C_INTX_RX_PIN_EN bound to: 1 - type: integer 
	Parameter MSIX_RX_DECODE_EN bound to: FALSE - type: string 
	Parameter MSIX_VEC_NUM bound to: 64 - type: integer 
	Parameter PF1_ENABLED bound to: 0 - type: integer 
	Parameter PF2_ENABLED bound to: 0 - type: integer 
	Parameter PF3_ENABLED bound to: 0 - type: integer 
	Parameter C_AXIBAR_NUM bound to: 1 - type: integer 
	Parameter C_AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AXI_SLAVE_IF bound to: TRUE - type: string 
	Parameter EN_AXI_MASTER_IF bound to: TRUE - type: string 
	Parameter C_INCLUDE_BAROFFSET_REG bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 32'b00000000000000000001000000000000 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_S_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_S_AXI_NUM_WRITE bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_WRITE bound to: 4 - type: integer 
	Parameter MSIX_IMPL_EXT bound to: FALSE - type: string 
	Parameter AXI_ACLK_LOOPBACK bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 18 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter BARLITE1 bound to: 0 - type: integer 
	Parameter BARLITE2 bound to: 7 - type: integer 
	Parameter C_MSIX_INT_TABLE_EN bound to: 1 - type: integer 
	Parameter VCU118_BOARD bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_0 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_1 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_2 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_3 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_4 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_5 bound to: 1 - type: integer 
	Parameter C_MSI_ENABLED bound to: FALSE - type: string 
	Parameter C_NUM_DSC_PCIE_RID bound to: 32 - type: integer 
	Parameter C_NUM_PCIE_DSC_CPL_DID bound to: 256 - type: integer 
	Parameter C_NUM_AXI_DSC_CPL_DID bound to: 64 - type: integer 
	Parameter MULTQ_CHNL bound to: 8'b00000000 
	Parameter IMPL_TARGET bound to: SOFT - type: string 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 8 - type: integer 
	Parameter USE_ATTR bound to: 0 - type: integer 
	Parameter XDMA_DSC_ENG bound to: 1 - type: integer 
	Parameter C_H2C_TUSER_WIDTH bound to: 48 - type: integer 
	Parameter C_C2H_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIBAR_REGIONEN bound to: 0 - type: integer 
	Parameter C_AXIBAR_NOXLATE bound to: 0 - type: integer 
	Parameter C_AXIBAR2PCIEATTR_0 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_1 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_2 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_3 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_4 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_5 bound to: 3'b000 
	Parameter C_IGNORE_SIZE_AXI_SLAVE bound to: 1 - type: integer 
	Parameter C_TIMEOUT0_SEL bound to: 14 - type: integer 
	Parameter C_TIMEOUT1_SEL bound to: 15 - type: integer 
	Parameter C_TIMEOUT_MULT bound to: 3 - type: integer 
	Parameter C_OLD_BRIDGE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_LAST_CORE_CAP_ADDR bound to: 256 - type: integer 
	Parameter C_VSEC_CAP_ADDR bound to: 296 - type: integer 
	Parameter C_VSEC_CAP_LAST bound to: FALSE - type: string 
	Parameter C_VSEC_ID bound to: 16'b0000000000000000 
	Parameter C_NUM_USER_INTR bound to: 9 - type: integer 
	Parameter C_NUM_USER_NEW_INTR bound to: 6 - type: integer 
	Parameter C_USER_PTR bound to: 16'b0000000011011000 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIL_AWUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXIL_ARUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter C_ECC_ENABLE bound to: 0 - type: integer 
	Parameter C_DSC_MAGIC_EN bound to: 1 - type: integer 
	Parameter C_NUMQ_PER_CHNL bound to: 256 - type: integer 
	Parameter C_RD_BUFFER_ADDR_SIZE bound to: 9 - type: integer 
	Parameter C_RD_BUFFER_SIZE_BITS bound to: 5 - type: integer 
	Parameter C_PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR_AS bound to: 1 - type: integer 
	Parameter C_NUM_MSIX_VECTORS bound to: 32 - type: integer 
	Parameter DMA_SP bound to: 0 - type: integer 
	Parameter DMA_MM bound to: 1 - type: integer 
	Parameter DMA_ST bound to: 0 - type: integer 
	Parameter DMA_RESET_SOURCE_SEL bound to: 0 - type: integer 
	Parameter C_ADDR_BITS bound to: 64 - type: integer 
	Parameter STS_WIDTH bound to: 8 - type: integer 
	Parameter BACKPRESSURE bound to: 0 - type: integer 
	Parameter USR_MPL_SIZE bound to: 4096 - type: integer 
	Parameter USR_MRS_SIZE bound to: 4096 - type: integer 
	Parameter PMON_EN bound to: 1 - type: integer 
	Parameter MULT_PF_DES bound to: FALSE - type: string 
	Parameter SPLIT_DMA bound to: FALSE - type: string 
	Parameter SPLIT_DMA_SINGLE_PF bound to: FALSE - type: string 
	Parameter PIPE_LINE_STAGE bound to: 2 - type: integer 
	Parameter AXIS_PIPE_LINE_STAGE bound to: 0 - type: integer 
	Parameter VU9P_TUL_EX bound to: FALSE - type: string 
	Parameter PCIE_BLK_TYPE bound to: 0 - type: integer 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_DVSEC bound to: FALSE - type: string 
	Parameter ENABLE_ATS_SWITCH bound to: FALSE - type: string 
	Parameter CDC_WB_EN bound to: 1 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter C_ATS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ATS_CQ_TUSER_WIDTH bound to: 85 - type: integer 
	Parameter C_ATS_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter C_ATS_RQ_TUSER_WIDTH bound to: 60 - type: integer 
	Parameter C_ATS_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter C_ATS_SWITCH_UNIQUE_BDF bound to: 1 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter C_NUM_OF_SC bound to: 1 - type: integer 
	Parameter USR_IRQ_EXDES bound to: FALSE - type: string 
	Parameter AXI_VIP_IN_EXDES bound to: FALSE - type: string 
	Parameter XDMA_NON_INCREMENTAL_EXDES bound to: FALSE - type: string 
	Parameter XDMA_ST_INFINITE_DESC_EXDES bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter EN_PCIE_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter MULTQ_EN bound to: 0 - type: integer 
	Parameter C_PCIE_PFS_SUPPORTED bound to: 0 - type: integer 
	Parameter C_SRIOV_EN bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF0 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF0 bound to: 1 - type: integer 
	Parameter BARLITE_INT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF3 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF0 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF1 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF2 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF3 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF0 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF1 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF2 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF0 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_INT_PF0 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF1 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF2 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF3 bound to: 1 - type: integer 
	Parameter C_C2H_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_H2C_NUM_CHNL bound to: 1 - type: integer 
	Parameter H2C_XDMA_CHNL bound to: 15 - type: integer 
	Parameter C2H_XDMA_CHNL bound to: 15 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter C_ENABLE_RESOURCE_REDUCTION bound to: FALSE - type: string 
	Parameter C_ATS_ENABLE bound to: FALSE - type: string 
	Parameter C_PRI_ENABLE bound to: FALSE - type: string 
	Parameter C_FF_ON_INT_IF bound to: FALSE - type: string 
	Parameter SOFT_RESET_EN bound to: FALSE - type: string 
	Parameter C_ATS_OFFSET bound to: 30'b000000000000000000000100100000 
	Parameter C_PR_OFFSET bound to: 30'b000000000000000000000100100100 
	Parameter C_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_PR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter C_OST_PR_CAP bound to: 0 - type: integer 
	Parameter AXSIZE_BYTE_ACCESS_EN bound to: FALSE - type: string 
	Parameter PF_SWAP bound to: FALSE - type: string 
	Parameter RUNBIT_FIX bound to: FALSE - type: string 
	Parameter RBAR_ENABLE bound to: FALSE - type: string 
	Parameter AXI4MM_ULTRA bound to: 0 - type: integer 
	Parameter DAT_WIDTH bound to: 64 - type: integer 
	Parameter DIFF_AXI_ADDR_WIDTH bound to: 0 - type: integer 
	Parameter C_H2C_NUM_RIDS bound to: 32 - type: integer 
	Parameter C_C2H_NUM_RIDS bound to: 16 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 16 - type: integer 
	Parameter C_GEN2_DEVICES bound to: 1'b1 
	Parameter C_LEGACY_INT_EN bound to: FALSE - type: string 
	Parameter RUN_BIT_FIX bound to: 0 - type: integer 
	Parameter MULT_PF_DESIGN bound to: 0 - type: integer 
	Parameter NUM_PFS bound to: 1 - type: integer 
	Parameter SRIOV_EN bound to: 0 - type: integer 
	Parameter C_PCIEBAR_LEN_0 bound to: 16 - type: integer 
	Parameter C_PCIEBAR_LEN_1 bound to: 20 - type: integer 
	Parameter C_PCIEBAR_LEN_2 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_3 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_4 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_5 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_6 bound to: 7 - type: integer 
	Parameter BARLITE0 bound to: 7 - type: integer 
	Parameter C_INCLUDE_RC bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_3_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_6_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3318]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3319]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3320]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3321]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3322]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3323]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3324]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3326]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3327]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3329]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3330]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3331]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3332]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3333]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3335]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3336]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3337]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3340]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3341]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3342]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3343]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3344]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3345]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3349]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3351]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3352]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3353]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3354]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3355]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3356]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3357]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3358]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3359]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3360]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3361]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3362]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3363]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3364]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3365]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3366]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3367]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3368]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3369]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3370]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3371]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3372]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3373]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3374]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3375]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3376]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3377]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3378]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3379]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3380]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3381]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3382]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3383]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3384]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3385]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3387]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3388]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3389]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3390]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3391]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3392]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3393]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3394]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3395]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3396]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3398]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3399]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3400]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3401]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3402]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3403]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3404]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3405]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3406]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3407]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3408]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3409]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3410]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3411]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3412]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3413]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3414]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3415]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3416]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3417]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3418]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3420]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3421]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3422]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3423]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync' (1#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
WARNING: [Synth 8-4767] Trying to implement RAM 'rdreqRunBufAddrq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqRunBufAddrq_ff_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'rdreqIdq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqIdq_ff_reg" dissolved into registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized0' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized0' (6#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead' (7#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO' (8#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'brespLastq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "brespLastq_ff_reg" dissolved into registers
WARNING: [Synth 8-5858] RAM axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized1' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOAsync__parameterized1' (10#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized0' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized0' (10#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized0' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized0' (10#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-5858] RAM wb_req_pay_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized1' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized1' (11#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized2' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized2' (12#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized3' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead__parameterized3' (12#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_wr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_rd_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized1' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized1' (26#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized2' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized2' (26#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFOHead2' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFOHead2' (27#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-5858] RAM rreq_head_info_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized3' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized3' (33#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized4' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_GenericFIFO__parameterized4' (33#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (38#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
WARNING: [Synth 8-5858] RAM c2h_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_rrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_wrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_xdma_pktin_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_multq_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM m_axis_h2c_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_mask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_base_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_axi_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_pcie_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_dma_bram_wrap' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_2_blk_mem_64_reg_be' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_1/synth/xdma_v4_1_2_blk_mem_64_reg_be.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_2_blk_mem_64_reg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     7.638025 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_1/synth/xdma_v4_1_2_blk_mem_64_reg_be.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_2_blk_mem_64_reg_be' (51#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_1/synth/xdma_v4_1_2_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_dma_bram_wrap' (52#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_2_dma_bram_wrap__parameterized0' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_2_blk_mem_64_noreg_be' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_2/synth/xdma_v4_1_2_blk_mem_64_noreg_be.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_2_blk_mem_64_noreg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     7.638025 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_2/synth/xdma_v4_1_2_blk_mem_64_noreg_be.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_2_blk_mem_64_noreg_be' (53#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_2/synth/xdma_v4_1_2_blk_mem_64_noreg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_2_dma_bram_wrap__parameterized0' (53#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv:63]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_1' has an internal driver [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4827]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_2' has an internal driver [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4828]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_3' has an internal driver [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4829]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_1' has an internal driver [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4830]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_2' has an internal driver [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4831]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_3' has an internal driver [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4832]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_to_pcie3_wrapper' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:58]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter C_LEGACY_INT_EN bound to: FALSE - type: string 
	Parameter C_MSI_EN bound to: FALSE - type: string 
	Parameter C_MSIX_EN bound to: TRUE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_axi_stream_intf' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_axi_stream_intf.sv:58]
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_rx_demux' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_rx_demux.sv:78]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter FIFO_SAFE_FREE_SPACE_LIMIT bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_dma_cpl' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 22 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 95 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 64 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 6 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 45 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 62 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_dma_cpl' (81#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_tgt_brdg' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 22 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 95 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 14 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_tgt_brdg' (83#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_rx_destraddler' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_rx_destraddler.sv:79]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_rx_destraddler' (84#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_rx_destraddler.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_rx_demux' (85#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_rx_demux.sv:78]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_tx_mux' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tx_mux.sv:77]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_REQ bound to: 2'b01 
	Parameter SM_TGT bound to: 2'b10 
	Parameter SM_MSIX bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tx_mux.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_tx_mux' (86#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tx_mux.sv:77]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_dma_req' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:76]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_RQ_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_DW0_DW1 bound to: 3'b001 
	Parameter TX_DATA bound to: 3'b010 
	Parameter TX_DATA_N bound to: 3'b011 
	Parameter TX_WAIT bound to: 3'b100 
	Parameter TX_NEW bound to: 3'b101 
	Parameter TX_PENDING bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:215]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_ep_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:201]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_rid_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:202]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_tag_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:203]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_cid_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:204]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_tc_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:205]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_attr_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_dma_req' (87#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv:76]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_dma_cpl' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:76]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_RC_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_DW0_DW1 bound to: 3'b001 
	Parameter RX_DATA bound to: 3'b010 
	Parameter RX_DATA_N bound to: 3'b011 
	Parameter RX_NEW bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:199]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_td_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:183]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_rid_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:187]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_be_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:190]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_addr_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:191]
WARNING: [Synth 8-6014] Unused sequential element wr_data_reg_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_dma_cpl' (88#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv:76]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_tgt_req' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_req.sv:76]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_CQ_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_DW0_DW1 bound to: 3'b001 
	Parameter RX_DW2 bound to: 3'b010 
	Parameter RX_WAIT bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_req.sv:196]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_id_en_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_req.sv:173]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_ep_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_req.sv:180]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_lbe_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_req.sv:187]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_tgt_req' (89#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_req.sv:76]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_tgt_cpl' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv:77]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_CC_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_DW0_DW1 bound to: 3'b001 
	Parameter TX_DW2 bound to: 3'b010 
	Parameter TX_WAIT bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv:174]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_cid_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv:166]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_tc_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv:167]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_attr_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv:168]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_ecrc_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_tgt_cpl' (90#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv:77]
WARNING: [Synth 8-3848] Net rx_np_req in module/entity xdma_0_axi_stream_intf does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_axi_stream_intf.sv:105]
WARNING: [Synth 8-3848] Net pcie_rq_tag in module/entity xdma_0_axi_stream_intf does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_axi_stream_intf.sv:145]
WARNING: [Synth 8-3848] Net pcie_rq_tag_vld in module/entity xdma_0_axi_stream_intf does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_axi_stream_intf.sv:146]
WARNING: [Synth 8-3848] Net pcie_cq_np_req_count in module/entity xdma_0_axi_stream_intf does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_axi_stream_intf.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_axi_stream_intf' (91#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_axi_stream_intf.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_cfg_sideband' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:58]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter C_LEGACY_INT_EN bound to: FALSE - type: string 
	Parameter C_MSI_EN bound to: FALSE - type: string 
	Parameter C_MSIX_EN bound to: TRUE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter MSIX_STATE_FIRST bound to: 2'b00 
	Parameter MSIX_STATE_SECOND bound to: 2'b01 
	Parameter MSIX_STATE_LAST bound to: 2'b10 
	Parameter MSIX_STATE_STATUS bound to: 2'b11 
	Parameter msix_fmt bound to: 3'b010 
	Parameter msix_type bound to: 5'b00000 
	Parameter msix_tc bound to: 3'b000 
	Parameter msix_attr bound to: 3'b000 
	Parameter msix_tph bound to: 1'b0 
	Parameter msix_td bound to: 1'b0 
	Parameter msix_ep bound to: 1'b0 
	Parameter msix_at bound to: 2'b00 
	Parameter msix_len bound to: 10'b0000000001 
	Parameter msix_tag bound to: 8'b00000000 
	Parameter msix_lbe bound to: 4'b0000 
	Parameter msix_fbe bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:548]
WARNING: [Synth 8-3848] Net g2ip_pl_transmit_hot_rst in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:252]
WARNING: [Synth 8-3848] Net g2ip_pl_downstream_deemph_source in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:253]
WARNING: [Synth 8-3848] Net cfg_phy_link_status in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:267]
WARNING: [Synth 8-3848] Net cfg_function_power_state in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:273]
WARNING: [Synth 8-3848] Net cfg_link_power_state in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:274]
WARNING: [Synth 8-3848] Net cfg_ltssm_state in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:283]
WARNING: [Synth 8-3848] Net cfg_dpa_substate_change in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:285]
WARNING: [Synth 8-3848] Net cfg_obff_enable in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:286]
WARNING: [Synth 8-3848] Net cfg_pl_status_change in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:287]
WARNING: [Synth 8-3848] Net cfg_msg_received in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:289]
WARNING: [Synth 8-3848] Net cfg_msg_received_data in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:290]
WARNING: [Synth 8-3848] Net cfg_msg_received_type in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:291]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_done in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:296]
WARNING: [Synth 8-3848] Net cfg_per_func_status_data in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:307]
WARNING: [Synth 8-3848] Net cfg_per_function_update_done in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:310]
WARNING: [Synth 8-3848] Net cfg_power_state_change_interrupt in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:316]
WARNING: [Synth 8-3848] Net cfg_ext_read_received in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:322]
WARNING: [Synth 8-3848] Net cfg_ext_write_received in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:323]
WARNING: [Synth 8-3848] Net cfg_ext_register_number in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:324]
WARNING: [Synth 8-3848] Net cfg_ext_function_number in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:325]
WARNING: [Synth 8-3848] Net cfg_ext_write_data in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:326]
WARNING: [Synth 8-3848] Net cfg_ext_write_byte_enable in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:327]
WARNING: [Synth 8-3848] Net cfg_vf_status in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:349]
WARNING: [Synth 8-3848] Net cfg_vf_power_state in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:350]
WARNING: [Synth 8-3848] Net cfg_tph_requester_enable in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:351]
WARNING: [Synth 8-3848] Net cfg_tph_st_mode in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:352]
WARNING: [Synth 8-3848] Net cfg_vf_tph_requester_enable in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:353]
WARNING: [Synth 8-3848] Net cfg_vf_tph_st_mode in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:354]
WARNING: [Synth 8-3848] Net cfg_flr_in_process in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:355]
WARNING: [Synth 8-3848] Net cfg_vf_flr_in_process in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:356]
WARNING: [Synth 8-3848] Net cfg_hot_reset_out in module/entity xdma_0_cfg_sideband does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_cfg_sideband' (92#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie2_ip.v:66]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie2_top' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie2_top.v:59]
	Parameter c_component_name bound to: xdma_0_pcie2_ip - type: string 
	Parameter dev_port_type bound to: 0000 - type: string 
	Parameter c_dev_port_type bound to: 0 - type: string 
	Parameter c_header_type bound to: 00 - type: string 
	Parameter c_upstream_facing bound to: TRUE - type: string 
	Parameter max_lnk_wdt bound to: 000001 - type: string 
	Parameter max_lnk_spd bound to: 2 - type: string 
	Parameter c_gen1 bound to: 1'b1 
	Parameter c_int_width bound to: 64 - type: integer 
	Parameter pci_exp_int_freq bound to: 1 - type: integer 
	Parameter c_pcie_fast_config bound to: 0 - type: integer 
	Parameter bar_0 bound to: FFFF0000 - type: string 
	Parameter bar_1 bound to: FFF00000 - type: string 
	Parameter bar_2 bound to: 00000000 - type: string 
	Parameter bar_3 bound to: 00000000 - type: string 
	Parameter bar_4 bound to: 00000000 - type: string 
	Parameter bar_5 bound to: 00000000 - type: string 
	Parameter xrom_bar bound to: 00000000 - type: string 
	Parameter cost_table bound to: 1 - type: integer 
	Parameter ven_id bound to: 10EE - type: string 
	Parameter dev_id bound to: 7021 - type: string 
	Parameter rev_id bound to: 00 - type: string 
	Parameter subsys_ven_id bound to: 10EE - type: string 
	Parameter subsys_id bound to: 0007 - type: string 
	Parameter class_code bound to: 020000 - type: string 
	Parameter cardbus_cis_ptr bound to: 00000000 - type: string 
	Parameter cap_ver bound to: 2 - type: string 
	Parameter c_pcie_cap_slot_implemented bound to: FALSE - type: string 
	Parameter mps bound to: 010 - type: string 
	Parameter cmps bound to: 2 - type: string 
	Parameter ext_tag_fld_sup bound to: FALSE - type: string 
	Parameter c_dev_control_ext_tag_default bound to: FALSE - type: string 
	Parameter phantm_func_sup bound to: 00 - type: string 
	Parameter c_phantom_functions bound to: 0 - type: string 
	Parameter ep_l0s_accpt_lat bound to: 000 - type: string 
	Parameter c_ep_l0s_accpt_lat bound to: 0 - type: string 
	Parameter ep_l1_accpt_lat bound to: 111 - type: string 
	Parameter c_ep_l1_accpt_lat bound to: 7 - type: string 
	Parameter c_cpl_timeout_disable_sup bound to: FALSE - type: string 
	Parameter c_cpl_timeout_range bound to: 0010 - type: string 
	Parameter c_cpl_timeout_ranges_sup bound to: 2 - type: string 
	Parameter c_buf_opt_bma bound to: TRUE - type: string 
	Parameter c_perf_level_high bound to: TRUE - type: string 
	Parameter c_tx_last_tlp bound to: 29 - type: string 
	Parameter c_rx_ram_limit bound to: 7FF - type: string 
	Parameter c_fc_ph bound to: 32 - type: string 
	Parameter c_fc_pd bound to: 437 - type: string 
	Parameter c_fc_nph bound to: 12 - type: string 
	Parameter c_fc_npd bound to: 24 - type: string 
	Parameter c_fc_cplh bound to: 36 - type: string 
	Parameter c_fc_cpld bound to: 461 - type: string 
	Parameter c_cpl_inf bound to: TRUE - type: string 
	Parameter c_cpl_infinite bound to: TRUE - type: string 
	Parameter c_surprise_dn_err_cap bound to: FALSE - type: string 
	Parameter c_dll_lnk_actv_cap bound to: FALSE - type: string 
	Parameter c_lnk_bndwdt_notif bound to: FALSE - type: string 
	Parameter c_external_clocking bound to: TRUE - type: string 
	Parameter c_trgt_lnk_spd bound to: 2 - type: string 
	Parameter c_hw_auton_spd_disable bound to: FALSE - type: string 
	Parameter c_de_emph bound to: FALSE - type: string 
	Parameter slot_clk bound to: TRUE - type: string 
	Parameter c_rcb bound to: 0 - type: string 
	Parameter c_root_cap_crs bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_butn bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_cap bound to: FALSE - type: string 
	Parameter c_slot_cap_mrl bound to: FALSE - type: string 
	Parameter c_slot_cap_elec_interlock bound to: FALSE - type: string 
	Parameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_limit_value bound to: 0 - type: string 
	Parameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string 
	Parameter c_slot_cap_physical_slot_num bound to: 0 - type: string 
	Parameter intx bound to: TRUE - type: string 
	Parameter int_pin bound to: 1 - type: string 
	Parameter c_msi_cap_on bound to: FALSE - type: string 
	Parameter c_pm_cap_next_ptr bound to: 60 - type: string 
	Parameter c_msi_64b_addr bound to: TRUE - type: string 
	Parameter c_msi bound to: 0 - type: string 
	Parameter c_msi_mult_msg_extn bound to: 0 - type: string 
	Parameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string 
	Parameter c_msix_cap_on bound to: TRUE - type: string 
	Parameter c_msix_next_ptr bound to: 00 - type: string 
	Parameter c_pcie_cap_next_ptr bound to: 9C - type: string 
	Parameter c_msix_table_size bound to: 01E - type: string 
	Parameter c_msix_table_offset bound to: 00008000 - type: string 
	Parameter c_msix_table_bir bound to: 0 - type: string 
	Parameter c_msix_pba_offset bound to: 00008FE0 - type: string 
	Parameter c_msix_pba_bir bound to: 0 - type: string 
	Parameter dsi bound to: 0 - type: string 
	Parameter c_dsi_bool bound to: FALSE - type: string 
	Parameter d1_sup bound to: 0 - type: string 
	Parameter c_d1_support bound to: FALSE - type: string 
	Parameter d2_sup bound to: 0 - type: string 
	Parameter c_d2_support bound to: FALSE - type: string 
	Parameter pme_sup bound to: 0F - type: string 
	Parameter c_pme_support bound to: 0F - type: string 
	Parameter no_soft_rst bound to: TRUE - type: string 
	Parameter pwr_con_d0_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_con_d1_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_con_d2_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_con_d3_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter pwr_dis_d0_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_dis_d1_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_dis_d2_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_dis_d3_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter c_dsn_cap_enabled bound to: TRUE - type: string 
	Parameter c_dsn_base_ptr bound to: 100 - type: string 
	Parameter c_vc_cap_enabled bound to: FALSE - type: string 
	Parameter c_vc_base_ptr bound to: 000 - type: string 
	Parameter c_vc_cap_reject_snoop bound to: FALSE - type: string 
	Parameter c_vsec_cap_enabled bound to: FALSE - type: string 
	Parameter c_vsec_base_ptr bound to: 000 - type: string 
	Parameter c_vsec_next_ptr bound to: 000 - type: string 
	Parameter c_dsn_next_ptr bound to: 000 - type: string 
	Parameter c_vc_next_ptr bound to: 000 - type: string 
	Parameter c_pci_cfg_space_addr bound to: 3F - type: string 
	Parameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string 
	Parameter c_last_cfg_dw bound to: 10C - type: string 
	Parameter c_enable_msg_route bound to: 00000000000 - type: string 
	Parameter bram_lat bound to: 0 - type: string 
	Parameter c_rx_raddr_lat bound to: 0 - type: string 
	Parameter c_rx_rdata_lat bound to: 2 - type: string 
	Parameter c_rx_write_lat bound to: 0 - type: string 
	Parameter c_tx_raddr_lat bound to: 0 - type: string 
	Parameter c_tx_rdata_lat bound to: 2 - type: string 
	Parameter c_tx_write_lat bound to: 0 - type: string 
	Parameter c_ll_ack_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_ack_timeout_function bound to: 0 - type: string 
	Parameter c_ll_ack_timeout bound to: 0000 - type: string 
	Parameter c_ll_replay_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_replay_timeout_func bound to: 1 - type: string 
	Parameter c_ll_replay_timeout bound to: 0000 - type: string 
	Parameter c_dis_lane_reverse bound to: TRUE - type: string 
	Parameter c_upconfig_capable bound to: TRUE - type: string 
	Parameter c_disable_scrambling bound to: FALSE - type: string 
	Parameter c_disable_tx_aspm_l0s bound to: FALSE - type: string 
	Parameter c_rev_gt_order bound to: FALSE - type: string 
	Parameter c_pcie_dbg_ports bound to: FALSE - type: string 
	Parameter pci_exp_ref_freq bound to: 0 - type: string 
	Parameter c_xlnx_ref_board bound to: NONE - type: string 
	Parameter c_pcie_blk_locn bound to: 0 - type: string 
	Parameter c_ur_atomic bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string 
	Parameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string 
	Parameter c_link_cap_aspm_optionality bound to: FALSE - type: string 
	Parameter c_aer_cap_on bound to: FALSE - type: string 
	Parameter c_aer_base_ptr bound to: 000 - type: string 
	Parameter c_aer_cap_nextptr bound to: 000 - type: string 
	Parameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string 
	Parameter c_aer_cap_multiheader bound to: FALSE - type: string 
	Parameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string 
	Parameter c_rbar_cap_on bound to: FALSE - type: string 
	Parameter c_rbar_base_ptr bound to: 000 - type: string 
	Parameter c_rbar_cap_nextptr bound to: 000 - type: string 
	Parameter c_rbar_num bound to: 0 - type: string 
	Parameter c_rbar_cap_sup0 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index0 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup1 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index1 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup2 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index2 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup3 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index3 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup4 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index4 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup5 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index5 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string 
	Parameter c_recrc_check bound to: 0 - type: string 
	Parameter c_recrc_check_trim bound to: FALSE - type: string 
	Parameter c_disable_rx_poisoned_resp bound to: FALSE - type: string 
	Parameter c_trn_np_fc bound to: FALSE - type: string 
	Parameter c_ur_inv_req bound to: TRUE - type: string 
	Parameter c_ur_prs_response bound to: TRUE - type: string 
	Parameter c_silicon_rev bound to: 2 - type: string 
	Parameter c_aer_cap_optional_err_support bound to: 000000 - type: string 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter ERR_REPORTING_IF bound to: TRUE - type: string 
	Parameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_core_top' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:65]
	Parameter CFG_VEND_ID bound to: 16'b0001000011101110 
	Parameter CFG_DEV_ID bound to: 16'b0111000000100001 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001000011101110 
	Parameter CFG_SUBSYS_ID bound to: 16'b0000000000000111 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -65536 - type: integer 
	Parameter BAR1 bound to: -1048576 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000000100000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000001000111111100000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000001000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000011110 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (93#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_top' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_top.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -65536 - type: integer 
	Parameter BAR1 bound to: -1048576 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000000100000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000001000111111100 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000001000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000011110 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_axi_basic_top' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_top.v:68]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_pipeline' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_pipeline' (94#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_null_gen' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_null_gen.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_null_gen' (95#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx' (96#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:572]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:420]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:654]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl' (97#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_pipeline' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_pipeline.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_pipeline.v:527]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_pipeline' (98#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx' (99#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_top' (100#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_7x' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_7x.v:63]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -65536 - type: integer 
	Parameter BAR1 bound to: -1048576 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000000100000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000001000111111100 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000001000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000011110 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_bram_top_7x' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_top_7x.v:72]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_brams_7x' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_brams_7x.v:65]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_bram_7x' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_7x.v:63]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BRAM_TDP_MACRO' [/home/chenxun/Software/Vivado/Vivado/2018.3/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0010010 
	Parameter READ_WIDTH_B bound to: 7'b0010010 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 18 - type: integer 
	Parameter rd_width_b bound to: 18 - type: integer 
	Parameter wr_width_a bound to: 18 - type: integer 
	Parameter wr_width_b bound to: 18 - type: integer 
	Parameter DIA_WIDTH bound to: 16 - type: integer 
	Parameter DIB_WIDTH bound to: 16 - type: integer 
	Parameter DOA_WIDTH bound to: 16 - type: integer 
	Parameter DOB_WIDTH bound to: 16 - type: integer 
	Parameter DIPA_WIDTH bound to: 2 - type: integer 
	Parameter DIPB_WIDTH bound to: 2 - type: integer 
	Parameter DOPA_WIDTH bound to: 2 - type: integer 
	Parameter DOPB_WIDTH bound to: 2 - type: integer 
	Parameter WEA_WIDTH bound to: 2 - type: integer 
	Parameter WEB_WIDTH bound to: 2 - type: integer 
	Parameter least_width_A bound to: 16 - type: integer 
	Parameter least_width_B bound to: 16 - type: integer 
	Parameter RDA_BYTE_WIDTH bound to: 2 - type: integer 
	Parameter RDB_BYTE_WIDTH bound to: 2 - type: integer 
	Parameter WRA_WIDTHP bound to: 2 - type: integer 
	Parameter WRB_WIDTHP bound to: 2 - type: integer 
	Parameter RDA_WIDTHP bound to: 2 - type: integer 
	Parameter RDB_WIDTHP bound to: 2 - type: integer 
	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 18 - type: integer 
	Parameter fin_rd_widthb bound to: 18 - type: integer 
	Parameter fin_wr_widtha bound to: 18 - type: integer 
	Parameter fin_wr_widthb bound to: 18 - type: integer 
	Parameter INIT_SRVAL_WIDTH_SIZE bound to: 36 - type: integer 
	Parameter inita_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter initb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvala_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvalb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50514]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (101#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50514]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_TDP_MACRO' (102#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_bram_7x' (103#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_7x.v:63]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_brams_7x' (104#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_brams_7x.v:65]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_bram_top_7x' (105#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_top_7x.v:72]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:36371]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -65536 - type: integer 
	Parameter BAR1 bound to: -1048576 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000000100000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000001000111111100 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000001000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000011110 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (106#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:36371]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_7x' (107#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_pipeline' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_pipeline.v:63]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_misc' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_misc.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_misc' (108#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_misc.v:63]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_lane' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_lane.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_lane' (109#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_pipeline' (110#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pcie_top' (111#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_top.v:62]
WARNING: [Synth 8-350] instance 'pcie_top_i' of module 'xdma_0_pcie2_ip_pcie_top' requires 362 connections, but only 359 given [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_gt_top' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_top.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 1 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_gt_rx_valid_filter_7x' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:62]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:190]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:134]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:143]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:144]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_gt_rx_valid_filter_7x' (112#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pipe_wrapper' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_wrapper.v:156]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pipe_clock' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_clock.v:67]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter PCIE_GEN1_MODE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (113#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:666]
	Parameter CE_TYPE_CE0 bound to: SYNC - type: string 
	Parameter CE_TYPE_CE1 bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (114#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:666]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (115#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
WARNING: [Synth 8-6014] Unused sequential element pclk_sel_slave_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_clock.v:589]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pipe_clock' (116#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_clock.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pipe_reset' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_reset.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pipe_reset' (117#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_reset.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_qpll_reset' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_reset.v:66]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_qpll_reset' (118#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pipe_rate' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_rate.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pipe_rate' (119#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie2_ip_pipe_drp' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_drp.v:66]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pipe_drp' (120#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_drp.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_eq.v:401]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_rxeq_scan' (121#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pipe_eq' (122#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_eq.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_qpll_drp' (123#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_drp.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (124#1) [/home/chenxun/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_gtp_cpllpd_ovrd' (125#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_qpll_wrapper' (126#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_wrapper.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_gt_common' (127#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_common.v:56]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
WARNING: [Synth 8-6014] Unused sequential element resetovrd_disble.reset_cnt_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_user.v:384]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_user.v:561]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie2_ip_pipe_user' (128#1) [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_user.v:67]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_sync.v:612]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter CLK_COR_MIN_LAT bound to: 13 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 15 - type: integer 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 13 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
WARNING: [Synth 8-350] instance 'pcie2_ip_i' of module 'xdma_0_pcie2_ip' requires 156 connections, but only 147 given [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-6014] Unused sequential element sys_rst_lock_reg_reg was removed.  [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3982]
WARNING: [Synth 8-3848] Net gt_drp_clk in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2367]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_enable_int in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3684]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_mmenable in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3685]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_1 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2499]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_1 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2500]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_2 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2506]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_2 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2507]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_3 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2513]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_3 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2514]
WARNING: [Synth 8-3848] Net c2h_sts_0 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2657]
WARNING: [Synth 8-3848] Net h2c_sts_0 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2658]
WARNING: [Synth 8-3848] Net c2h_sts_1 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2661]
WARNING: [Synth 8-3848] Net h2c_sts_1 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2662]
WARNING: [Synth 8-3848] Net c2h_sts_2 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2665]
WARNING: [Synth 8-3848] Net h2c_sts_2 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2666]
WARNING: [Synth 8-3848] Net c2h_sts_3 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2669]
WARNING: [Synth 8-3848] Net h2c_sts_3 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2670]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_0 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2299]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_0 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2300]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_1 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2301]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_1 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2302]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_2 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2303]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_2 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2304]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_3 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2305]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_3 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2306]
WARNING: [Synth 8-3848] Net pipe_debug_inject_tx_status in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2307]
WARNING: [Synth 8-3848] Net pipe_debug_inject_rx_status in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2308]
WARNING: [Synth 8-3848] Net pipe_rxprbserr in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2921]
WARNING: [Synth 8-3848] Net pipe_rst_fsm in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2923]
WARNING: [Synth 8-3848] Net pipe_qrst_fsm in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2924]
WARNING: [Synth 8-3848] Net pipe_rate_fsm in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2925]
WARNING: [Synth 8-3848] Net pipe_sync_fsm_tx in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2926]
WARNING: [Synth 8-3848] Net pipe_sync_fsm_rx in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2927]
WARNING: [Synth 8-3848] Net pipe_drp_fsm in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2928]
WARNING: [Synth 8-3848] Net pipe_rst_idle in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2929]
WARNING: [Synth 8-3848] Net pipe_qrst_idle in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2930]
WARNING: [Synth 8-3848] Net pipe_rate_idle in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2931]
WARNING: [Synth 8-3848] Net pipe_eyescandataerror in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2932]
WARNING: [Synth 8-3848] Net pipe_rxstatus in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2933]
WARNING: [Synth 8-3848] Net pipe_dmonitorout in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2934]
WARNING: [Synth 8-3848] Net pipe_cpll_lock in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2935]
WARNING: [Synth 8-3848] Net pipe_qpll_lock in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2936]
WARNING: [Synth 8-3848] Net pipe_rxpmaresetdone in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2937]
WARNING: [Synth 8-3848] Net pipe_rxbufstatus in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2938]
WARNING: [Synth 8-3848] Net pipe_txphaligndone in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2939]
WARNING: [Synth 8-3848] Net pipe_txphinitdone in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2940]
WARNING: [Synth 8-3848] Net pipe_txdlysresetdone in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2941]
WARNING: [Synth 8-3848] Net pipe_rxphaligndone in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2942]
WARNING: [Synth 8-3848] Net pipe_rxdlysresetdone in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2943]
WARNING: [Synth 8-3848] Net pipe_rxsyncdone in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2944]
WARNING: [Synth 8-3848] Net pipe_rxdisperr in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2945]
WARNING: [Synth 8-3848] Net pipe_rxnotintable in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2946]
WARNING: [Synth 8-3848] Net pipe_rxcommadet in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2947]
WARNING: [Synth 8-3848] Net gt_ch_drp_rdy in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2948]
WARNING: [Synth 8-3848] Net pipe_debug_0 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2949]
WARNING: [Synth 8-3848] Net pipe_debug_1 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2950]
WARNING: [Synth 8-3848] Net pipe_debug_2 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2951]
WARNING: [Synth 8-3848] Net pipe_debug_3 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2952]
WARNING: [Synth 8-3848] Net pipe_debug_4 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2953]
WARNING: [Synth 8-3848] Net pipe_debug_5 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2954]
WARNING: [Synth 8-3848] Net pipe_debug_6 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2955]
WARNING: [Synth 8-3848] Net pipe_debug_7 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2956]
WARNING: [Synth 8-3848] Net pipe_debug_8 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2957]
WARNING: [Synth 8-3848] Net pipe_debug_9 in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2958]
WARNING: [Synth 8-3848] Net pipe_debug in module/entity xdma_0_core_top does not have driver. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2959]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'inst' of module 'xdma_0_core_top' requires 1273 connections, but only 1268 given [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/synth/xdma_0.v:617]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_rx_valid_filter_7x has unconnected port PLM_IN_RS
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_wrapper has unconnected port GT_TXPHDLYRESET
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_wrapper has unconnected port GT_TXSYNCMODE
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_wrapper has unconnected port GT_TXSYNCIN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_wrapper has unconnected port GT_TXSYNCALLIN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_wrapper has unconnected port GT_RXSYNCMODE
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_wrapper has unconnected port GT_RXSYNCIN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_wrapper has unconnected port GT_RXSYNCALLIN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_clock has unconnected port CLK_CLK
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_clock has unconnected port CLK_RXOUTCLK_IN[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port INT_QPLLLOCK_OUT[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port INT_QPLLOUTCLK_OUT[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port INT_QPLLOUTREFCLK_OUT[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_QPLLRESET[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_PCLK_IN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_RXUSRCLK_IN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_RXOUTCLK_IN[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_DCLK_IN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_USERCLK1_IN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_USERCLK2_IN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_OOBCLK_IN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_MMCM_LOCK_IN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[11]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[10]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[9]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[8]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[7]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[6]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[5]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[4]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[3]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[2]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_CRSCODE[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[17]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[16]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[15]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[14]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[13]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[12]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[11]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[10]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[9]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[8]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[7]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[6]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[5]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[4]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[3]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[2]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_FSM[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_DONE[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_DONE[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_RESET[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_DRP_RESET[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_QPLLLOCK[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_QPLLLOCK[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_QPLLOUTCLK[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_QPLLOUTCLK[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_QPLLOUTREFCLK[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port QPLL_QPLLOUTREFCLK[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_pipe_wrapper has unconnected port PIPE_JTAG_EN
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx_reset
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_rx1_polarity
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_compliance
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_char_is_k[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_char_is_k[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[15]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[14]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[13]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[12]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[11]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[10]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[9]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[8]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[7]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[6]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[5]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[4]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[3]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[2]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_data[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_elec_idle
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_powerdown[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx1_powerdown[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_rx2_polarity
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_compliance
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_char_is_k[1]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_char_is_k[0]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[15]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[14]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[13]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[12]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[11]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[10]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[9]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[8]
WARNING: [Synth 8-3331] design xdma_0_pcie2_ip_gt_top has unconnected port pipe_tx2_data[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 2006.750 ; gain = 644.828 ; free physical = 27408 ; free virtual = 37381
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:sys_clk to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rst_fsm[4] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rst_fsm[3] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rst_fsm[2] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rst_fsm[1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rst_fsm[0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rxstatus[2] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rxstatus[1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
INFO: [Synth 8-3295] tying undriven pin pcie_top_i:pipe_rxstatus[0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1415]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[31] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[30] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[29] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[28] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[27] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[26] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[25] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[24] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[23] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[22] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[21] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[20] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[19] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[18] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[17] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[16] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[15] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[14] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[13] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[12] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[11] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[10] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[9] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[8] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[7] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[6] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[5] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[4] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[3] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[2] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_di[0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_byte_en[3] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_byte_en[2] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_byte_en[1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_byte_en[0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[9] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[8] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[7] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[6] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[5] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[4] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[3] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[2] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_dwaddr[0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_wr_en to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_rd_en to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_wr_readonly to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin pcie2_ip_i:cfg_mgmt_wr_rw1c_as_rw to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:939]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[vld] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][8] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][7] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][6] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][5] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][4] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][3] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][2] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][7] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][6] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][5] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][4] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][3] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][2] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][1] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][0] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[clr] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:pcie_dma_in\.cfg_interrupt_msi_enable to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:pcie_dma_in\.cfg_interrupt_msi_sent to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:pcie_dma_in\.cfg_local_error to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[bypass_msix] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][255] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][254] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][253] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][252] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][251] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][250] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][249] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][248] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][247] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][246] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][245] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][244] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][243] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][242] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][241] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][240] to constant 0 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4416]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 2006.750 ; gain = 644.828 ; free physical = 27468 ; free virtual = 37441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 2006.750 ; gain = 644.828 ; free physical = 27468 ; free virtual = 37441
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffv900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/synth/xdma_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/synth/xdma_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc:130]
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.109 ; gain = 0.000 ; free physical = 26879 ; free virtual = 36868
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2410.109 ; gain = 0.000 ; free physical = 26879 ; free virtual = 36868
Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.141 ; gain = 0.000 ; free physical = 26879 ; free virtual = 36868
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2413.141 ; gain = 0.000 ; free physical = 26878 ; free virtual = 36867
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.141 ; gain = 0.000 ; free physical = 26878 ; free virtual = 36867
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2413.141 ; gain = 0.000 ; free physical = 26878 ; free virtual = 36867
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 27126 ; free virtual = 37115
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffv900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 27126 ; free virtual = 37115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/dont_touch.xdc, line 24).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst. (constraint file  /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0. (constraint file  /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0. (constraint file  /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_WRITE_FIFO/\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ram_top/MASTER_READ_BRAM/\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 27124 ; free virtual = 37113
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_pipe2_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:845]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:829]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrdatasm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrdatasm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_axi_bready_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wtlp_sm_499" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wtlp_sm_499" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dsc_acc_dat_nn0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_dsc_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_dsc_crd_en_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dsc_crd_upd_vld_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dsc_acc_done_nn0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:845]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:829]
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_2_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-5544] ROM "tlpattr_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-5544] ROM "ldbeat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "beatrem1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "firstxfer_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_xferred_10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpldtlpSm_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_axi_lite0_wvalid_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_axi_lite0_wvalid_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_litex_awaddr_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrdatasm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_bready_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_2_axi_mm_master_wr_br_v'
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_lite0_arvalid_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_2_axi_mm_master_rd_br_v'
INFO: [Synth 8-5544] ROM "slmcwrpendQ_ff_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5546] ROM "wrq_lbe0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_fbe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_dwa_rem_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_2_vul_tar'
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pcie_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wto" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rmm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_pba_reg_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'transfer_SM_reg' in module 'xdma_0_tx_mux'
INFO: [Synth 8-802] inferred FSM for state register 'tx_64.state_reg' in module 'xdma_0_dma_req'
INFO: [Synth 8-5546] ROM "s_axis_tx_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axis_tx_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axis_tx_tlast0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rc_64.state_reg' in module 'xdma_0_dma_cpl'
INFO: [Synth 8-5546] ROM "s_axis_rc_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axis_rc_tuser0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_64.state_reg' in module 'xdma_0_tgt_req'
INFO: [Synth 8-802] inferred FSM for state register 'tx_64.state_reg' in module 'xdma_0_tgt_cpl'
INFO: [Synth 8-802] inferred FSM for state register 'MSI_X_Interrupt.msix_state_reg' in module 'xdma_0_cfg_sideband'
INFO: [Synth 8-5546] ROM "eof_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "null_is_eof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie2_ip_pipe_reset'
INFO: [Synth 8-5546] ROM "userrdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtreset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpllpd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dclk_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie2_ip_qpll_reset'
INFO: [Synth 8-4471] merging register 'rxpmareset_reg' into 'txpmareset_reg' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_rate.v:416]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie2_ip_pipe_rate'
INFO: [Synth 8-5546] ROM "cpllpd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpllreset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txpmareset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sysclksel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pclk_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drp_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drp_x16x20_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drp_x16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie2_ip_rxeq_scan'
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'xdma_0_pcie2_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'xdma_0_pcie2_ip_pipe_eq'
INFO: [Synth 8-5546] ROM "txeq_preset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txeq_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxeq_preset_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxeq_lffs_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie2_ip_qpll_drp'
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'xdma_0_pcie2_ip_pipe_sync'
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'xdma_0_pcie2_ip_gt_rx_valid_filter_7x'
INFO: [Synth 8-5546] ROM "reg_state_eios_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bridge_reset_int_reg' into 'user_reset_int_reg' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1101]
INFO: [Synth 8-4471] merging register 'bridge_reset_d_reg' into 'user_reset_out_reg' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:1111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_2_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_2_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                  SM_TGT |                               01 |                               10
                 SM_MSIX |                               10 |                               11
                  SM_REQ |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transfer_SM_reg' using encoding 'sequential' in module 'xdma_0_tx_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
              TX_DW0_DW1 |                              001 |                              001
                 TX_DATA |                              010 |                              010
               TX_DATA_N |                              011 |                              011
                  TX_NEW |                              100 |                              101
                 TX_WAIT |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_64.state_reg' using encoding 'sequential' in module 'xdma_0_dma_req'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                            00001 |                              000
              RX_DW0_DW1 |                            00010 |                              001
                 RX_DATA |                            00100 |                              010
               RX_DATA_N |                            01000 |                              011
                  RX_NEW |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rc_64.state_reg' using encoding 'one-hot' in module 'xdma_0_dma_cpl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                               00 |                              000
              RX_DW0_DW1 |                               01 |                              001
                  RX_DW2 |                               10 |                              010
                 RX_WAIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_64.state_reg' using encoding 'sequential' in module 'xdma_0_tgt_req'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                              000
              TX_DW0_DW1 |                               01 |                              001
                  TX_DW2 |                               10 |                              010
                 TX_WAIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_64.state_reg' using encoding 'sequential' in module 'xdma_0_tgt_cpl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        MSIX_STATE_FIRST |                             0001 |                               00
       MSIX_STATE_SECOND |                             0010 |                               01
         MSIX_STATE_LAST |                             0100 |                               10
       MSIX_STATE_STATUS |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MSI_X_Interrupt.msix_state_reg' using encoding 'one-hot' in module 'xdma_0_cfg_sideband'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000100000000 |                            00101
                 FSM_DRP |                00100000000000000 |                            00110
             FSM_GTRESET |                00010000000000000 |                            00111
           FSM_MMCM_LOCK |                00000000000100000 |                            01100
           FSM_RESETDONE |                00000000000010000 |                            01101
             FSM_CPLL_PD |                00000000000000100 |                            01110
        FSM_TXSYNC_START |                00000000000001000 |                            01111
         FSM_TXSYNC_DONE |                00000001000000000 |                            10000
                FSM_IDLE |                00000010000000000 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie2_ip_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie2_ip_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_PLL_LOCK |  0000000000000000000000000000010 |                            00011
  FSM_DRP_X16_GEN3_START |  0000000000000000010000000000000 |                            00100
   FSM_DRP_X16_GEN3_DONE |  0100000000000000000000000000000 |                            00101
       FSM_PMARESET_HOLD |  0000000000000000001000000000000 |                            00110
             FSM_PLL_SEL |  0000100000000000000000000000000 |                            00111
           FSM_MMCM_LOCK |  0001000000000000000000000000000 |                            01000
           FSM_DRP_START |  0010000000000000000000000000000 |                            01001
            FSM_DRP_DONE |  0000010000000000000000000000000 |                            01010
    FSM_PMARESET_RELEASE |  0000000100000000000000000000000 |                            01011
       FSM_PMARESET_DONE |  0000000000000000000000100000000 |                            01100
                FSM_IDLE |  0000000000000000000000000000001 |                            00000
              FSM_PLL_PU |  0000000001000000000000000000000 |                            00001
         FSM_PLL_PURESET |  0000000000000001000000000000000 |                            00010
         FSM_TXDATA_WAIT |  0000000000000000000000010000000 |                            01101
            FSM_PCLK_SEL |  0000000000000000000000000010000 |                            01110
            FSM_RATE_SEL |  0000000000000000000000000100000 |                            10001
           FSM_RATE_DONE |  0000000000000000100000000000000 |                            10101
         FSM_PLL_PDRESET |  0000000000100000000000000000000 |                            11000
              FSM_PLL_PD |  0000001000000000000000000000000 |                            11001
        FSM_TXSYNC_START |  0000000000001000000000000000000 |                            11010
         FSM_TXSYNC_DONE |  0000000000000010000000000000000 |                            11011
                FSM_DONE |  0000000000000000000000001000000 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie2_ip_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie2_ip_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'xdma_0_pcie2_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'xdma_0_pcie2_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'xdma_0_pcie2_ip_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'xdma_0_pcie2_ip_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'xdma_0_pcie2_ip_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 25739 ; free virtual = 35736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |xdma_v4_1_2_udma_top__GB0     |           1|     33477|
|2     |xdma_v4_1_2_axi4mm_bridge_top |           1|     20342|
|3     |xdma_v4_1_2_udma_top__GB2     |           1|     26041|
|4     |xdma_v4_1_2_udma_top__GB3     |           1|      3535|
|5     |xdma_v4_1_2_udma_top__GB4     |           1|     39777|
|6     |xdma_v4_1_2_udma_wrapper__GC0 |           1|        24|
|7     |xdma_0_core_top__GC0          |           1|     14459|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     40 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 17    
	   3 Input     28 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 6     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 9     
	   3 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 34    
	   4 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   6 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 23    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 22    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 14    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 34    
	   2 Input      4 Bit       Adders := 43    
	   5 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 79    
	   2 Input      2 Bit       Adders := 52    
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input     18 Bit         XORs := 18    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 44    
+---XORs : 
	                8 Bit    Wide XORs := 8     
+---Registers : 
	              512 Bit    Registers := 2     
	              159 Bit    Registers := 2     
	              142 Bit    Registers := 5     
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 9     
	              127 Bit    Registers := 2     
	              122 Bit    Registers := 2     
	              121 Bit    Registers := 3     
	              113 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	              103 Bit    Registers := 1     
	               96 Bit    Registers := 4     
	               95 Bit    Registers := 3     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 75    
	               59 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 93    
	               28 Bit    Registers := 7     
	               25 Bit    Registers := 6     
	               22 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 29    
	               16 Bit    Registers := 46    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 32    
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 43    
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 96    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 49    
	                5 Bit    Registers := 80    
	                4 Bit    Registers := 126   
	                3 Bit    Registers := 140   
	                2 Bit    Registers := 172   
	                1 Bit    Registers := 1101  
+---RAMs : 
	              80K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              20K Bit         RAMs := 1     
	              16K Bit         RAMs := 6     
	               8K Bit         RAMs := 1     
	               5K Bit         RAMs := 2     
	               4K Bit         RAMs := 3     
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
	              576 Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              288 Bit         RAMs := 3     
	              256 Bit         RAMs := 1     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	              120 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               48 Bit         RAMs := 2     
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 2     
	               15 Bit         RAMs := 2     
	               12 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 12    
	   2 Input    159 Bit        Muxes := 2     
	   2 Input    142 Bit        Muxes := 3     
	   4 Input    142 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 32    
	   2 Input    128 Bit        Muxes := 24    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 2     
	   2 Input    121 Bit        Muxes := 3     
	   2 Input    113 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 7     
	   4 Input     96 Bit        Muxes := 2     
	   2 Input     85 Bit        Muxes := 3     
	   4 Input     85 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 2     
	   5 Input     75 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 81    
	   4 Input     64 Bit        Muxes := 10    
	   9 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 1     
	   4 Input     52 Bit        Muxes := 12    
	   2 Input     52 Bit        Muxes := 14    
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 52    
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	  22 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 15    
	   2 Input     28 Bit        Muxes := 21    
	  15 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 22    
	  24 Input     18 Bit        Muxes := 1     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 9     
	  11 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 34    
	   2 Input     12 Bit        Muxes := 7     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 3     
	   3 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 82    
	   4 Input     10 Bit        Muxes := 3     
	   9 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 36    
	   3 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 4     
	   9 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 119   
	   4 Input      8 Bit        Muxes := 19    
	   3 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 48    
	   3 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 33    
	   4 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 98    
	   4 Input      5 Bit        Muxes := 10    
	   5 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 69    
	   4 Input      4 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 103   
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 10    
	   9 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 5     
	  21 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 202   
	   4 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 20    
	   5 Input      2 Bit        Muxes := 9     
	  14 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 967   
	   3 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 124   
	   8 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 14    
	  21 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 6     
	  18 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 30    
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xdma_v4_1_2_axi_str_masterbr_wrrd_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
Module xdma_v4_1_2_axi_mm_master_wr_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 9     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---RAMs : 
	              256 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 2     
	               12 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     52 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 28    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 27    
Module xdma_v4_1_2_axi_mm_master_rd_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 15    
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 7     
	   4 Input     52 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 14    
Module xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module xdma_v4_1_2_axi4mm_axi_mm_master_top_soft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_dsc_eng 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 9     
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 14    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 17    
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               48 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 9     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_vul_rdwr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_2_GenericFIFOHead__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFOHead__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_GenericFIFOHead__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_2_vul_rdwr_eng__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_vul_rdwr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_2_vul_top 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_2_GenericFIFOAsync__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              122 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    122 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_axi_mm_master_omulti_rd_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---RAMs : 
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOAsync__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              113 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    113 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOHead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_axi_mm_master_omulti_wr_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 38    
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 18    
Module xdma_v4_1_2_vul_tar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_GenericFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_axilt_slv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_2_GenericFIFO__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_axilt_slv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_2_vul_cfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_udma_msix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 69    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module xpm_cdc_array_single 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module xdma_v4_1_2_arbentity__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_vul_irq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 37    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFOAsync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              122 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    122 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOAsync__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              113 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    113 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_GenericFIFOHead2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              127 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    127 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_pcie_rq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 7     
	   6 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   5 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 3     
	              103 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 52    
+---RAMs : 
	              120 Bit         RAMs := 1     
	               15 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    137 Bit        Muxes := 32    
	   2 Input    128 Bit        Muxes := 16    
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 25    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 124   
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_2_mem_simple_dport_ram 
Detailed RTL Component Info : 
+---Registers : 
	              142 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module xdma_v4_1_2_dma_rc_mem_pfch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              142 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module xdma_v4_1_2_dma_pcie_rc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	                8 Bit    Wide XORs := 8     
+---Registers : 
	              142 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 50    
+---RAMs : 
	              288 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    142 Bit        Muxes := 3     
	   4 Input    142 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 7     
	   4 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 12    
Module xdma_v4_1_2_dma_pcie_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_axi_str_rq_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_axi_str_cq_if 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_2_pcie_cap_structure 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_2_axi4mm_axi_pcie_reset_cntrlr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module xdma_v4_1_2_GenericFIFOAsync__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_arbentity__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_arbentity__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_2_GenericFIFOHead__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_2_GenericFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_2_dma_wb_eng 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module xdma_v4_1_2_udma_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 10    
	   2 Input     64 Bit        Muxes := 21    
	   2 Input     28 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 26    
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module xdma_v4_1_2_udma_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	              80K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xdma_v4_1_2_mem_simple_dport_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               95 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_ss 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               95 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               95 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_ss__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xdma_0_rx_demux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module xdma_0_tx_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module xdma_0_dma_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 9     
Module xdma_0_dma_cpl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     75 Bit        Muxes := 2     
	   5 Input     75 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module xdma_0_tgt_req 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 3     
	   4 Input     85 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 13    
Module xdma_0_tgt_cpl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module xdma_0_cfg_sideband 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module xpm_cdc_single__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xdma_0_pcie2_ip_axi_basic_rx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module xdma_0_pcie2_ip_axi_basic_rx_null_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module xdma_0_pcie2_ip_axi_basic_tx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xdma_0_pcie2_ip_pcie_pipe_misc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xdma_0_pcie2_ip_pcie_pipe_lane 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module xdma_0_pcie2_ip_pcie_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module xdma_0_pcie2_ip_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_0_pcie2_ip_pipe_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	  11 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module xdma_0_pcie2_ip_qpll_reset 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module xdma_0_pcie2_ip_pipe_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	  22 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 15    
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  22 Input      1 Bit        Muxes := 17    
Module xdma_0_pcie2_ip_pipe_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_0_pcie2_ip_rxeq_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module xdma_0_pcie2_ip_pipe_eq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   7 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 14    
Module xdma_0_pcie2_ip_qpll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module xdma_0_pcie2_ip_gtp_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module xdma_0_pcie2_ip_pipe_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module xdma_0_pcie2_ip_pipe_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module xdma_0_pcie2_ip_gtx_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module xdma_0_pcie2_ip_pipe_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xdma_0_pcie2_ip_gt_rx_valid_filter_7x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_0_pcie2_ip_gt_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xdma_0_pcie2_ip_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module xdma_0_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ch_arb_ch_nn1_reg[0:0]' into 'ch_arb_ch_nn1_reg[0:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:16202]
INFO: [Synth 8-4471] merging register 'rrq_head_adr_nn1_reg[63:0]' into 'rrq_head_adr_nn1_reg[63:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:15909]
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dma_enable.vul_dma/RD/tar_req_ff_reg[adr][31:0]' into 'dma_enable.vul_dma/WR/tar_req_ff_reg[adr][31:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:20552]
INFO: [Synth 8-4471] merging register 'dma_enable.vul_dma/RD/tar_req_ff_reg[dat][31:0]' into 'dma_enable.vul_dma/WR/tar_req_ff_reg[dat][31:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:20552]
INFO: [Synth 8-4471] merging register 'dma_enable.vul_dma/RD/tar_req_ff_reg[wr]' into 'dma_enable.vul_dma/WR/tar_req_ff_reg[wr]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:20552]
INFO: [Synth 8-4471] merging register 'dma_enable.vul_dma/RD/tar_req_ff_reg[rd]' into 'dma_enable.vul_dma/WR/tar_req_ff_reg[rd]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:20552]
INFO: [Synth 8-4471] merging register 'dma_enable.vul_dma/RD/tar_req_ff_reg[be][3:0]' into 'dma_enable.vul_dma/WR/tar_req_ff_reg[be][3:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:20552]
INFO: [Synth 8-4471] merging register 'dma_enable.vul_dma/RD/tar_req_ff_reg[func][7:0]' into 'dma_enable.vul_dma/WR/tar_req_ff_reg[func][7:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:20552]
WARNING: [Synth 8-3917] design xdma_v4_1_2_udma_top__GB0 has port c2h_dsc_byp_ready[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_udma_top__GB0 has port h2c_dsc_byp_ready[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\rrq_head_adr_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\cfg_mrs_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\rrq_head_adr_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\rrq_head_adr_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\rrq_head_adr_nn1_reg[4] )
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[0]' (FDR) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[0]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[1]' (FDR) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[1]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[2]' (FDR) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[2]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[3]' (FDR) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[3]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[4]' (FDR) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rcp_mgc_nn1_reg[1]' (FDR) to 'dma_enable.vul_dma/dsc_eng.DSC/rcp_vld_nn1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\rrq_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[0]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[0]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[1]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[1]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[2]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[2]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[3]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[4] )
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[0]' (FDR) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[0]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[1]' (FDR) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[1]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[2]' (FDR) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[2]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[3]' (FDR) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /wrq_unx_dat_303_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\ch_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /dat_fifo_dbe_nn1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /dat_fifo_dbe_nn1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.vul_dma/dsc_eng.DSC /\dsc_fifo_entry_size_reg[503] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn1_reg[6]' (FDR) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_nn2_reg'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn1_reg[6]' (FDR) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_nn2_reg'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[0]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[36]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[1]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[37]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[2]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[38]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[3]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[39]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[4]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[40]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[5]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[41]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[36]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[48]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[37]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[49]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[38]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[50]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[39]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[51]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[40]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[52]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[41]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[53]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[48]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[54]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[49]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[55]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[50]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[56]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[51]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[57]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[52]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[58]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[53]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[59]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[54]' (FDRE) to 'dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head_reg[120]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[24]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[30]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[25]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[31]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[26]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[32]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[27]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[33]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[28]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[34]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[29]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[35]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[0]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[36]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[1]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[37]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[2]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[38]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[3]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[39]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[4]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[40]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[5]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[41]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[36]' (FDRE) to 'dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[120]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[24]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[30]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[25]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[31]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[26]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[32]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[27]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[33]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[28]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[34]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[29]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[35]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[0]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[36]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[1]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[37]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[2]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[38]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[3]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[39]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[4]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[40]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[5]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[41]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[36]' (FDRE) to 'dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[120]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[2]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[2]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[3]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[4]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[5]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[6]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[7]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[8]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[9]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[10]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[10]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[11]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[11]'
INFO: [Synth 8-3886] merging instance 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[12]__0' (FD) to 'dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_nn1_reg[12]'
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rdata_idx_ff_reg[3:0]' into 'rdata_idx_ff_reg[3:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:23734]
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wadr[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wen[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wen[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[63] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[62] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[61] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[60] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[59] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[58] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[57] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[56] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[55] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[54] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[53] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[52] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[51] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[50] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[49] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[48] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[47] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[46] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[45] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[44] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[43] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[42] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[41] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[40] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[39] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[38] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[37] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[36] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[35] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[34] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[33] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[32] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wpar[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[511] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[510] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[509] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[508] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[507] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[506] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[505] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[504] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[503] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[502] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[501] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[500] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[499] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[498] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[497] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[496] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[495] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[494] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[493] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[492] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[491] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[490] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_2_axi4mm_bridge_top has port mi_slv_rd_brg_dat\.wdat[489] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/prepPtr_ff_reg' (FDR) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/true_512b_valid_ff_reg'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[7][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[7][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[7][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[6][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[6][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[6][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[5][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[5][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[5][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[4][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[4][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[4][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[3][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[3][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[3][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[2][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[2][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[2][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[1][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[1][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[1][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[0][3]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[0][2]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[0][0]' (FDE) to 'axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/upperdwAddrLast_0_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/length_offset_0_ff_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_501_reg[5:0]' into 'wtlp_srcbyte_off_501_reg[5:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:30845]
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_502_reg[5:0]' into 'wtlp_srcbyte_off_502_reg[5:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:30846]
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_501_reg[5:0]' into 'wtlp_aabyte_off_501_reg[5:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:13851]
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_502_reg[5:0]' into 'wtlp_aabyte_off_502_reg[5:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:13852]
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_dwa_rem_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_fbe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_lbe0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dw_tlp_2_sop_ch_reg[3:0]' into 'dw_tlp_2_sop_ch_reg[3:0]' [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:33765]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "s_axis_tx_tlast0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axis_tx_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axis_tx_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axis_rc_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipe_reset.pipe_reset_i/fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/eof_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DSC_CRD_RCV_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM C2H_PCIE_DSC_CPLI_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM C2H_PCIE_DSC_CPLD_RAM/the_bram_reg to conserve power
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[12]) is unused and will be removed from module xdma_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[2]) is unused and will be removed from module xdma_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie2_ip_pcie2_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:01 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 24165 ; free virtual = 34247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xdma_v4_1_2_vul_rdwr_eng:                         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_vul_rdwr_eng:                         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized0:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_udma_msix:                            | msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram:                 | the_bram_reg                 | 8 x 142(READ_FIRST)    | W |   | 8 x 142(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized0: | the_bram_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized1: | the_bram_reg                 | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized2: | the_bram_reg                 | 256 x 80(READ_FIRST)   | W |   | 256 x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized3: | the_bram_reg                 | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized4: | the_bram_reg                 | 1 K x 80(READ_FIRST)   | W |   | 1 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized5: | the_bram_reg                 | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized6: | the_bram_reg                 | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized7: | the_bram_reg                 | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized6: | the_bram_reg                 | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized7: | the_bram_reg                 | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized0: | the_bram_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized0: | the_bram_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized0: | the_bram_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized0: | the_bram_reg                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                        | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives      | 
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg           | Implied        | 8 x 4                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg      | Implied        | 8 x 12               | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg        | Implied        | 8 x 10               | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg    | User Attribute | 8 x 3                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg           | Implied        | 8 x 4                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg     | Implied        | 8 x 1                | RAM16X1D x 1    | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg         | Implied        | 8 x 16               | RAM32M x 3      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg           | Implied        | 8 x 8                | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg          | Implied        | 8 x 8                | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg            | Implied        | 8 x 3                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg          | Implied        | 8 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awfirstdwbestq_reg                                                                 | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awdwlenq_reg                                                                       | Implied        | 4 x 10               | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awlastdwbestq_reg                                                                  | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awaddrq_reg                                                                        | Implied        | 4 x 64               | RAM32M x 11     | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_bardecq_reg                                                                        | Implied        | 4 x 2                | RAM16X1D x 4    | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_funcq_reg                                                                          | Implied        | 4 x 8                | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awsizeq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awprotq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awdwlenstq_reg                                                                     | Implied        | 4 x 8                | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awaddrlststq_reg                                                                   | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awaddrstq_reg                                                                      | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_araddrissueq_reg                                                                   | User Attribute | 2 x 64               | RAM32M x 11     | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_bardecq_reg                                                                        | Implied        | 2 x 2                | RAM16X1D x 4    | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_ardwlenissueq_reg                                                                  | User Attribute | 2 x 10               | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_funcq_reg                                                                          | User Attribute | 2 x 8                | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_arsizeissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_arprotissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1      | 
|\dma_enable.vul_dma/dsc_eng.DSC /RRQ_FIFO                                                          | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                           | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2      | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 3               | RAM32M x 1      | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3      | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 3               | RAM32M x 1      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                           | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27     | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19     | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21     | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 3               | RAM32M x 1      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | WPL_FIFO/MemArray_reg                                                                    | User Attribute | 16 x 35              | RAM32M x 6      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | WTLP_DAT_FIFO/MemArray_reg                                                               | User Attribute | 8 x 72               | RAM32M x 12     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | wrrsp_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awaddrq_reg                                                                        | User Attribute | 16 x 64              | RAM32M x 11     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awlenq_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awsizeq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awprotq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_wlenq_reg                                                                          | Implied        | 16 x 8               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_waddrlastq_reg                                                                     | User Attribute | 16 x 6               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_waddrfirstq_reg                                                                    | User Attribute | 16 x 6               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm                                                                        | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21     | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                                                 | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg                                         | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                           | User Attribute | 16 x 64              | RAM32M x 11     | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                            | User Attribute | 16 x 8               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                                           | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg                                           | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                                 | Implied        | 8 x 64               | RAM32M x 12     | 
|\dma_enable.aximm.dma_aximm                                                                        | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19     | 
|base                                                                                               | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                      | User Attribute | 4 x 41               | RAM32M x 7      | 
|base                                                                                               | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                       | User Attribute | 4 x 41               | RAM32M x 7      | 
|base                                                                                               | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                      | User Attribute | 4 x 36               | RAM32M x 6      | 
|base                                                                                               | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                       | User Attribute | 4 x 36               | RAM32M x 6      | 
|dma_pcie_req                                                                                       | TAG_FIFO_EVEN/MemArray_reg                                                               | User Attribute | 16 x 4               | RAM32M x 1      | 
|dma_pcie_req                                                                                       | TAG_FIFO_ODD/MemArray_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1      | 
|dma_pcie_req                                                                                       | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21     | 
|dma_pcie_req                                                                                       | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19     | 
|dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO                                                             | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12     | 
|dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO                                                             | MemArray_reg                                                                             | User Attribute | 8 x 103              | RAM32M x 18     | 
|dma_pcie_req/dma_pcie_rq                                                                           | wcp_chn_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1    | 
|dma_pcie_req/dma_pcie_rq                                                                           | wcp_eor_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1    | 
|dma_pcie_req/dma_pcie_rq                                                                           | wcp_rid_q_reg                                                                            | Implied        | 16 x 8               | RAM32M x 2      | 
|dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch                                                         | genblk_buf_dist_ram.pfch_dt_buf_reg                                                      | User Attribute | 4 x 142              | RAM32M x 24     | 
|dma_pcie_req/dma_pcie_rc                                                                           | tag_rrq_chn_info_mem_odd_reg                                                             | Implied        | 16 x 18              | RAM32M x 3      | 
|dma_pcie_req/dma_pcie_rc                                                                           | tag_rrq_chn_info_mem_even_reg                                                            | Implied        | 16 x 18              | RAM32M x 3      | 
|dma_pcie_req/dma_pcie_rc                                                                           | tag_did_conti_val_reg                                                                    | Implied        | 32 x 9               | RAM32X1S x 9    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                 | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                            | User Attribute | 4 x 33               | RAM32M x 6      | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                 | WB_CHNL_FIFO/MemArray_reg                                                                | User Attribute | 4 x 1                | RAM16X1D x 1    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                 | WB_DAT_FIFO/MemArray_reg                                                                 | User Attribute | 4 x 32               | RAM32M x 6      | 
|\xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst /U0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 95              | RAM32M x 16     | 
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_1/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_79/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_1/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_245/rrq_dadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_1/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_87/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_2/base/IRQ_INST/msix_req.pf0_msix_table/i_18/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |xdma_v4_1_2_udma_top__GB0     |           1|     21060|
|2     |xdma_v4_1_2_axi4mm_bridge_top |           1|      8383|
|3     |xdma_v4_1_2_udma_top__GB2     |           1|     17319|
|4     |xdma_v4_1_2_udma_top__GB4     |           1|     17342|
|5     |xdma_v4_1_2_udma_wrapper__GC0 |           1|        12|
|6     |xdma_0_core_top__GC0          |           1|      9868|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:04 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 24025 ; free virtual = 34163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:09 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 24028 ; free virtual = 34167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xdma_v4_1_2_vul_rdwr_eng:                         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_vul_rdwr_eng__parameterized0:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_udma_msix:                            | msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_2_mem_simple_dport_ram:                 | the_bram_reg                 | 8 x 142(READ_FIRST)    | W |   | 8 x 142(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|xdma_v4_1_2_mem_simple_dport_ram__parameterized5: | the_bram_reg                 | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                        | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives      | 
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg           | Implied        | 8 x 4                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg      | Implied        | 8 x 12               | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg        | Implied        | 8 x 10               | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg    | User Attribute | 8 x 3                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg           | Implied        | 8 x 4                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg     | Implied        | 8 x 1                | RAM16X1D x 1    | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg         | Implied        | 8 x 16               | RAM32M x 3      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg           | Implied        | 8 x 8                | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg          | Implied        | 8 x 8                | RAM32M x 2      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg            | Implied        | 8 x 3                | RAM32M x 1      | 
|xdma_v4_1_2_axi4mm_bridge_top                                                                      | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg          | Implied        | 8 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awfirstdwbestq_reg                                                                 | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awdwlenq_reg                                                                       | Implied        | 4 x 10               | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awlastdwbestq_reg                                                                  | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awaddrq_reg                                                                        | Implied        | 4 x 64               | RAM32M x 11     | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_bardecq_reg                                                                        | Implied        | 4 x 2                | RAM16X1D x 4    | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_funcq_reg                                                                          | Implied        | 4 x 8                | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awsizeq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awprotq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awdwlenstq_reg                                                                     | Implied        | 4 x 8                | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awaddrlststq_reg                                                                   | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                        | m_axi_awaddrstq_reg                                                                      | Implied        | 4 x 4                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_araddrissueq_reg                                                                   | User Attribute | 2 x 64               | RAM32M x 11     | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_bardecq_reg                                                                        | Implied        | 2 x 2                | RAM16X1D x 4    | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_ardwlenissueq_reg                                                                  | User Attribute | 2 x 10               | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_funcq_reg                                                                          | User Attribute | 2 x 8                | RAM32M x 2      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_arsizeissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1      | 
|\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                             | m_axi_arprotissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1      | 
|\dma_enable.vul_dma/dsc_eng.DSC /RRQ_FIFO                                                          | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                           | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21     | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2      | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 3               | RAM32M x 1      | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3      | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 3               | RAM32M x 1      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                           | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27     | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19     | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                           | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21     | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 3               | RAM32M x 1      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3      | 
|\dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                     | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | WPL_FIFO/MemArray_reg                                                                    | User Attribute | 16 x 35              | RAM32M x 6      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | WTLP_DAT_FIFO/MemArray_reg                                                               | User Attribute | 8 x 72               | RAM32M x 12     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | wrrsp_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awaddrq_reg                                                                        | User Attribute | 16 x 64              | RAM32M x 11     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awlenq_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awsizeq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_awprotq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_wlenq_reg                                                                          | Implied        | 16 x 8               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_waddrlastq_reg                                                                     | User Attribute | 16 x 6               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                               | m_axi_waddrfirstq_reg                                                                    | User Attribute | 16 x 6               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm                                                                        | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21     | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                                                 | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg                                         | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                           | User Attribute | 16 x 64              | RAM32M x 11     | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                            | User Attribute | 16 x 8               | RAM32M x 2      | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                                           | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg                                           | User Attribute | 16 x 3               | RAM32M x 1      | 
|\dma_enable.aximm.dma_aximm                                                                        | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                                 | Implied        | 8 x 64               | RAM32M x 12     | 
|\dma_enable.aximm.dma_aximm                                                                        | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19     | 
|base                                                                                               | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                      | User Attribute | 4 x 41               | RAM32M x 7      | 
|base                                                                                               | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                       | User Attribute | 4 x 41               | RAM32M x 7      | 
|base                                                                                               | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                      | User Attribute | 4 x 36               | RAM32M x 6      | 
|base                                                                                               | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                       | User Attribute | 4 x 36               | RAM32M x 6      | 
|dma_pcie_req                                                                                       | TAG_FIFO_EVEN/MemArray_reg                                                               | User Attribute | 16 x 4               | RAM32M x 1      | 
|dma_pcie_req                                                                                       | TAG_FIFO_ODD/MemArray_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1      | 
|dma_pcie_req                                                                                       | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21     | 
|dma_pcie_req                                                                                       | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19     | 
|dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO                                                             | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12     | 
|dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO                                                             | MemArray_reg                                                                             | User Attribute | 8 x 103              | RAM32M x 18     | 
|dma_pcie_req/dma_pcie_rq                                                                           | wcp_chn_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1    | 
|dma_pcie_req/dma_pcie_rq                                                                           | wcp_eor_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1    | 
|dma_pcie_req/dma_pcie_rq                                                                           | wcp_rid_q_reg                                                                            | Implied        | 16 x 8               | RAM32M x 2      | 
|dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch                                                         | genblk_buf_dist_ram.pfch_dt_buf_reg                                                      | User Attribute | 4 x 142              | RAM32M x 24     | 
|dma_pcie_req/dma_pcie_rc                                                                           | tag_rrq_chn_info_mem_odd_reg                                                             | Implied        | 16 x 18              | RAM32M x 3      | 
|dma_pcie_req/dma_pcie_rc                                                                           | tag_rrq_chn_info_mem_even_reg                                                            | Implied        | 16 x 18              | RAM32M x 3      | 
|dma_pcie_req/dma_pcie_rc                                                                           | tag_did_conti_val_reg                                                                    | Implied        | 32 x 9               | RAM32X1S x 9    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                 | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                            | User Attribute | 4 x 33               | RAM32M x 6      | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                 | WB_CHNL_FIFO/MemArray_reg                                                                | User Attribute | 4 x 1                | RAM16X1D x 1    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                 | WB_DAT_FIFO/MemArray_reg                                                                 | User Attribute | 4 x 32               | RAM32M x 6      | 
|\xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst /U0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 95              | RAM32M x 16     | 
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |xdma_v4_1_2_udma_top__GB0     |           1|     19990|
|2     |xdma_v4_1_2_axi4mm_bridge_top |           1|      5104|
|3     |xdma_v4_1_2_udma_top__GB2     |           1|     14167|
|4     |xdma_v4_1_2_udma_top__GB4     |           1|     12784|
|5     |xdma_v4_1_2_udma_wrapper__GC0 |           1|         1|
|6     |xdma_0_core_top__GC0          |           1|      9153|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_1/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_1/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_topi_2/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:15 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23379 ; free virtual = 33535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |xdma_v4_1_2_udma_top__GB0     |           1|     12301|
|2     |xdma_v4_1_2_axi4mm_bridge_top |           1|      2251|
|3     |xdma_v4_1_2_udma_top__GB2     |           1|      6870|
|4     |xdma_v4_1_2_udma_top__GB4     |           1|      5887|
|5     |xdma_v4_1_2_udma_wrapper__GC0 |           1|         1|
|6     |xdma_0_core_top__GC0          |           1|      4998|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3 . Fanout reduced from 132 to 65 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [0]. Fanout reduced from 75 to 36 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [1]. Fanout reduced from 74 to 36 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld . Fanout reduced from 190 to 95 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_503 . Fanout reduced from 164 to 82 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504 . Fanout reduced from 178 to 56 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_504 . Fanout reduced from 124 to 62 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 179 to 45 by creating 4 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 239 to 45 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 249 to 50 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 82 to 41 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff  is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff . Fanout reduced from 1338 to 219 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 184 to 46 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 132 to 44 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 135 to 45 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [7]. Fanout reduced from 78 to 39 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [7]. Fanout reduced from 81 to 41 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 102 to 51 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 102 to 51 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 220 to 42 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 252 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 89 to 45 by creating 1 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff  is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff . Fanout reduced from 1328 to 219 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff . Fanout reduced from 1056 to 209 by creating 5 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:17 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23380 ; free virtual = 33589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23380 ; free virtual = 33589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:19 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23391 ; free virtual = 33600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:19 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23391 ; free virtual = 33600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:20 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23414 ; free virtual = 33623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:20 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23414 ; free virtual = 33623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_2_udma_wrapper  | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_503_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_2_udma_wrapper  | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502_reg            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_0_pcie2_ip_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|xdma_0_pcie2_ip_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|xdma_0_pcie2_ip_pcie2_top | inst/ltssm_reg2_reg[5]                                                                    | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+--------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |   535|
|4     |GTXE2_CHANNEL |     1|
|5     |GTXE2_COMMON  |     1|
|6     |LUT1          |   760|
|7     |LUT2          |  1527|
|8     |LUT3          |  3492|
|9     |LUT4          |  2316|
|10    |LUT5          |  2514|
|11    |LUT6          |  4844|
|12    |MMCME2_ADV    |     1|
|13    |MUXF7         |   130|
|14    |MUXF8         |    17|
|15    |PCIE_2_1      |     1|
|16    |RAM16X1D      |    20|
|17    |RAM32M        |   440|
|18    |RAM32X1D      |    10|
|19    |RAM32X1S      |     9|
|20    |RAMB18E1_2    |     1|
|21    |RAMB36E1      |     2|
|22    |RAMB36E1_2    |     8|
|23    |RAMB36E1_3    |     3|
|24    |RAMB36E1_4    |     8|
|25    |RAMB36E1_5    |     3|
|26    |RAMB36E1_6    |     2|
|27    |SRL16E        |     8|
|28    |SRLC32E       |     7|
|29    |FDCE          |    61|
|30    |FDPE          |    76|
|31    |FDRE          | 14957|
|32    |FDSE          |   296|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                          |Module                                                         |Cells |
+------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                               |                                                               | 32055|
|2     |  inst                                                                                            |xdma_0_core_top                                                | 32055|
|3     |    udma_wrapper                                                                                  |xdma_v4_1_2_udma_wrapper                                       | 26852|
|4     |      dma_top                                                                                     |xdma_v4_1_2_udma_top                                           | 26819|
|5     |        axi4mm_bridge_top_inst                                                                    |xdma_v4_1_2_axi4mm_bridge_top                                  |  2236|
|6     |          axi4mm_axi_mm_master_top_inst                                                           |xdma_v4_1_2_axi4mm_axi_mm_master_top_br_v                      |  1979|
|7     |            axi4mm_axi_mm_master_rd                                                               |xdma_v4_1_2_axi_mm_master_rd_br_v                              |   556|
|8     |            axi4mm_axi_mm_master_wr_inst                                                          |xdma_v4_1_2_axi_mm_master_wr_br_v                              |   482|
|9     |            axi4mm_axi_str_masterbr_rdtlp_inst                                                    |xdma_v4_1_2_axi_str_masterbr_rdtlp_br_v                        |   587|
|10    |            axi4mm_axi_str_masterbridge_wrrd_inst                                                 |xdma_v4_1_2_axi_str_masterbr_wrrd_br_v                         |   324|
|11    |          axi4mm_axi_mm_master_top_soft_dma_inst                                                  |xdma_v4_1_2_axi4mm_axi_mm_master_top_soft                      |   108|
|12    |        base                                                                                      |xdma_v4_1_2_dma_base                                           |  4480|
|13    |          CFG_INST                                                                                |xdma_v4_1_2_vul_cfg                                            |   874|
|14    |          IRQ_INST                                                                                |xdma_v4_1_2_vul_irq                                            |  3123|
|15    |            usr_irq_xpm_cdc                                                                       |xpm_cdc_array_single                                           |    64|
|16    |            arbirq                                                                                |xdma_v4_1_2_arbblock__parameterized2                           |   794|
|17    |              \genarb[0].inst                                                                     |xdma_v4_1_2_arbentity__parameterized4                          |    49|
|18    |              \genarb[10].inst                                                                    |xdma_v4_1_2_arbentity__parameterized14                         |    44|
|19    |              \genarb[11].inst                                                                    |xdma_v4_1_2_arbentity__parameterized15                         |    44|
|20    |              \genarb[12].inst                                                                    |xdma_v4_1_2_arbentity__parameterized16                         |    44|
|21    |              \genarb[13].inst                                                                    |xdma_v4_1_2_arbentity__parameterized17                         |    44|
|22    |              \genarb[14].inst                                                                    |xdma_v4_1_2_arbentity__parameterized18                         |    44|
|23    |              \genarb[15].inst                                                                    |xdma_v4_1_2_arbentity__parameterized19                         |    44|
|24    |              \genarb[16].inst                                                                    |xdma_v4_1_2_arbentity__parameterized20                         |    44|
|25    |              \genarb[17].inst                                                                    |xdma_v4_1_2_arbentity__parameterized21                         |    44|
|26    |              \genarb[1].inst                                                                     |xdma_v4_1_2_arbentity__parameterized5                          |    43|
|27    |              \genarb[2].inst                                                                     |xdma_v4_1_2_arbentity__parameterized6                          |    43|
|28    |              \genarb[3].inst                                                                     |xdma_v4_1_2_arbentity__parameterized7                          |    43|
|29    |              \genarb[4].inst                                                                     |xdma_v4_1_2_arbentity__parameterized8                          |    44|
|30    |              \genarb[5].inst                                                                     |xdma_v4_1_2_arbentity__parameterized9                          |    44|
|31    |              \genarb[6].inst                                                                     |xdma_v4_1_2_arbentity__parameterized10                         |    44|
|32    |              \genarb[7].inst                                                                     |xdma_v4_1_2_arbentity__parameterized11                         |    44|
|33    |              \genarb[8].inst                                                                     |xdma_v4_1_2_arbentity__parameterized12                         |    44|
|34    |              \genarb[9].inst                                                                     |xdma_v4_1_2_arbentity__parameterized13                         |    44|
|35    |            \msix_req.msix_ctl                                                                    |xdma_v4_1_2_pcie_userapp_tgt_intr_ctrl                         |   472|
|36    |            \msix_req.pf0_msix_table                                                              |xdma_v4_1_2_udma_msix                                          |   571|
|37    |          TAR_BRDG                                                                                |xdma_v4_1_2_vul_tar                                            |   191|
|38    |          cq_axilt_slv                                                                            |xdma_v4_1_2_dma_axilt_slv                                      |   162|
|39    |            DAT_FIFO                                                                              |xdma_v4_1_2_GenericFIFO__parameterized4_78                     |    60|
|40    |            REQ_FIFO                                                                              |xdma_v4_1_2_GenericFIFO__parameterized3_79                     |    51|
|41    |          usr_axilt_slv                                                                           |xdma_v4_1_2_dma_axilt_slv_77                                   |   130|
|42    |            DAT_FIFO                                                                              |xdma_v4_1_2_GenericFIFO__parameterized4                        |    24|
|43    |            REQ_FIFO                                                                              |xdma_v4_1_2_GenericFIFO__parameterized3                        |    57|
|44    |        \dma_enable.aximm.dma_aximm                                                               |xdma_v4_1_2_dma_aximm                                          |  2254|
|45    |          axi4mm_axi_mm_master_rd                                                                 |xdma_v4_1_2_axi_mm_master_omulti_rd_v                          |   314|
|46    |          axi4mm_axi_mm_master_wr                                                                 |xdma_v4_1_2_axi_mm_master_omulti_wr_v                          |  1464|
|47    |            WPL_FIFO                                                                              |xdma_v4_1_2_GenericFIFOHead                                    |    82|
|48    |            WTLP_DAT_FIFO                                                                         |xdma_v4_1_2_GenericFIFO_76                                     |    21|
|49    |          axidma_rrq_arb                                                                          |xdma_v4_1_2_axidma_dcarb_v                                     |   199|
|50    |            \Fifowhead.fifoInfo                                                                   |xdma_v4_1_2_GenericFIFOAsync_75                                |   199|
|51    |          axidma_wrq_arb                                                                          |xdma_v4_1_2_axidma_dcarb_v__parameterized0                     |   277|
|52    |            \Fifowhead.fifoInfo                                                                   |xdma_v4_1_2_GenericFIFOAsync__parameterized0_74                |   277|
|53    |        \dma_enable.vul_dma                                                                       |xdma_v4_1_2_vul_top                                            | 12409|
|54    |          RD                                                                                      |xdma_v4_1_2_vul_rdwr__parameterized0                           |  4862|
|55    |            \gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                              |xdma_v4_1_2_vul_rdwr_eng__parameterized0                       |  4849|
|56    |              DSC_FIFO                                                                            |xdma_v4_1_2_GenericFIFOHead__parameterized2_71                 |   405|
|57    |              RRQ_FIFO                                                                            |xdma_v4_1_2_GenericFIFOHead__parameterized1_72                 |   489|
|58    |              WRQ_FIFO                                                                            |xdma_v4_1_2_GenericFIFOHead__parameterized3_73                 |   353|
|59    |          WR                                                                                      |xdma_v4_1_2_vul_rdwr                                           |  4954|
|60    |            \gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                              |xdma_v4_1_2_vul_rdwr_eng                                       |  4889|
|61    |              DSC_FIFO                                                                            |xdma_v4_1_2_GenericFIFOHead__parameterized2                    |   405|
|62    |              RRQ_FIFO                                                                            |xdma_v4_1_2_GenericFIFOHead__parameterized1_70                 |   298|
|63    |              WRQ_FIFO                                                                            |xdma_v4_1_2_GenericFIFOHead__parameterized3                    |   444|
|64    |          \dsc_eng.DSC                                                                            |xdma_v4_1_2_vul_dsc_eng                                        |  2534|
|65    |            RRQ_FIFO                                                                              |xdma_v4_1_2_GenericFIFOHead__parameterized1                    |   248|
|66    |        \dma_enable.wb_eng.dma_pcie_wb_eng                                                        |xdma_v4_1_2_dma_wb_eng                                         |   267|
|67    |          WB_CHNL_FIFO                                                                            |xdma_v4_1_2_GenericFIFOHead__parameterized0                    |    31|
|68    |          WB_DAT_FIFO                                                                             |xdma_v4_1_2_GenericFIFO__parameterized0                        |    88|
|69    |          axidma_wb_arb                                                                           |xdma_v4_1_2_axidma_dcarb_v__parameterized1                     |   141|
|70    |            \Fifowhead.fifoInfo                                                                   |xdma_v4_1_2_GenericFIFOAsync__parameterized1                   |   134|
|71    |            arbchnls                                                                              |xdma_v4_1_2_arbblock__parameterized0                           |     7|
|72    |              \genarb[0].inst                                                                     |xdma_v4_1_2_arbentity__parameterized0                          |     4|
|73    |              \genarb[1].inst                                                                     |xdma_v4_1_2_arbentity__parameterized1                          |     3|
|74    |        dma_pcie_req                                                                              |xdma_v4_1_2_dma_pcie_req                                       |  4990|
|75    |          TAG_FIFO_EVEN                                                                           |xdma_v4_1_2_GenericFIFO__parameterized1                        |    30|
|76    |          TAG_FIFO_ODD                                                                            |xdma_v4_1_2_GenericFIFO__parameterized1_69                     |    33|
|77    |          axidma_rrq_arb                                                                          |xdma_v4_1_2_axidma_dcarb_v__parameterized2                     |   168|
|78    |            \Fifowhead.fifoInfo                                                                   |xdma_v4_1_2_GenericFIFOAsync                                   |   162|
|79    |            arbchnls                                                                              |xdma_v4_1_2_arbblock__parameterized1                           |     6|
|80    |              \genarb[0].inst                                                                     |xdma_v4_1_2_arbentity__parameterized2                          |     4|
|81    |              \genarb[1].inst                                                                     |xdma_v4_1_2_arbentity__parameterized3                          |     2|
|82    |          axidma_wrq_arb                                                                          |xdma_v4_1_2_axidma_dcarb_v__parameterized3                     |   180|
|83    |            \Fifowhead.fifoInfo                                                                   |xdma_v4_1_2_GenericFIFOAsync__parameterized0                   |   180|
|84    |          dma_pcie_rc                                                                             |xdma_v4_1_2_dma_pcie_rc                                        |  1558|
|85    |            u_dma_rc_mem_pfch                                                                     |xdma_v4_1_2_dma_rc_mem_pfch                                    |   130|
|86    |            u_mem_rc                                                                              |xdma_v4_1_2_mem_simple_dport_ram                               |     2|
|87    |          dma_pcie_rq                                                                             |xdma_v4_1_2_dma_pcie_rq                                        |  3005|
|88    |            RQ_FIFO                                                                               |xdma_v4_1_2_GenericFIFOHead2                                   |   646|
|89    |            WTLP_DAT_FIFO                                                                         |xdma_v4_1_2_GenericFIFO                                        |    87|
|90    |            WTLP_HDR_FIFO                                                                         |xdma_v4_1_2_GenericFIFO__parameterized2                        |    60|
|91    |        reset_cntrlr                                                                              |xdma_v4_1_2_axi4mm_axi_pcie_reset_cntrlr                       |     6|
|92    |        xdma_v4_1_2_axi_str_cq_if_inst                                                            |xdma_v4_1_2_axi_str_cq_if                                      |    25|
|93    |        xdma_v4_1_2_axi_str_rq_if_inst                                                            |xdma_v4_1_2_axi_str_rq_if                                      |    23|
|94    |        xdma_v4_1_2_pcie_cap_structure_inst                                                       |xdma_v4_1_2_pcie_cap_structure                                 |    59|
|95    |    ram_top                                                                                       |xdma_v4_1_2_udma_ram_top                                       |    12|
|96    |      C2H_PCIE_DSC_CPLD_RAM                                                                       |xdma_v4_1_2_mem_simple_dport_ram__parameterized5               |     2|
|97    |      MASTER_READ_BRAM                                                                            |xdma_v4_1_2_dma_bram_wrap__parameterized0                      |     1|
|98    |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_noreg_be__2                             |     1|
|99    |          U0                                                                                      |blk_mem_gen_v8_4_2__parameterized1__2                          |     1|
|100   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth__parameterized0_64                    |     1|
|101   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top__parameterized0_65          |     1|
|102   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr__parameterized0_66 |     1|
|103   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0_67   |     1|
|104   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0_68 |     1|
|105   |      MASTER_WRITE_FIFO                                                                           |xdma_v4_1_2_dma_bram_wrap__parameterized0__xdcDup__1           |     1|
|106   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_noreg_be                                |     1|
|107   |          U0                                                                                      |blk_mem_gen_v8_4_2__parameterized1                             |     1|
|108   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth__parameterized0                       |     1|
|109   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top__parameterized0             |     1|
|110   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr__parameterized0    |     1|
|111   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0      |     1|
|112   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0    |     1|
|113   |      \gen_c2h_bram.C2H_DAT0_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap__xdcDup__5                           |     1|
|114   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be__11                              |     1|
|115   |          U0                                                                                      |blk_mem_gen_v8_4_2__11                                         |     1|
|116   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth_59                                    |     1|
|117   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top_60                          |     1|
|118   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_61                 |     1|
|119   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_62                   |     1|
|120   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_63                 |     1|
|121   |      \gen_c2h_bram.C2H_DAT1_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap__xdcDup__6                           |     1|
|122   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be__10                              |     1|
|123   |          U0                                                                                      |blk_mem_gen_v8_4_2__10                                         |     1|
|124   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth_54                                    |     1|
|125   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top_55                          |     1|
|126   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_56                 |     1|
|127   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_57                   |     1|
|128   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_58                 |     1|
|129   |      \gen_c2h_bram.C2H_DAT2_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap__xdcDup__7                           |     1|
|130   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be__9                               |     1|
|131   |          U0                                                                                      |blk_mem_gen_v8_4_2__9                                          |     1|
|132   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth_49                                    |     1|
|133   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top_50                          |     1|
|134   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_51                 |     1|
|135   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_52                   |     1|
|136   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_53                 |     1|
|137   |      \gen_c2h_bram.C2H_DAT3_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap                                      |     1|
|138   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be__8                               |     1|
|139   |          U0                                                                                      |blk_mem_gen_v8_4_2__8                                          |     1|
|140   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth_44                                    |     1|
|141   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top_45                          |     1|
|142   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_46                 |     1|
|143   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_47                   |     1|
|144   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_48                 |     1|
|145   |      \gen_h2c_bram.H2C_DAT0_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap__xdcDup__1                           |     1|
|146   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be                                  |     1|
|147   |          U0                                                                                      |blk_mem_gen_v8_4_2                                             |     1|
|148   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth_39                                    |     1|
|149   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top_40                          |     1|
|150   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_41                 |     1|
|151   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_42                   |     1|
|152   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_43                 |     1|
|153   |      \gen_h2c_bram.H2C_DAT1_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap__xdcDup__2                           |     1|
|154   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be__14                              |     1|
|155   |          U0                                                                                      |blk_mem_gen_v8_4_2__14                                         |     1|
|156   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth_34                                    |     1|
|157   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top_35                          |     1|
|158   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_36                 |     1|
|159   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_37                   |     1|
|160   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_38                 |     1|
|161   |      \gen_h2c_bram.H2C_DAT2_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap__xdcDup__3                           |     1|
|162   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be__13                              |     1|
|163   |          U0                                                                                      |blk_mem_gen_v8_4_2__13                                         |     1|
|164   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth_29                                    |     1|
|165   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top_30                          |     1|
|166   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr_31                 |     1|
|167   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width_32                   |     1|
|168   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper_33                 |     1|
|169   |      \gen_h2c_bram.H2C_DAT3_FIFO                                                                 |xdma_v4_1_2_dma_bram_wrap__xdcDup__4                           |     1|
|170   |        \genblk1[0].u_buffermem                                                                   |xdma_v4_1_2_blk_mem_64_reg_be__12                              |     1|
|171   |          U0                                                                                      |blk_mem_gen_v8_4_2__12                                         |     1|
|172   |            inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_2_synth                                       |     1|
|173   |              \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_4_2_blk_mem_gen_top                             |     1|
|174   |                \valid.cstr                                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr                    |     1|
|175   |                  \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width                      |     1|
|176   |                    \prim_noinit.ram                                                              |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper                    |     1|
|177   |    xdma_0_pcie2_to_pcie3_wrapper_i                                                               |xdma_0_pcie2_to_pcie3_wrapper                                  |  4765|
|178   |      pcie2_ip_i                                                                                  |xdma_0_pcie2_ip                                                |  1920|
|179   |        inst                                                                                      |xdma_0_pcie2_ip_pcie2_top                                      |  1920|
|180   |          inst                                                                                    |xdma_0_pcie2_ip_core_top                                       |  1920|
|181   |            phy_lnk_up_cdc                                                                        |xpm_cdc_single__2                                              |     2|
|182   |            pl_received_hot_rst_cdc                                                               |xpm_cdc_single                                                 |     2|
|183   |            gt_top_i                                                                              |xdma_0_pcie2_ip_gt_top                                         |  1277|
|184   |              \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                                   |xdma_0_pcie2_ip_gt_rx_valid_filter_7x                          |    51|
|185   |              pipe_wrapper_i                                                                      |xdma_0_pcie2_ip_pipe_wrapper                                   |  1217|
|186   |                \pipe_clock_int.pipe_clock_i                                                      |xdma_0_pcie2_ip_pipe_clock                                     |    12|
|187   |                \pipe_lane[0].gt_wrapper_i                                                        |xdma_0_pcie2_ip_gt_wrapper                                     |    13|
|188   |                  cpllPDInst                                                                      |xdma_0_pcie2_ip_gtx_cpllpd_ovrd                                |     9|
|189   |                \pipe_lane[0].pipe_drp.pipe_drp_i                                                 |xdma_0_pcie2_ip_pipe_drp                                       |   179|
|190   |                \pipe_lane[0].pipe_eq.pipe_eq_i                                                   |xdma_0_pcie2_ip_pipe_eq                                        |   479|
|191   |                  rxeq_scan_i                                                                     |xdma_0_pcie2_ip_rxeq_scan                                      |   160|
|192   |                \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i               |xdma_0_pcie2_ip_gt_common                                      |   142|
|193   |                  qpll_drp_i                                                                      |xdma_0_pcie2_ip_qpll_drp                                       |   141|
|194   |                  qpll_wrapper_i                                                                  |xdma_0_pcie2_ip_qpll_wrapper                                   |     1|
|195   |                \pipe_lane[0].pipe_rate.pipe_rate_i                                               |xdma_0_pcie2_ip_pipe_rate                                      |   119|
|196   |                \pipe_lane[0].pipe_sync_i                                                         |xdma_0_pcie2_ip_pipe_sync                                      |    53|
|197   |                \pipe_lane[0].pipe_user_i                                                         |xdma_0_pcie2_ip_pipe_user                                      |   104|
|198   |                \pipe_reset.pipe_reset_i                                                          |xdma_0_pcie2_ip_pipe_reset                                     |    74|
|199   |                \qpll_reset.qpll_reset_i                                                          |xdma_0_pcie2_ip_qpll_reset                                     |    38|
|200   |            pcie_top_i                                                                            |xdma_0_pcie2_ip_pcie_top                                       |   583|
|201   |              axi_basic_top                                                                       |xdma_0_pcie2_ip_axi_basic_top                                  |   458|
|202   |                rx_inst                                                                           |xdma_0_pcie2_ip_axi_basic_rx                                   |   321|
|203   |                  rx_null_gen_inst                                                                |xdma_0_pcie2_ip_axi_basic_rx_null_gen                          |    57|
|204   |                  rx_pipeline_inst                                                                |xdma_0_pcie2_ip_axi_basic_rx_pipeline                          |   264|
|205   |                tx_inst                                                                           |xdma_0_pcie2_ip_axi_basic_tx                                   |   137|
|206   |                  \thrtl_ctl_enabled.tx_thrl_ctl_inst                                             |xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl                         |    59|
|207   |                  tx_pipeline_inst                                                                |xdma_0_pcie2_ip_axi_basic_tx_pipeline                          |    78|
|208   |              pcie_7x_i                                                                           |xdma_0_pcie2_ip_pcie_7x                                        |    54|
|209   |                pcie_bram_top                                                                     |xdma_0_pcie2_ip_pcie_bram_top_7x                               |     8|
|210   |                  pcie_brams_rx                                                                   |xdma_0_pcie2_ip_pcie_brams_7x                                  |     4|
|211   |                    \brams[0].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x_21                                |     1|
|212   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO_28                                              |     1|
|213   |                    \brams[1].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x_22                                |     1|
|214   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO_27                                              |     1|
|215   |                    \brams[2].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x_23                                |     1|
|216   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO_26                                              |     1|
|217   |                    \brams[3].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x_24                                |     1|
|218   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO_25                                              |     1|
|219   |                  pcie_brams_tx                                                                   |xdma_0_pcie2_ip_pcie_brams_7x_14                               |     4|
|220   |                    \brams[0].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x                                   |     1|
|221   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO_20                                              |     1|
|222   |                    \brams[1].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x_15                                |     1|
|223   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO_19                                              |     1|
|224   |                    \brams[2].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x_16                                |     1|
|225   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO_18                                              |     1|
|226   |                    \brams[3].ram                                                                 |xdma_0_pcie2_ip_pcie_bram_7x_17                                |     1|
|227   |                      \use_tdp.ramb36                                                             |BRAM_TDP_MACRO                                                 |     1|
|228   |              pcie_pipe_pipeline_i                                                                |xdma_0_pcie2_ip_pcie_pipe_pipeline                             |    54|
|229   |                pipe_lane_0_i                                                                     |xdma_0_pcie2_ip_pcie_pipe_lane                                 |    48|
|230   |                pipe_misc_i                                                                       |xdma_0_pcie2_ip_pcie_pipe_misc                                 |     6|
|231   |      xdma_0_axi_stream_intf_i                                                                    |xdma_0_axi_stream_intf                                         |  2583|
|232   |        xdma_0_dma_cpl_i                                                                          |xdma_0_dma_cpl                                                 |   389|
|233   |        xdma_0_dma_req_i                                                                          |xdma_0_dma_req                                                 |   562|
|234   |        xdma_0_rx_demux_i                                                                         |xdma_0_rx_demux                                                |   869|
|235   |          dma_cpl_fifo_inst                                                                       |pcie2_fifo_generator_dma_cpl                                   |   237|
|236   |            U0                                                                                    |fifo_generator_v13_1_4                                         |   237|
|237   |              inst_fifo_gen                                                                       |fifo_generator_v13_1_4_synth                                   |   237|
|238   |                \gaxis_fifo.gaxisf.axisf                                                          |fifo_generator_top                                             |   237|
|239   |                  \grf.rf                                                                         |fifo_generator_ramfifo                                         |   237|
|240   |                    \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic                                                       |    53|
|241   |                      \gr1.gr1_int.rfwft                                                          |rd_fwft                                                        |    22|
|242   |                      \grss.rsts                                                                  |rd_status_flags_ss                                             |     2|
|243   |                      rpntr                                                                       |rd_bin_cntr                                                    |    29|
|244   |                    \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic                                                       |    43|
|245   |                      \gwss.gpf.wrpf                                                              |wr_pf_ss                                                       |    13|
|246   |                      \gwss.wsts                                                                  |wr_status_flags_ss                                             |     6|
|247   |                      wpntr                                                                       |wr_bin_cntr                                                    |    24|
|248   |                    \gntv_or_sync_fifo.mem                                                        |memory                                                         |    97|
|249   |                      \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_3_6                                             |     2|
|250   |                        inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth                                       |     2|
|251   |                          \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_v8_3_6_blk_mem_gen_top                             |     2|
|252   |                            \valid.cstr                                                           |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                    |     2|
|253   |                              \ramloop[0].ram.r                                                   |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                      |     1|
|254   |                                \prim_noinit.ram                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                    |     1|
|255   |                              \ramloop[1].ram.r                                                   |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0      |     1|
|256   |                                \prim_noinit.ram                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0    |     1|
|257   |                    rstblk                                                                        |reset_blk_ramfifo                                              |    44|
|258   |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |synchronizer_ff_3                                              |     1|
|259   |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |synchronizer_ff_4                                              |     1|
|260   |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |synchronizer_ff_5                                              |     3|
|261   |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst  |synchronizer_ff_6                                              |     1|
|262   |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst  |synchronizer_ff_7                                              |     4|
|263   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff_8                                              |     1|
|264   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_9                                              |     1|
|265   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_10                                             |     2|
|266   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_11                                             |     2|
|267   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |synchronizer_ff_12                                             |     1|
|268   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |synchronizer_ff_13                                             |     2|
|269   |          tgt_brdg_fifo_inst                                                                      |pcie2_fifo_generator_tgt_brdg                                  |   304|
|270   |            U0                                                                                    |fifo_generator_v13_1_4__parameterized1                         |   304|
|271   |              inst_fifo_gen                                                                       |fifo_generator_v13_1_4_synth__parameterized0                   |   304|
|272   |                \gaxis_fifo.gaxisf.axisf                                                          |fifo_generator_top__parameterized0                             |   304|
|273   |                  \grf.rf                                                                         |fifo_generator_ramfifo__parameterized0                         |   304|
|274   |                    \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic__parameterized0                                       |    40|
|275   |                      \gr1.gr1_int.rfwft                                                          |rd_fwft__parameterized0                                        |    18|
|276   |                      \grss.rsts                                                                  |rd_status_flags_ss__parameterized0                             |     2|
|277   |                      rpntr                                                                       |rd_bin_cntr__parameterized0                                    |    20|
|278   |                    \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic__parameterized0                                       |    34|
|279   |                      \gwss.gpf.wrpf                                                              |wr_pf_ss__parameterized0                                       |    10|
|280   |                      \gwss.wsts                                                                  |wr_status_flags_ss__parameterized0                             |     8|
|281   |                      wpntr                                                                       |wr_bin_cntr__parameterized0                                    |    16|
|282   |                    \gntv_or_sync_fifo.mem                                                        |memory__parameterized0                                         |   206|
|283   |                      \gdm.dm_gen.dm                                                              |dmem                                                           |   111|
|284   |                    rstblk                                                                        |reset_blk_ramfifo__parameterized0                              |    24|
|285   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |synchronizer_ff                                                |     2|
|286   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |synchronizer_ff_0                                              |     2|
|287   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |synchronizer_ff_1                                              |     2|
|288   |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |synchronizer_ff_2                                              |     2|
|289   |        xdma_0_tgt_cpl_i                                                                          |xdma_0_tgt_cpl                                                 |   250|
|290   |        xdma_0_tgt_req_i                                                                          |xdma_0_tgt_req                                                 |   358|
|291   |        xdma_0_tx_mux_i                                                                           |xdma_0_tx_mux                                                  |   155|
|292   |      xdma_0_cfg_sideband_i                                                                       |xdma_0_cfg_sideband                                            |   256|
+------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:20 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 23414 ; free virtual = 33623
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25070 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 2413.141 ; gain = 644.828 ; free physical = 26556 ; free virtual = 36765
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:22 . Memory (MB): peak = 2413.141 ; gain = 1051.219 ; free physical = 26582 ; free virtual = 36767
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.152 ; gain = 0.000 ; free physical = 26541 ; free virtual = 36726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 440 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM32X1S => RAM32X1S (RAMS32): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
883 Infos, 496 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:25 . Memory (MB): peak = 2437.152 ; gain = 1081.262 ; free physical = 26700 ; free virtual = 36885
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2437.152 ; gain = 0.000 ; free physical = 26700 ; free virtual = 36885
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/xdma_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xdma_0, cache-ID = 6f45a4232123af81
INFO: [Coretcl 2-1174] Renamed 291 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2461.164 ; gain = 0.000 ; free physical = 26756 ; free virtual = 36981
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/xdma_0_synth_1/xdma_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xdma_0_utilization_synth.rpt -pb xdma_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 20:43:43 2025...
