================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Nov 20 22:32:38 +0800 2023
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         fetching_ip
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              262
FF:               204
DSP:              0
BRAM:             128
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.160       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name              | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst              | 262 | 204 |     | 128  |      |     |        |      |         |          |        |
|   (inst)          |     | 68  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U | 225 | 102 |     | 128  |      |     |        |      |         |          |        |
|   grp_fetch_fu_62 | 37  | 34  |     |      |      |     |        |      |         |          |        |
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.49%  | OK     |
| FD                                                        | 50%       | 0.19%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 45.71% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 45.71% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 6      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 5.75   | REVIEW |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                       | ENDPOINT PIN                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                      |                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.840 | control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKBWRCLK | ap_CS_fsm_reg[1]/D                     |            5 |          2 |          7.153 |          3.815 |        3.338 |
| Path2 | 3.261 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | ap_CS_fsm_reg[0]/D                     |            5 |          6 |          6.732 |          3.815 |        2.917 |
| Path3 | 3.261 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | control_s_axi_U/int_task_ap_done_reg/D |            5 |          6 |          6.732 |          3.815 |        2.917 |
| Path4 | 3.265 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | control_s_axi_U/int_ap_start_reg/D     |            5 |          6 |          6.728 |          3.841 |        2.887 |
| Path5 | 3.291 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | control_s_axi_U/int_ap_ready_reg/D     |            5 |          6 |          6.702 |          3.815 |        2.887 |
+-------+-------+------------------------------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------+----------------------+
    | Path1 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_0 | BMEM.bram.RAMB36E1   |
    | grp_fetch_fu_62/int_ap_start_i_12          | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_6           | LUT.others.LUT6      |
    | grp_fetch_fu_62/ap_CS_fsm[1]_i_2           | LUT.others.LUT6      |
    | grp_fetch_fu_62/ap_CS_fsm[1]_i_1__0        | LUT.others.LUT5      |
    | ap_CS_fsm_reg[1]                           | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------+----------------------+

    +--------------------------------------------+----------------------+
    | Path2 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6 | BMEM.bram.RAMB36E1   |
    | grp_fetch_fu_62/int_ap_start_i_17          | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_7           | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_2           | LUT.others.LUT6      |
    | control_s_axi_U/ap_CS_fsm[0]_i_1__0        | LUT.others.LUT4      |
    | ap_CS_fsm_reg[0]                           | FLOP_LATCH.flop.FDSE |
    +--------------------------------------------+----------------------+

    +--------------------------------------------+----------------------+
    | Path3 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6 | BMEM.bram.RAMB36E1   |
    | grp_fetch_fu_62/int_ap_start_i_17          | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_7           | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_2           | LUT.others.LUT6      |
    | control_s_axi_U/int_task_ap_done_i_1       | LUT.others.LUT6      |
    | control_s_axi_U/int_task_ap_done_reg       | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------+----------------------+

    +--------------------------------------------+----------------------+
    | Path4 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6 | BMEM.bram.RAMB36E1   |
    | grp_fetch_fu_62/int_ap_start_i_17          | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_7           | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_2           | LUT.others.LUT6      |
    | control_s_axi_U/int_ap_start_i_1           | LUT.others.LUT4      |
    | control_s_axi_U/int_ap_start_reg           | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------+----------------------+

    +--------------------------------------------+----------------------+
    | Path5 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6 | BMEM.bram.RAMB36E1   |
    | grp_fetch_fu_62/int_ap_start_i_17          | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_7           | LUT.others.LUT5      |
    | grp_fetch_fu_62/int_ap_start_i_2           | LUT.others.LUT6      |
    | control_s_axi_U/int_ap_ready_i_1           | LUT.others.LUT4      |
    | control_s_axi_U/int_ap_ready_reg           | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fetching_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fetching_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fetching_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fetching_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fetching_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fetching_ip_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


