

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Sat Mar 23 11:59:23 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  641|  641|  641|  641|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  381|  381|         3|          -|          -|   127|    no    |
        |- Loop 2  |  256|  256|         2|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond_i)
	8  / (exitcond_i)
7 --> 
	6  / true
8 --> 

* FSM state operations: 

 <State 1> : 1.06ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_data_V), !map !94"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !98"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_V), !map !102"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !106"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matchFilter_str) nounwind"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffIn_data_V = alloca [128 x i32], align 4" [matchedRee/matchFilter.cpp:12]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buffIn_last_V = alloca [128 x i1], align 1" [matchedRee/matchFilter.cpp:12]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_V, i1* %in_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:5]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i1* %out_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:6]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:7]
ST_1 : Operation 19 [1/1] (1.06ns)   --->   "br label %.preheader" [matchedRee/matchFilter.cpp:15]

 <State 2> : 4.04ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%a = phi i7 [ %a_1, %0 ], [ -1, %.preheader.preheader ]"
ST_2 : Operation 21 [1/1] (1.18ns)   --->   "%tmp = icmp eq i7 %a, 0" [matchedRee/matchFilter.cpp:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %0" [matchedRee/matchFilter.cpp:15]
ST_2 : Operation 24 [1/1] (1.37ns)   --->   "%a_1 = add i7 %a, -1" [matchedRee/matchFilter.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = zext i7 %a_1 to i64" [matchedRee/matchFilter.cpp:16]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_1 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_2 : Operation 27 [2/2] (2.66ns)   --->   "%buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr_1 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_2 : Operation 29 [2/2] (1.47ns)   --->   "%buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 2.66ns
ST_3 : Operation 31 [1/2] (2.66ns)   --->   "%buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 32 [1/2] (1.47ns)   --->   "%buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

 <State 4> : 2.66ns
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %a to i64" [matchedRee/matchFilter.cpp:16]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_2 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_s" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_4 : Operation 35 [1/1] (2.66ns)   --->   "store i32 %buffIn_data_V_load, i32* %buffIn_data_V_addr_2, align 8" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr_2 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_s" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_4 : Operation 37 [1/1] (1.47ns)   --->   "store i1 %buffIn_last_V_load, i1* %buffIn_last_V_addr_2, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [matchedRee/matchFilter.cpp:15]

 <State 5> : 2.66ns
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%in_data_V_tmp = extractvalue { i32, i1 } %empty_5, 0"
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%out_last_V_1 = extractvalue { i32, i1 } %empty_5, 1"
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 0" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]
ST_5 : Operation 43 [1/1] (2.66ns)   --->   "store i32 %in_data_V_tmp, i32* %buffIn_data_V_addr, align 16" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 0" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]
ST_5 : Operation 45 [1/1] (1.47ns)   --->   "store i1 %out_last_V_1, i1* %buffIn_last_V_addr, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 46 [1/1] (1.06ns)   --->   "br label %2" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]

 <State 6> : 2.66ns
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i16 [ 0, %1 ], [ %tempQ_V, %3 ]"
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i16 [ 0, %1 ], [ %tempI_V, %3 ]"
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%b_i = phi i8 [ 0, %1 ], [ %b, %3 ]"
ST_6 : Operation 50 [1/1] (1.22ns)   --->   "%exitcond_i = icmp eq i8 %b_i, -128" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"
ST_6 : Operation 52 [1/1] (1.39ns)   --->   "%b = add i8 %b_i, 1" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %convol.exit, label %3" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i8 %b_i to i64" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_3 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_2_i" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 56 [2/2] (2.66ns)   --->   "%p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_1, i16 %p_Val2_3)" [matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 58 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)" [matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 7> : 4.15ns
ST_7 : Operation 59 [1/2] (2.66ns)   --->   "%p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 31)" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i32 %p_Val2_s to i16" [matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:19]
ST_7 : Operation 62 [1/1] (1.48ns)   --->   "%tempI_V = add i16 %p_Val2_1, %p_Val2_2" [matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.48ns)   --->   "%tempQ_V = add i16 %p_Val2_3, %p_Val2_4" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]

 <State 8> : 0.00ns
ST_8 : Operation 65 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)" [matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [matchedRee/matchFilter.cpp:20]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('a') with incoming values : ('a', matchedRee/matchFilter.cpp:16) [17]  (1.06 ns)

 <State 2>: 4.04ns
The critical path consists of the following:
	'phi' operation ('a') with incoming values : ('a', matchedRee/matchFilter.cpp:16) [17]  (0 ns)
	'add' operation ('a', matchedRee/matchFilter.cpp:16) [23]  (1.37 ns)
	'getelementptr' operation ('buffIn_data_V_addr_1', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) [25]  (0 ns)
	'load' operation ('buffIn_data_V_load', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [26]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('buffIn_data_V_load', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [26]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('buffIn_data_V_addr_2', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) [27]  (0 ns)
	'store' operation (matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16) of variable 'buffIn_data_V_load', matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16 on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [28]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	axis read on port 'in_data_V' [35]  (0 ns)
	'store' operation (matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18) of variable 'in_data_V_tmp' on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [39]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'phi' operation ('b') with incoming values : ('b', matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19) [46]  (0 ns)
	'getelementptr' operation ('buffIn_data_V_addr_3', matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19) [53]  (0 ns)
	'load' operation ('__Val2__', matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [54]  (2.66 ns)

 <State 7>: 4.15ns
The critical path consists of the following:
	'load' operation ('__Val2__', matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:12 [54]  (2.66 ns)
	'add' operation ('tempI.V', matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:19) [57]  (1.49 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
