{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649210809435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649210809437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  6 11:06:49 2022 " "Processing started: Wed Apr  6 11:06:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649210809437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649210809437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off spi-slave-demo-de0nano -c spi-slave-demo-de0nano --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off spi-slave-demo-de0nano -c spi-slave-demo-de0nano --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649210809438 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649210809494 ""}
{ "Info" "0" "" "Project  = spi-slave-demo-de0nano" {  } {  } 0 0 "Project  = spi-slave-demo-de0nano" 0 0 "Fitter" 0 0 1649210809495 ""}
{ "Info" "0" "" "Revision = spi-slave-demo-de0nano" {  } {  } 0 0 "Revision = spi-slave-demo-de0nano" 0 0 "Fitter" 0 0 1649210809495 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1649210809612 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1649210809612 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi-slave-demo-de0nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"spi-slave-demo-de0nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649210809620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649210809715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649210809715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649210809932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649210809932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649210809932 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649210809932 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649210809935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649210809935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649210809935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649210809935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649210809935 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649210809935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649210810345 ""}  } { { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649210810345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649210810346 ""}  } { { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649210810346 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649210810656 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL B11 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { spi_miso } } } { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649210810700 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50 3.3-V LVTTL R8 " "Pin clk_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { clk_50 } } } { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649210810700 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL J15 " "Pin rst_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { rst_n } } } { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649210810700 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_cs_n 3.3-V LVTTL B12 " "Pin spi_cs_n uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { spi_cs_n } } } { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_cs_n" } } } } { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649210810700 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVTTL B10 " "Pin spi_mosi uses I/O standard 3.3-V LVTTL at B10" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { spi_mosi } } } { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649210810700 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_clk 3.3-V LVTTL D11 " "Pin spi_clk uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { spi_clk } } } { "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hawk/hdd/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_clk" } } } } { "demo_top.vhd" "" { Text "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/demo_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649210810700 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1649210810700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hawk/sandbox/fpga/spi-slave-demo-de0nano/output_files/spi-slave-demo-de0nano.fit.smsg " "Generated suppressed messages file /home/hawk/sandbox/fpga/spi-slave-demo-de0nano/output_files/spi-slave-demo-de0nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649210810729 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1649210810747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 0 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1248 " "Peak virtual memory: 1248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649210810762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  6 11:06:50 2022 " "Processing ended: Wed Apr  6 11:06:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649210810762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649210810762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649210810762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649210810762 ""}
