Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: tutorial1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tutorial1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tutorial1"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : tutorial1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/scgoddar/Documents/COE758/Tutorial1/ipcore_dir/icon.vhd" in Library work.
Architecture icon_a of Entity icon is up to date.
Compiling vhdl file "/home/student1/scgoddar/Documents/COE758/Tutorial1/ipcore_dir/ila.vhd" in Library work.
Architecture ila_a of Entity ila is up to date.
Compiling vhdl file "/home/student1/scgoddar/Documents/COE758/Tutorial1/ipcore_dir/vio.vhd" in Library work.
Architecture vio_a of Entity vio is up to date.
Compiling vhdl file "/home/student1/scgoddar/Documents/COE758/Tutorial1/ipcore_dir/bram.vhd" in Library work.
Architecture bram_a of Entity bram is up to date.
Compiling vhdl file "/home/student1/scgoddar/Documents/COE758/Tutorial1/Tutorial1.vhd" in Library work.
Architecture behavioral of Entity tutorial1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tutorial1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tutorial1> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/student1/scgoddar/Documents/COE758/Tutorial1/Tutorial1.vhd" line 69: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/student1/scgoddar/Documents/COE758/Tutorial1/Tutorial1.vhd" line 74: Instantiating black box module <ila>.
WARNING:Xst:2211 - "/home/student1/scgoddar/Documents/COE758/Tutorial1/Tutorial1.vhd" line 81: Instantiating black box module <vio>.
WARNING:Xst:2211 - "/home/student1/scgoddar/Documents/COE758/Tutorial1/Tutorial1.vhd" line 89: Instantiating black box module <bram>.
Entity <tutorial1> analyzed. Unit <tutorial1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <tutorial1>.
    Related source file is "/home/student1/scgoddar/Documents/COE758/Tutorial1/Tutorial1.vhd".
WARNING:Xst:647 - Input <switches<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <bram_din>.
    Found 30-bit updown counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <tutorial1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 30-bit updown counter                                 : 1
# Registers                                            : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 30-bit updown counter                                 : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <counter_8> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_9> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_10> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_11> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_12> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_13> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_14> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_15> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_16> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_17> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_18> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_19> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_20> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_21> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_22> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_23> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_24> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_25> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_26> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_27> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_28> of sequential type is unconnected in block <tutorial1>.
WARNING:Xst:2677 - Node <counter_29> of sequential type is unconnected in block <tutorial1>.

Optimizing unit <tutorial1> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <led<7>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<6>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<5>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<4>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<3>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<2>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<1>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led<0>> driven by black box <bram>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tutorial1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tutorial1.ngr
Top Level Output File Name         : tutorial1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 33
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 8
#      MUXCY                       : 7
#      XORCY                       : 8
# FlipFlops/Latches                : 16
#      FD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
# Others                           : 4
#      bram                        : 1
#      icon                        : 1
#      ila                         : 1
#      vio                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                        9  out of   4656     0%  
 Number of Slice Flip Flops:             16  out of   9312     0%  
 Number of 4 input LUTs:                 17  out of   9312     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.255ns (Maximum Frequency: 307.224MHz)
   Minimum input arrival time before clock: 5.185ns
   Maximum output required time after clock: 0.894ns
   Maximum combinational path delay: 3.526ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.255ns (frequency: 307.224MHz)
  Total number of paths / destination ports: 72 / 16
-------------------------------------------------------------------------
Delay:               3.255ns (Levels of Logic = 9)
  Source:            counter_0 (FF)
  Destination:       counter_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_0 to counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.449  counter_0 (counter_0)
     LUT2:I1->O            1   0.612   0.000  Mcount_counter_lut<0> (Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcount_counter_cy<0> (Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     XORCY:CI->O           1   0.699   0.000  Mcount_counter_xor<7> (Result<7>)
     FD:D                      0.268          counter_7
    ----------------------------------------
    Total                      3.255ns (2.806ns logic, 0.449ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 60 / 16
-------------------------------------------------------------------------
Offset:              5.185ns (Levels of Logic = 11)
  Source:            switches<0> (PAD)
  Destination:       counter_7 (FF)
  Destination Clock: clk rising

  Data Path: switches<0> to counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  switches_0_IBUF (switches_0_IBUF)
     INV:I->O              8   0.612   0.795  switches<0>_inv2_INV_0 (switches<0>_inv)
     LUT2:I0->O            1   0.612   0.000  Mcount_counter_lut<0> (Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcount_counter_cy<0> (Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     XORCY:CI->O           1   0.699   0.000  Mcount_counter_xor<7> (Result<7>)
     FD:D                      0.268          counter_7
    ----------------------------------------
    Total                      5.185ns (4.010ns logic, 1.175ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.894ns (Levels of Logic = 0)
  Source:            counter_7 (FF)
  Destination:       sys_ila:DATA<31> (PAD)
  Source Clock:      clk rising

  Data Path: counter_7 to sys_ila:DATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  counter_7 (counter_7)
    ila:DATA<31>               0.000          sys_ila
    ----------------------------------------
    Total                      0.894ns (0.514ns logic, 0.380ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Delay:               3.526ns (Levels of Logic = 1)
  Source:            system_bram:douta<7> (PAD)
  Destination:       led<7> (PAD)

  Data Path: system_bram:douta<7> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    bram:douta<7>          1   0.000   0.357  system_bram (led_7_OBUF)
     OBUF:I->O                 3.169          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.526ns (3.169ns logic, 0.357ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 3.58 secs
 
--> 


Total memory usage is 610780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    0 (   0 filtered)

