(kicad_pcb (version 20171130) (host pcbnew 5.1.6-c6e7f7d~86~ubuntu18.04.1)

  (general
    (thickness 1.6)
    (drawings 9)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (title_block
    (title Diamond-1)
    (date "May 2020")
    (rev 2.0.1)
    (company "Gemstone Amplication")
    (comment 1 "Â© Tim Baldwin 2016,2020")
    (comment 2 GSA-D1)
    (comment 3 "Combined PCBs")
    (comment 4 "Stereo Amplifier")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user hide)
    (33 F.Adhes user hide)
    (34 B.Paste user hide)
    (35 F.Paste user hide)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user hide)
    (39 F.Mask user hide)
    (40 Dwgs.User user)
    (41 Cmts.User user hide)
    (42 Eco1.User user hide)
    (43 Eco2.User user hide)
    (44 Edge.Cuts user)
    (45 Margin user hide)
    (46 B.CrtYd user hide)
    (47 F.CrtYd user hide)
    (48 B.Fab user hide)
    (49 F.Fab user hide)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.05)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes true)
      (usegerberadvancedattributes true)
      (creategerberjobfile true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
  )

  (gr_line (start 100.5 106.7) (end 199.5 106.7) (angle 90) (layer F.SilkS) (width 0.2) (tstamp 5ECBD257))
  (gr_line (start 100 40) (end 200 40) (angle 90) (layer Edge.Cuts) (width 0.15) (tstamp 5ECBD256))
  (gr_text "Board Size: 100mm x 100mm\nDivided at 33.3mm and 66.7mm" (at 150.8 32.38) (layer Dwgs.User) (tstamp 5ECBD255)
    (effects (font (size 1.5 1.5) (thickness 0.3)))
  )
  (gr_line (start 100.5 106.7) (end 199.5 106.7) (angle 90) (layer B.SilkS) (width 0.2) (tstamp 5ECBD254))
  (gr_line (start 100.5 73.3) (end 199.5 73.3) (angle 90) (layer B.SilkS) (width 0.2) (tstamp 5ECBD253))
  (gr_line (start 100 140) (end 100 40) (angle 90) (layer Edge.Cuts) (width 0.15) (tstamp 5ECBD252))
  (gr_line (start 100.5 73.3) (end 199.5 73.3) (angle 90) (layer F.SilkS) (width 0.2) (tstamp 5ECBD251))
  (gr_line (start 200 140) (end 100 140) (angle 90) (layer Edge.Cuts) (width 0.15) (tstamp 5ECBD250))
  (gr_line (start 200 40) (end 200 140) (angle 90) (layer Edge.Cuts) (width 0.15) (tstamp 5ECBD24F))

)
