{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 12:23:13 2025 " "Info: Processing started: Sun Dec 21 12:23:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_calculator2.0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_calculator2.0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator2.0 " "Info: Found entity 1: Full_Calculator2.0" {  } { { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/板载50m晶振产生10khz时钟/altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/板载50m晶振产生10khz时钟/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-behavior_keyboard " "Info: Found design unit 1: keyboard-behavior_keyboard" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/seg_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behavior_seg_decoder " "Info: Found design unit 1: seg_decoder-behavior_seg_decoder" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Info: Found entity 1: seg_decoder" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/1bitfulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bitfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1BitFullAdder " "Info: Found entity 1: 1BitFullAdder" {  } { { "../BCD_Calculator25_11_11/1BitFullAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitFullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/1bithalfadder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bithalfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1BitHalfAdder " "Info: Found entity 1: 1BitHalfAdder" {  } { { "../BCD_Calculator25_11_11/1BitHalfAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitHalfAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullAdder " "Info: Found entity 1: 4BitFullAdder" {  } { { "../BCD_Calculator25_11_11/4BitFullAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/bcd_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/bcd_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Calculator " "Info: Found entity 1: BCD_Calculator" {  } { { "../BCD_Calculator25_11_11/BCD_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/BCD_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfulladderultra.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladderultra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullAdderUltra " "Info: Found entity 1: 4BitFullAdderUltra" {  } { { "../BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfullsubtractor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfullsubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullSubtractor " "Info: Found entity 1: 4BitFullSubtractor" {  } { { "../BCD_Calculator25_11_11/4BitFullSubtractor.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitmulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitmulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitMulti " "Info: Found entity 1: 4BitMulti" {  } { { "4BitMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister " "Info: Found entity 1: 8BitRegister" {  } { { "8BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74138formulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 74138formulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74138forMulti " "Info: Found entity 1: 74138forMulti" {  } { { "74138forMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74138forMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister " "Info: Found entity 1: 4BitRegister" {  } { { "4BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister_locked " "Info: Found entity 1: 4BitRegister_locked" {  } { { "4BitRegister_locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister_locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister_Locked " "Info: Found entity 1: 8BitRegister_Locked" {  } { { "8BitRegister_Locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister_Locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_mult4x4-behavioral " "Info: Found design unit 1: bcd_mult4x4-behavioral" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_mult4x4-simple " "Info: Found design unit 2: bcd_mult4x4-simple" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_mult4x4 " "Info: Found entity 1: bcd_mult4x4" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator " "Info: Found entity 1: Full_Calculator" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file core_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Core_Calculator " "Info: Found entity 1: Core_Calculator" {  } { { "Core_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file bcd_multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_multiplier-behavioral " "Info: Found design unit 1: bcd_multiplier-behavioral" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_multiplier-simple " "Info: Found design unit 2: bcd_multiplier-simple" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_multiplier " "Info: Found entity 1: bcd_multiplier" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitreg_lock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 4bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_4bit_fixed-behavioral " "Info: Found design unit 1: latch_4bit_fixed-behavioral" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_4bit_fixed " "Info: Found entity 1: latch_4bit_fixed" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitreg_lock.vhd 4 1 " "Info: Found 4 design units, including 1 entities, in source file 8bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_8bit_separate-behavioral " "Info: Found design unit 1: latch_8bit_separate-behavioral" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_8bit_separate-simple " "Info: Found design unit 2: latch_8bit_separate-simple" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 161 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 latch_8bit_separate-compact " "Info: Found design unit 3: latch_8bit_separate-compact" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 256 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_8bit_separate " "Info: Found entity 1: latch_8bit_separate" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_or5.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or5 " "Info: Found entity 1: my_or5" {  } { { "my_or5.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/my_or5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file simulation_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Simulation_Circuit " "Info: Found entity 1: Simulation_Circuit" {  } { { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_test01.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch_test01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_test01 " "Info: Found entity 1: latch_test01" {  } { { "latch_test01.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/latch_test01.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_Calculator2.0 " "Info: Elaborating entity \"Full_Calculator2.0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:inst3 " "Info: Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:inst3\"" {  } { { "Full_Calculator2.0.bdf" "inst3" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { -24 736 880 104 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst2 " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst2\"" {  } { { "Full_Calculator2.0.bdf" "inst2" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { -56 48 288 104 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "altpll_component" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst2\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Info: Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8u32.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_8u32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8u32 " "Info: Found entity 1: altpll_8u32" {  } { { "db/altpll_8u32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_8u32.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8u32 altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated " "Info: Elaborating entity \"altpll_8u32\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simulation_Circuit Simulation_Circuit:inst " "Info: Elaborating entity \"Simulation_Circuit\" for hierarchy \"Simulation_Circuit:inst\"" {  } { { "Full_Calculator2.0.bdf" "inst" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 160 496 624 480 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_8bit_separate Simulation_Circuit:inst\|latch_8bit_separate:inst67 " "Info: Elaborating entity \"latch_8bit_separate\" for hierarchy \"Simulation_Circuit:inst\|latch_8bit_separate:inst67\"" {  } { { "Simulation_Circuit.bdf" "inst67" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 448 1016 1112 672 "inst67" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q 8bitreg_lock.vhd(273) " "Warning (10631): VHDL Process Statement warning at 8bitreg_lock.vhd(273): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[7\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[6\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[5\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[4\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[3\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[2\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[1\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[0\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_4bit_fixed Simulation_Circuit:inst\|latch_4bit_fixed:inst " "Info: Elaborating entity \"latch_4bit_fixed\" for hierarchy \"Simulation_Circuit:inst\|latch_4bit_fixed:inst\"" {  } { { "Simulation_Circuit.bdf" "inst" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 696 1016 1112 856 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_multiplier Simulation_Circuit:inst\|bcd_multiplier:inst22 " "Info: Elaborating entity \"bcd_multiplier\" for hierarchy \"Simulation_Circuit:inst\|bcd_multiplier:inst22\"" {  } { { "Simulation_Circuit.bdf" "inst22" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 712 1240 1416 808 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Calculator Simulation_Circuit:inst\|BCD_Calculator:inst19 " "Info: Elaborating entity \"BCD_Calculator\" for hierarchy \"Simulation_Circuit:inst\|BCD_Calculator:inst19\"" {  } { { "Simulation_Circuit.bdf" "inst19" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 440 1240 1432 664 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitFullAdder Simulation_Circuit:inst\|BCD_Calculator:inst19\|4BitFullAdder:inst17 " "Info: Elaborating entity \"4BitFullAdder\" for hierarchy \"Simulation_Circuit:inst\|BCD_Calculator:inst19\|4BitFullAdder:inst17\"" {  } { { "../BCD_Calculator25_11_11/BCD_Calculator.bdf" "inst17" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/BCD_Calculator.bdf" { { 664 464 640 856 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitFullAdder Simulation_Circuit:inst\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst " "Info: Elaborating entity \"1BitFullAdder\" for hierarchy \"Simulation_Circuit:inst\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst\"" {  } { { "../BCD_Calculator25_11_11/4BitFullAdder.bdf" "inst" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdder.bdf" { { 16 232 392 112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitHalfAdder Simulation_Circuit:inst\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst\|1BitHalfAdder:inst1 " "Info: Elaborating entity \"1BitHalfAdder\" for hierarchy \"Simulation_Circuit:inst\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst\|1BitHalfAdder:inst1\"" {  } { { "../BCD_Calculator25_11_11/1BitFullAdder.bdf" "inst1" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitFullAdder.bdf" { { 48 456 608 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:inst1 " "Info: Elaborating entity \"key\" for hierarchy \"key:inst1\"" {  } { { "Full_Calculator2.0.bdf" "inst1" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 192 104 224 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "row\[3..0\] " "Warning: Pin \"row\[3..0\]\" is missing source" {  } { { "key.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 256 1152 1328 272 "row\[0\]" "" } { 272 1152 1328 288 "row\[1\]" "" } { 288 1152 1328 304 "row\[2\]" "" } { 304 1152 1328 320 "row\[3\]" "" } { 248 1104 1152 264 "row\[0\]" "" } { 264 1104 1152 280 "row\[1\]" "" } { 280 1104 1152 296 "row\[2\]" "" } { 296 1104 1152 312 "row\[3\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitRegister key:inst1\|4BitRegister:inst5 " "Info: Elaborating entity \"4BitRegister\" for hierarchy \"key:inst1\|4BitRegister:inst5\"" {  } { { "key.bdf" "inst5" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 128 752 848 288 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard key:inst1\|keyboard:inst1 " "Info: Elaborating entity \"keyboard\" for hierarchy \"key:inst1\|keyboard:inst1\"" {  } { { "key.bdf" "inst1" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 224 512 688 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8BitRegister key:inst1\|8BitRegister:inst3 " "Info: Elaborating entity \"8BitRegister\" for hierarchy \"key:inst1\|8BitRegister:inst3\"" {  } { { "key.bdf" "inst3" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 288 752 848 512 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|Mult0\"" {  } { { "bcd_multiple.vhd" "Mult0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|Div1\"" {  } { { "bcd_multiple.vhd" "Div1" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|Mod0\"" {  } { { "bcd_multiple.vhd" "Mod0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|Div0\"" {  } { { "bcd_multiple.vhd" "Div0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 69 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|Mod1\"" {  } { { "bcd_multiple.vhd" "Mod1" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 71 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Info: Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Info: Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Info: Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/mult_a7t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div1\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Info: Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div0\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div0 " "Info: Instantiated megafunction \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dgm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dgm " "Info: Found entity 1: lpm_divide_dgm" {  } { { "db/lpm_divide_dgm.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_dgm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_73f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_73f " "Info: Found entity 1: alt_u_div_73f" {  } { { "db/alt_u_div_73f.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_73f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Warning (14320): Synthesized away node \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "e:/altera91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 712 1240 1416 808 "inst22" "" } } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 160 496 624 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "48 " "Info: Ignored 48 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "4 " "Info: Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "44 " "Info: Ignored 44 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:inst1\|keyboard:inst1\|pre_state.wait_key_release " "Info: Register \"key:inst1\|keyboard:inst1\|pre_state.wait_key_release\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"Simulation_Circuit:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Sythesis_Caculator25_12_12 " "Warning: Ignored assignments for entity \"Sythesis_Caculator25_12_12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "377 " "Info: Implemented 377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "359 " "Info: Implemented 359 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 12:23:16 2025 " "Info: Processing ended: Sun Dec 21 12:23:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
