 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fir
Version: R-2020.09-SP5
Date   : Thu Mar 20 20:06:55 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: tap_addr_generator_reg[2]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: tap_addr_generator_reg[2]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock axis_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  tap_addr_generator_reg[2]/CK (DFFRQXL)                  0.00       0.50 r
  tap_addr_generator_reg[2]/Q (DFFRQXL)                   0.23       0.73 r
  U3357/Y (NOR2XL)                                        0.04       0.77 f
  tap_addr_generator_reg[2]/D (DFFRQXL)                   0.00       0.77 f
  data arrival time                                                  0.77

  clock axis_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  clock uncertainty                                       0.10       0.60
  tap_addr_generator_reg[2]/CK (DFFRQXL)                  0.00       0.60 r
  library hold time                                       0.02       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: data_addr_w_reg[7]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: data_addr_w_reg[7]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  data_addr_w_reg[7]/CK (DFFSXL)           0.00       0.50 r
  data_addr_w_reg[7]/QN (DFFSXL)           0.19       0.69 r
  U3773/Y (AOI32XL)                        0.07       0.76 f
  data_addr_w_reg[7]/D (DFFSXL)            0.00       0.76 f
  data arrival time                                   0.76

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  data_addr_w_reg[7]/CK (DFFSXL)           0.00       0.60 r
  library hold time                        0.01       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: data_addr_f_reg[2]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: data_addr_f_reg[3]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  data_addr_f_reg[2]/CK (DFFRXL)           0.00       0.50 r
  data_addr_f_reg[2]/QN (DFFRXL)           0.19       0.69 r
  U3744/Y (OAI32XL)                        0.09       0.79 f
  data_addr_f_reg[3]/D (DFFRQXL)           0.00       0.79 f
  data arrival time                                   0.79

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  data_addr_f_reg[3]/CK (DFFRQXL)          0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: y_latch_reg[0]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: y_latch_reg[0]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_latch_reg[0]/CK (DFFRHQX1)             0.00       0.50 r
  y_latch_reg[0]/Q (DFFRHQX1)              0.14       0.64 r
  U3533/Y (MX2XL)                          0.10       0.74 r
  y_latch_reg[0]/D (DFFRHQX1)              0.00       0.74 r
  data arrival time                                   0.74

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  y_latch_reg[0]/CK (DFFRHQX1)             0.00       0.60 r
  library hold time                       -0.03       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: y_latch_reg[1]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: y_latch_reg[1]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_latch_reg[1]/CK (DFFRHQX1)             0.00       0.50 r
  y_latch_reg[1]/Q (DFFRHQX1)              0.14       0.64 r
  U3535/Y (MX2XL)                          0.10       0.74 r
  y_latch_reg[1]/D (DFFRHQX1)              0.00       0.74 r
  data arrival time                                   0.74

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  y_latch_reg[1]/CK (DFFRHQX1)             0.00       0.60 r
  library hold time                       -0.03       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.17


1
