// Seed: 108099579
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    input  tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input  tri1 id_3,
    output wand id_4,
    output tri0 id_5,
    input  tri0 id_6,
    input  wor  id_7,
    output tri  id_8,
    output wire id_9
);
  assign (pull1, highz0) id_4 = 1;
  assign id_8 = id_6;
  module_0 modCall_1 ();
  uwire id_11, id_12 = -1, id_13;
  wand id_14;
  assign id_11 = ~id_0;
  assign id_5  = id_6;
  wire id_15;
  reg id_16, id_17;
  wand id_18;
  always begin : LABEL_0
    fork
      id_17 <= -1'b0;
      $display;
    join
    id_11 = id_18;
  end
  tri id_19;
  always id_14 = id_19;
  assign id_13 = id_6;
  assign id_4  = -1 ? id_3 + id_19 : id_7;
  assign id_13 = -1;
endmodule
