-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Wed Apr  3 20:08:24 2024
-- Host        : DESKTOP-FVC51P8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {d:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session 2/Task
--               1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl}
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35ticpg236-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_bindec : entity is "bindec";
end blk_mem_gen_0_bindec;

architecture STRUCTURE of blk_mem_gen_0_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(0),
      O => douta(0)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(1),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(2),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(3),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(4),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(5),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(6),
      O => douta(6)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(7),
      O => douta(7)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOPADOP(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[9]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[9]_0\(0),
      O => douta(8)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7E7800000000000000000000FFFC000000000000000000000000000000000000",
      INIT_01 => X"00000000000269FE1FC00000000000000000110F1B000000000000000000006C",
      INIT_02 => X"73F8FC0040000000000000001B8FF87E08000000000000000088807A40000000",
      INIT_03 => X"00000000000007E1F07F3990000000000000000FC387E05C0000000000000001",
      INIT_04 => X"073280301F8FE00000000000000617EE87F3FC00000000000000F90E8390CE80",
      INIT_05 => X"838000000000001C4C8885BF1060000000000000E62A8A0FF17D000000000000",
      INIT_06 => X"00030428FE163E00800000000000385897FA87C81C00000000000085D858F4F0",
      INIT_07 => X"0059870000000000070046FDE00D185000000000007042AFCE7C208600000000",
      INIT_08 => X"000000875C0442E0370483800000001C11C5C3E431F0680000000000608A7FBE",
      INIT_09 => X"8324E7160805D00000018044743A7E3124C5D8000000387BE0413EE3704C79C0",
      INIT_0A => X"4F000000F1CB129E4FD01E1800A80000033EB6088E4C61E180CF000000780849",
      INIT_0B => X"F0FDFC3CE5FFF5C3800001E018402E187FDF7C04F00000060199EBC27805F3C0",
      INIT_0C => X"B7D4740003E7E3CC55FF3998E778EB4000163C3E0DBFE328DE3FBEF800001701",
      INIT_0D => X"641C491FF1FD560BC6F00005066DFF06006F5E6A3CC700003027DFC9903D5DA6",
      INIT_0E => X"3FE8406C80002062638C0F82C3EE89F4FC0006060302AFFF060F615E6F400030",
      INIT_0F => X"54139CE802DDD0FE203D29800040DA678CCAC18FF68266C0000E0D3430C7B12C",
      INIT_10 => X"7E0BF30FF28000779FFFFC79F1C17E50FF20000D807B3FF1CFDC1BE807F29800",
      INIT_11 => X"001007FE3E00306E35EA0FF68000007FE3FF4007E05DB0FF28001C07FFE00810",
      INIT_12 => X"7F3FFF9350FF5B000003FA7FEC01DFFAAE0FF19001007F9F800F04FF2AA0FF29",
      INIT_13 => X"F7B800FA3FA3EF1FDC7F0CD0FE3B0027A3FBFE17F3FFF97D0FEFA802723FA3F7",
      INIT_14 => X"FBFDF27FC36C0FF7F800DA1F86FF9E83BE00C0FF7BC00FA1F875FFFC01640D0F",
      INIT_15 => X"60FF7FC018B07FF7FFDCC7883C0FF7FE028B0FFF7FF0A3F86180FF7FE02CB1FC",
      INIT_16 => X"818200013E7C0100FFFAF058501C70FF9C4FF00E0FF7EC058F03FE9E1FE4FBA2",
      INIT_17 => X"E31E3FE3BE018581B5103F48E210E1FEBBE058581BC3FFD88E00081FEBAF0585",
      INIT_18 => X"185C0FF9FBE15FDFFC3FC79F8185C15C7FB442F633E3FE79F8185812E1E66BFC",
      INIT_19 => X"7C41A44FFB803C587C3CC2034C01CF74FFDDFE8587C2C61DC607D37F43FC7190",
      INIT_1A => X"01E507C01600070003C95FFD0014587C12F80180079E4DFF90030587C1285018",
      INIT_1B => X"79AC33F3D1FE7800A90540FF02F5983F1F1FE48008107C28841839C3B885FF40",
      INIT_1C => X"CA81FDB0542EFDDFFBF1E7D5FC3003DB0540FF8BFF6F1E7D5FE3800E90540FF8",
      INIT_1D => X"11DCF82FFFFABF88BF8030D437FC0005F7FF87F8A7FF8305476EBF803F3FFD7F",
      INIT_1E => X"A7E1C0000A0C428027167100FABE1C1F8030C4200277C09FFFABF0C00E830C45",
      INIT_1F => X"0CB260FF3F402067C30000019ACB400FFF3806F27E100000A09CA401FE2D83EF",
      INIT_20 => X"8408F830FCE70C38C9DDFFDEFF00CF83C0FE7D4ACDB39FFF1C6E04FC38000038",
      INIT_21 => X"01F009005A18F3FBA6F06000071900900B64FF17632F06070E70410A006E4F3B",
      INIT_22 => X"4F0FC06C07800033E18E8C0491FF9FC7E070003C1400C8C36E8FEDFE7E060000",
      INIT_23 => X"FC005AB9F1FB03800007EC0E000011FD9F1F8041C6381EC07004005219F0F016",
      INIT_24 => X"3FFFFFFE7381D010007A19F18B60FFFFF0780C0000066B9F18800E003DC580D0",
      INIT_25 => X"3C0FE40889813E7003FFFFB303C0001FBF9813650FFFFFF3101C000007C18311",
      INIT_26 => X"FA07FBFE1FFB40FA0007FC0777B15DFF03FFB007F7F860F85213A60707FFFB30",
      INIT_27 => X"00000000000000000000000000000000000000000000000000000000000047F7",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0003FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFF90000003FFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFF80",
      INITP_02 => X"01FFC0007FFFFFFFFFFFFFFFCC01FC7E0FFFFFFFFFFFFFFFFF600F0007FFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFC003DC3E00FFFFFFFFFFFFFFFFF81FF007FFFFFFFFFFFFFFFFD",
      INITP_04 => X"FB800F3FFF009FFFFFFFFFFFFFD000137FF013FFFFFFFFFFFFFFE0032E06007F",
      INITP_05 => X"00FFFFFFFFFFFFEF00FFFFFF006FFFFFFFFFFFFF7801FFFFF005FFFFFFFFFFFF",
      INITP_06 => X"FFFBE03FFFFFE0003FFFFFFFFFFFDF03FFFFFE0007FFFFFFFFFFFFF01FFFFFF0",
      INITP_07 => X"FC0300FFFFFFFFFFF7E3FC3FFBFC201FFFFFFFFFFFBE0FFFFFFF8201FFFFFFFF",
      INITP_08 => X"FFFFFEF800FBC7FBC480FFFFFFFFFFEF8006783FB8080FFFFFFFFFFF7C040780",
      INITP_09 => X"7FF8BE4007FD9FFFFFFDE07BFBFF9BE400FF43FFFFFFDF0191BFF9FEC00FF6FF",
      INITP_0A => X"84FFFFFF7C07C8FFFCD98007FC4FFFFFFFC079EFFF8BCC007FA4FFFFFFBE07BF",
      INITP_0B => X"7FC62010000BF6007FFFFEF807FFF383C0009C284FFFFFFF807E1FFC4C0003FF",
      INITP_0C => X"FF8D27FFFC038FFFF8079C000BF9887FFFEE107BF98031E000FF8487FFFFDF82",
      INITP_0D => X"6DFFF8000300002FC467FFF8039FFFC000E00006FCE27FFFE03CFFFF003D8000",
      INITP_0E => X"C003C04CFFFF006FFFF0007E380099E4CFFFFC06FFFF80001A00097E447FFF80",
      INITP_0F => X"B803DFFC7FDFF9E00BFD18FFFE00DDFFC5FCFF1C003E308FFFF00DDFFE078DF3",
      INIT_00 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_01 => X"9191919191919191111919191919191191919191919191919191919191919191",
      INIT_02 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_03 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_04 => X"1919191919191919191919191919191191919191919191919191919191919191",
      INIT_05 => X"9191919191919191919191919191919191919191919191919191919191919111",
      INIT_06 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_07 => X"2121212121211919191919191919919191919191919191919191919191919191",
      INIT_08 => X"919191919191919191919191919191919191919191919191911119A2A1212121",
      INIT_09 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_0A => X"2121212020212121191919191191919191919191919191919191919191919191",
      INIT_0B => X"91919191919191919191919191919191919191199AA2A2A1A121212121212121",
      INIT_0C => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_0D => X"A1A1A1A121211919191991919191919191919191919191919191919191919191",
      INIT_0E => X"91919191919191919191919191119922A2A1A1A1A0A1A1A1A12121A1A1A1A1A1",
      INIT_0F => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_10 => X"A121211919999191919191919191919191919191919191919191919191919191",
      INIT_11 => X"919191919191919119222AA2A1A1A1A1A0A121199191119119A1A1A1A1A1A0A1",
      INIT_12 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_13 => X"8880808008919191919191919191919191919191919191919191919191919191",
      INIT_14 => X"919111992A2AA1A1A1A1A1A1A0A0189008080808089919191998989890100888",
      INIT_15 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_16 => X"8008919191919191919191919191919191919191919191919191919191919191",
      INIT_17 => X"A2A1212119191898909008080891911108088888888888888080888080888080",
      INIT_18 => X"919191919191919191919191919191919191919191919191919191919191A22A",
      INIT_19 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_1A => X"0888888888808808089111111108080888888888808088888808919191919191",
      INIT_1B => X"9191919191919191919191919191919191919191919191919191911108080808",
      INIT_1C => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_1D => X"888808089191119191088888888808081191991921A2A2A2221A1A1991919191",
      INIT_1E => X"9191919191919191919191919191919191919191910888888888888880808888",
      INIT_1F => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_20 => X"1933D5C4919198181821A2A2AB2B2BABAAAAA2A2A2221A1A1991919191919191",
      INIT_21 => X"9191919191919191919191919191919110080888888888808080888888880809",
      INIT_22 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_23 => X"192A292929292A2B2B2B2B2BABABA2A2A222229A1A1991919191919191919191",
      INIT_24 => X"91919191919191919191A22AA2A12119191919191918181818212199193BD44C",
      INIT_25 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_26 => X"292A2B2B2B2B2B2BABABABA3A222221A9A1A1991919191919191919191919191",
      INIT_27 => X"919191919199B2AA2AA2A1A1A1A1A1AAA9A9A9A9292A2A2AA2A229292A2A2929",
      INIT_28 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_29 => X"2B2B2B2BABABABA3A322221A1A9A1A9191919191919191919191919191919191",
      INIT_2A => X"19AAAA2A22A1A1A1A1A1A1AAA9A9A829292A2A2A2A2A292A2A2A2929292A2B2B",
      INIT_2B => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_2C => X"ABABABA3A32323231B9A9A1A9191919191919191919191919191919191919191",
      INIT_2D => X"A2A1A1A1A0A0A9AA29292929292A2A2A2A2A2A2A2A2929292A2B2B2B2B2B2B2B",
      INIT_2E => X"91919191919191919191919191919191919191919191919191919119AAAA2A2A",
      INIT_2F => X"23232323231B1A1A999191919191919191919191919191919191919191919191",
      INIT_30 => X"A0A0A929292929292A2A2A2A2A2A2A2A2A29292A2B2B2C2C2B2B2B2BABABA3A3",
      INIT_31 => X"919191919191919191919191919191919191919191919122B2AA2A2AA2A1A1A0",
      INIT_32 => X"23231B1A1A919191919191919191919191919191919191919191919191919191",
      INIT_33 => X"292929292A2A2A2A2A2A2A2A2A2A2A2B2B2C2C2C2C2B2BABABA3A32323232323",
      INIT_34 => X"91919191919191919191919191919191919199B2AA2A2A2AA2A1A1A0A0A1292A",
      INIT_35 => X"1A1A919191919191919191919191919191919191919191919191919191919191",
      INIT_36 => X"2A2A2A2A2A2A2A2B2B2B2B2B3434B434342C2BABABABA323232323232323231B",
      INIT_37 => X"91919191919191919191919191112AB22A2A2AAAAAA1A1A1A1A9292A2929292A",
      INIT_38 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_39 => X"2A2A2B332B2B2B3434B4B4B4B4B4B42C2CACA3232323A323232323231B1A1991",
      INIT_3A => X"91919191919191919199B2AA2A2A2AAAAAA1A1A92929292A2929292A2A2A2A2A",
      INIT_3B => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_3C => X"2B2B2B2C2CAC2C2C2C2C2CB4342CAC2323239B2323232323231A1A9191919191",
      INIT_3D => X"9191919111AAAA2A2A2A2AAAAAA9292929292A2A2A29A9AAAAAA2A2A2A2A2B2B",
      INIT_3E => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_3F => X"2C2C2C2C2C2CACACACACACABA323A3A323232323231A1A199191919191919191",
      INIT_40 => X"A2B2AA2A2A2AA2A2A1A1A1A1A92AAAA2A22121A2AA2A2A2A2AABABABABABABAC",
      INIT_41 => X"9191919191919191919191919191919191919191919191919191919191919191",
      INIT_42 => X"2CA49B9B9C2424ABABA32323A323232323221A1A919191919191919191919191",
      INIT_43 => X"2AA2A2A1A1A1A1A1AAA2A2A21A999A1AA22A2B2B2BABABA3ABAB2B2CACB3B4AC",
      INIT_44 => X"91919191919191919191919191919191919191919191919191919111AAAA2A2A",
      INIT_45 => X"1C9C23A3AC2BA323A323232323221A1A99919191919108080891919191919191",
      INIT_46 => X"A1A1A2A2A2A2A21A121212129AA22BB32B2BABABAB2B2BB4B3B3B3AC2C1C1414",
      INIT_47 => X"9191919191919191919191919191919191919191919191A2B2AA2A2A22A1A1A1",
      INIT_48 => X"2C2BAB23232323232322221A9991919191080808889A9A1A9A91919191919191",
      INIT_49 => X"2AA22212928A92129AA22BB32B2B2B2A2B2B33B3B33333B42B9B1314149C9BA3",
      INIT_4A => X"91919191919191919191919191919191919119AAAA2A2A22A2A1A1A1A1A2AA2A",
      INIT_4B => X"23232323232222229991919191081110881123ABAB239A919191919191919191",
      INIT_4C => X"121111119AA22BB32B2B2A2A2A2B33B3B33333B32B1B131414149BA3AC2CAC23",
      INIT_4D => X"9191919191919191919191919191A2B2AA2A2AAAA2A2A2A2A22A2B2B2BA29A12",
      INIT_4E => X"232322221991919191111191119A239A9AA32391919191919191919191919191",
      INIT_4F => X"A22BB3332B2B2A2A2B2B33B3B33B3C3CB3239B14149B9B23A42CAC2323232323",
      INIT_50 => X"91919191919191919119AAB22A2A2AA2A2A2A2A2AA2BAB2B2BA2921211111199",
      INIT_51 => X"199111919111919191220900809AAB1A91919191919191919191919191919191",
      INIT_52 => X"2B2B2B2B333333B3B33B3C3CB3AB9C1C9C9B23AC2C2CAC232323232323232221",
      INIT_53 => X"919191919122B2AA2A2AA9A1A1A1A1A2AA2BB3AB2BA21A92119199A22A33B32B",
      INIT_54 => X"9111919191110000889AAB239191919191919191919191919191919191919191",
      INIT_55 => X"342B2B33B3B33B3BB32BA49C9C24AC2C2CACAC23232323232323221919991191",
      INIT_56 => X"19AAAA2A2A2AAAA1A1A1A2A2AA2BB3B3AB2BA219991921AA2A33332B2B2B2B34",
      INIT_57 => X"91880000809AAB239A9191919191919191919191919191919191919191919191",
      INIT_58 => X"ABB33333B3B4AC2424ACACACAC2324232323232323232AB2B2AA2A2222919191",
      INIT_59 => X"2AAAAAAAAAAAAAA2AA2BABB3B32B2AA121A1A92A322B2B2B2B2B2C34342CABAB",
      INIT_5A => X"009AABAB9A919191919191919191919191919191919191919191919122B2AA2A",
      INIT_5B => X"2B2BA3A3ABABABA323232423232323239B22BB43433BBBBBBBA2911991888000",
      INIT_5C => X"AAAAAAAAAA2B2B2BABAAAA2A2A2A2A2A2A2B2B2CABAB2B2C2CACAC2323AB2B2B",
      INIT_5D => X"1A9191919191919191919191919191919191919191919119B2AA2A2A2AAAAAAA",
      INIT_5E => X"AAA2A22323232C23232323239AA243C34343433BBBAA9119198880008923ABAB",
      INIT_5F => X"AA2A2A2A2A2A2A2A2929A1A1AA2B2CABABAB2BABABAB242424ACAB2BABABABAB",
      INIT_60 => X"919191919191919191919191919191919191112AB3AAAAAA2AAAAAAAAAAA2AAA",
      INIT_61 => X"22ABACABA3AB2B2392B343C3C34343433B331919190880001123ABAB22919191",
      INIT_62 => X"2A2A2A2A21A9AA2A2BACA3A3A3A3A3A32323A3A424ACAC2C2C2C2BABAAA2A222",
      INIT_63 => X"919191919191919191919119222AAABBBBBBBB4332A1AAAAAA2A2A2A2AAA2A2A",
      INIT_64 => X"ABABAB239ABB4343C44343433BBBA211108888899A23ABAB2391919191919191",
      INIT_65 => X"2A2A2B2B2CA323232323232323A39B9BA424AC2C2C2CACABAAAAAAA1A1ABACAC",
      INIT_66 => X"91919191919119BBBBBBBBBBBBBB434343A1A1AA2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_67 => X"9A44433BCCC343433BBB33191108899A23AB2BAB239991919191919191919191",
      INIT_68 => X"A3232323A4A424242424A39B9B9B242C2CABACABAAAAAAA9A1ABABACACABAB23",
      INIT_69 => X"9191AABBBBBBBBBBBBBB433BCCB2A1A929292A2A2A2A2A2A2A2A2A2A2A2B2B2B",
      INIT_6A => X"CCC44343433BBB332A999A2323AB2BAB239A9191919191919191919191919191",
      INIT_6B => X"ACACAC2424242424A49B9B24ABABABA3ABAAAAA9A9AAABACACABAB231ACCC3BB",
      INIT_6C => X"BBBBBBBBBBBB433BCCBBA12A29292A2A2A2A2A2A2A2A2A2A2B2BAB231B2323AC",
      INIT_6D => X"433BBBBBBB2A2223AB2B2BAB239A91919191919191919191919191919119B3BB",
      INIT_6E => X"24A4ACAC24249C9B23ABABABABAAAAA9AAAAABABACABAB23A34CCCBB3BCCC343",
      INIT_6F => X"BB3B43BBC443A22A2A2A2A2A2A2A3333B3B2B3B32BAB23232424ACACACACAC24",
      INIT_70 => X"BB2A22ABAB2BABAB2399919191919191919191919191919191A2BBBBBBBBBBBB",
      INIT_71 => X"2424249C9BAB2BACACABAAAAAAAAAAABACABAB232B4C4C433343C44343433BBB",
      INIT_72 => X"C4C42A2A2A2A2A2A2B2B33B3B3B3B3B42B232324ACACACACACACACACACACACAC",
      INIT_73 => X"2B2BAB23A291919191919191919191919191919191AABBBBBBBBBBBBBB4343BB",
      INIT_74 => X"2323342C2CABAAAAAAAAAAABABABAB23B34C4CCC3B33BB4343433BBBBB2A23AB",
      INIT_75 => X"2A2A2A2B2B33B3B3B3B4B434A32324242424242424ACACAC249C9C9C9C9CA424",
      INIT_76 => X"9A9191919191919191919191919191911133BBBB33BBBBBBBB433BBBC4CCB22A",
      INIT_77 => X"342BAAAAAAAAAAAAABABAB233B4CCCCCC43B333333BBBBBB3B2AAAAB2B2BAB23",
      INIT_78 => X"2BB3B3B3B4342CAC23232424249B9B9B9B24AC249C1393131C9C9C9CA3232C34",
      INIT_79 => X"91919191919191919191919119BBBBB333BBBBBB3B43BB43C4CC32292A2A2B2B",
      INIT_7A => X"AAAAAAAAABABAB23BB4CCCCCCCC443BBBB32B222A2A2AAAB2BAB23239A919191",
      INIT_7B => X"2B2CACA423A324A49B9B9C9C139C2424131B1C14141C1C1B1BACAC34332AAAAA",
      INIT_7C => X"91919191919191A233BBBB3333BBBBBB433BBBC3C3CCBA292A2A2A2B2BB3B3B3",
      INIT_7D => X"AAABAB23444CCCC4C4C4C343433BBB2A22A2AA2B2BAB23229991919191919191",
      INIT_7E => X"249C9C9C9C9C9C1C139B24A31B131C1C9C9C1C139CACAC2C332A2AAAAAAAAAAA",
      INIT_7F => X"9119AB3B3CBBB33333BBBBBBBBBB43C3C3C4BB292A2A2B2BB3B3B3B42B2CACA4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"5FFF81FFF11FFE401FFFFFC0027FF00FFF19FFF3007FFFE37FF01F00FFF19FFF",
      INITP_01 => X"FFF003FDFFFFC2003FC17FF31FFF003FDFFFFFFF83FC17FF11FFE003FDFFFFFC",
      INITP_02 => X"FC0001F807FF31FFD003FDFFFFC0001F807FF31FFF003FDFFFFC0003FC07FF31",
      INITP_03 => X"E31BFCF83FFFFFF00001F817FE31FFC703FDFFFF00001F817FF307FC603FDFFF",
      INITP_04 => X"FFFFF8001F81FFE32FFEF81FFFFFF30001F81FFE31BFEF81FFFFFE00001F817F",
      INITP_05 => X"2FFE027F8F803CFFFFFFE03F02FFE025FEF8078FFFFFC003F01FFE02DFEF80FA",
      INITP_06 => X"010000FFFFFFF00FFE822F8FC014E0FFFFFFFF02FFE022F8F801CFFFFFFFF7F8",
      INITP_07 => X"7C02FFC811F9FC01801D0607FFF00FFC803F9FC01800203FCFFF00FFC822F9FC",
      INITP_08 => X"DFC0001FF7FE07F003FFC8007DFC0003FE01F000002FFC8117DFC0083FE7E000",
      INITP_09 => X"FFFFDCBFF8F9F3DFC800000FFFFFF1CBFF8F1EBDFC81007FFFFFE7003FF8C08F",
      INITP_0A => X"079DFD838F8000000003FFF38075DFD810000003FFF8CBFFA81F7DFD80000007",
      INITP_0B => X"F00001FFF3FE4807B1FD81FFF80000003F7FF5803B1FD83FFE00000001FFFF78",
      INITP_0C => X"C4FFFC1FD87FFFFFFFFFFFFBFC47FFC1FD83FFFFFE83FFFF3FE407FE1FD81FFF",
      INITP_0D => X"FFFFFFFFFFFEFF893F053FD87FFFFFFFFFFFEFF81FFF33FD87FFFFFFFFFFFEFF",
      INITP_0E => X"CFE0BFFFFBF887FFFFFFFFFFFC7F0BC03FBFD87FFFFFFFFFFFC7F0BC077BFD83",
      INITP_0F => X"28FFFFFFFFFFFF87C0FFFFF9FA8FFFFFFFFFFFF8FE0FFFFFBF88FFFFFFFFFFFF",
      INIT_00 => X"C4CCCCC4C4C3C3C34343432A22AAAA2B2BAB239A999191919191919191919191",
      INIT_01 => X"249C1C14139B9B9B9B9B1C9C24242424A4ACAC2B2B2A2A2AAAAAAAAAA9AAABA3",
      INIT_02 => X"BBBB3333333333B3BB43C3C3C3C4432A2B2B2B2BB3B3B3B3332B2BABA4249C9C",
      INIT_03 => X"C3C3C3434343432AAAAAAA2B2BAB239A99919191919191919191919199BB443B",
      INIT_04 => X"2323232324249C24AC2C2C2C2C2C2C333332322AAAAAAAAAA9A9ABAACCCCCCC4",
      INIT_05 => X"3233BB3B4343434343C3432B332BAB2BB3B3B3B3B3B3B434342CACACAC241C1B",
      INIT_06 => X"43434332AAAAAA2BABA3239A919191919191919191919111333BBBBB33323232",
      INIT_07 => X"AC2CAC2C34B4B4B4B4B4B4B4B33332322AAAAAA9A9AAAA2ACCCCCCC4C3C3C343",
      INIT_08 => X"4343434343C3C3AB3333B3B4B4B4B4B4B4B4B4B4B3B4B4B4342C2C2B2C2CACAC",
      INIT_09 => X"AAAAAA2BAB23239A9191919191919191919191A1BBBBBBBB333333BBBBBB4343",
      INIT_0A => X"BC3C3C3C3C3CB4B4B4B333322A2AAAA9A9AAAA2A4CCCC4C4C3C3C343434343B2",
      INIT_0B => X"43C3BB2B2B2B33B3B3B3B3B3B3B3B3B3B4B3B4B4B4B4B4B4B4B43434B4B4B4B4",
      INIT_0C => X"AB23239A919191919191919191919122BBB3333333B3BBBBBBBB434343434343",
      INIT_0D => X"3C3CBCBCB4B333322A2AA9A9A9AA2AB34CCCC4C4C3C3C343434343B2AAAA2A2B",
      INIT_0E => X"2B2B3333B3B3B3B4B4B4B4B4B4B4B4B4B4BC3C3C3C3CBC3C3C3C3C3D3C3C3C3C",
      INIT_0F => X"9191919191919191919191AA3333333333333BBBBBBB43434343434343C3C3AB",
      INIT_10 => X"B4B43333322AA9A9A9AA22334CCCC4C4C3C34343434343B2AAAA2A2BAB232399",
      INIT_11 => X"B3B4B4B4B4B4B4B4B4B4B4B4B4BC3C3C3C3C3C3C3C3C3D3D3C3C3C3C3C3CBCBC",
      INIT_12 => X"91919191919191AABBBBBBBB33333333BBBB43434343434343C4BCB32B2B33B3",
      INIT_13 => X"32AAA9A9A9AA22BB4CCCC4C4C3C34343434343B2AAAA2B2BAB23239991919191",
      INIT_14 => X"B3B3B3B3B3B3BCBCB4BC3C3C3C3C3C3C3C3C3D3C3C3C3C3C3C3C3CBCB4B43333",
      INIT_15 => X"919111B3BBBBBBBB33333333BBBB43434343434343C4BB2B2B2B2B3333B3B3B3",
      INIT_16 => X"AAAA22BB4CCCC4C4C3C3C343434343B2AAAA2B2BAB2322999191919191919191",
      INIT_17 => X"B3B3BBBBBBBB3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CBCB4B4343333AAA9A9",
      INIT_18 => X"BB3B3BBBBB333233BBBB3B434343434343C43B2B2B2B2B2BB3B3B3B3B3B2B2B2",
      INIT_19 => X"4CCCC4C4C3C3C343434343B3AAAA2B2BAB2322A2199191919191919191911933",
      INIT_1A => X"3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CBCB4B4343333AAA9A9AAAA2243",
      INIT_1B => X"BB33323333BB3B434343434343C4332B2B2B2B2B33B3B3B3B2B2B2B2B3B3BBBB",
      INIT_1C => X"C3C3C34343434333ABAB2B2BAB23222A229191919191919191911933BB434343",
      INIT_1D => X"3B3B3C3C3C3C3C3C3C3C3C3C3C3C3CBCB4B4343433AAAAAAAAAAA2434CCCC4C4",
      INIT_1E => X"33BB3B434343434343C4B32B2B2B2B2B3333B3B3B2B2B2B2B3B3BBBB3B3B3B3B",
      INIT_1F => X"4343433BABAB2B2BAB2322AAAA199191919191919191A2B33B43C3433B333233",
      INIT_20 => X"3C3C3C3C3C3C3C3C3C3C3CBCB4B3343434ABAAAAAAAAA2C34CCCC4C4C3C3C343",
      INIT_21 => X"434343434344AB2B2B2B2B2B343333B2B2B2B2B2B2B2BA3A3A3A3A3A3A3B3C3C",
      INIT_22 => X"ABAB2B2BAB23A2B2AAA1919191919191919122BB3BC3C3C343BB323333BBBB3B",
      INIT_23 => X"3C3C3C3C3C3C3CBCB4B4343434ABAAAAAAAAA2CCCCCCC4C4C3C3C3434343433B",
      INIT_24 => X"43442B2B2B2B2B2C33333232B2B2B2B2B2B2B2B13131B1B23A3B3C3C3C3C3C3C",
      INIT_25 => X"AB222A32B22A91919191919191912ABB43C3C4C343BB323333BBBB3B43434343",
      INIT_26 => X"3C3C3CB4B4B4343434ABAAAAAAAAAACCCCC4C4C4C3C3C3434343433BABAB2B2B",
      INIT_27 => X"2B2B2B2B333332B2B2B2B2B2B2B2B2B1B1B1B1B1B23B3B3C3C3C3C3C3C3C3C3C",
      INIT_28 => X"B2AA1991919191919191AABB43C3CCC443BB323233BBBBBB3B3B434343BB2BAB",
      INIT_29 => X"B4B43434B4ACABAAAA2AAACCCCC4C4C4C3C3C343434343BBABABABABAB222A32",
      INIT_2A => X"2B323232B2B2B2B2B2B2B2B2B2B2B2B2B2BB3B3C3C3C3C3C3C3C3C3C3C3CBCB4",
      INIT_2B => X"919191919191B2BB43C4CCCC43BB3232333BBBBBBB3B3B3B4333ABAB2B2B2B2B",
      INIT_2C => X"ACACABAAAA212A4CCCC4C4C4C3C3C343434343BBABABABABAB22B23232AAA191",
      INIT_2D => X"32323232B2B2B2B2B2B2B2B2B2B2B3B3B3BBBC3C3C3C3C3C3C3CBCB4B4343434",
      INIT_2E => X"911133BB43C4CCCCC3BB32323333BBBBBBBB3B3B43B3ABAB2B2B2B2B2B2A2A2A",
      INIT_2F => X"AA21AA4CCCC4C4C4C3C3C343434343BBABABABAB2B22B23232B2229191919191",
      INIT_30 => X"B232B2B2B2B2B2B2B2B2B2B3B3B3B4B4BCBCBCBC3CBCBCB4B43433342CACABAB",
      INIT_31 => X"43C4CCCCC3BB32323333BBBBBBBBBB3B432BABAB2B2B2B2B2A2A2A2A323232B2",
      INIT_32 => X"CCC4C4C4C3C34343434343BBABABABAB2B22B2333232AA1191919191911933BB",
      INIT_33 => X"B2B2B2B2B2B2B3B3B3B3B4B4B4BCBCBCB4B4B4B4B4343434ACACACABAA21B24C",
      INIT_34 => X"C43B33323333BBBBBBBBBB3BBB2BABAB2B2B2BAAAAAAAAAA2A2A32B2B2B2B2B2",
      INIT_35 => X"C3C3434343433BBB2AABABABAB23AA333232AA1991919191911933BB43CCCCCC",
      INIT_36 => X"B3B3B3B3B3B3B3B4B4B4B4B4B4B4B4B434343434ACACACABAB22334CCCC4C4C4",
      INIT_37 => X"323333BBBBBBBB3B3BABABA3ABA3A2A2A2A2222222A2AAAA2A3232B2B2B2B2B2",
      INIT_38 => X"4343BBBB2AABABABAB232A333232AA99919191919199333BC3CCCCCCC4433332",
      INIT_39 => X"B3B43C3CBCB4B4B4B4B4343434343434ACACACACAB223B4CCCC4C4C3C3C34343",
      INIT_3A => X"BBBBBB43B3ABA2A2A222A2AAA22221212121992121212121A1A92A2A3233B3B3",
      INIT_3B => X"2AA3ABABAB23A2323232B2229191919191A1BB3BC3CCCCCCCC433B32323333BB",
      INIT_3C => X"B4B4B4B4B43433343434342BACACACACAB22BB4CCCC4C4C3C3C34343433BBBBB",
      INIT_3D => X"2BABAAA22221A9A8A9A92110119921992121212121A1A1212222A3ABAB2C3434",
      INIT_3E => X"AB2322B2323232AA9191919191A2BB3BC3CCCCCCCC43BB3232333333BBBBBB3B",
      INIT_3F => X"AB2B2B343434ABABACACACABAB1A434CCCC4C3C3C3C34343433BBBBB2AA3ABAB",
      INIT_40 => X"21A028B13131299898909088889898999999992222232323232323232323ACAC",
      INIT_41 => X"323232AA199191919122BB3BC3CCCCCCCC43BB3232333333BBBBBBBB2BABA2A2",
      INIT_42 => X"ACACABABACACABAB2B1A434CC4C4C3C3C3C34343433BBB332AA2ABABAB2323AA",
      INIT_43 => X"292828282828282018A9A9A119211A9A129A9BA323232324232323232323ABAC",
      INIT_44 => X"A19191919122BB3BC3CCCCCCCC43BB32323233333BBBBBBBA3A2A22121A02929",
      INIT_45 => X"2B2B2BAB231AC4CCC4C4C3C3C3434343433BBB332AAAABABABA323A232323232",
      INIT_46 => X"28282828A8292929292A332C2C2C34AB23A3231A1A9A9A9A9A9A129A232B2B2B",
      INIT_47 => X"9122BB43C3CCCCCCCCC3BB323232333333BBBB33A2A221A121A1A12929292928",
      INIT_48 => X"2322CCCCC4C4C3C3C343434343BBBB332A2AABABABA3A3A2B233B3322A919191",
      INIT_49 => X"29292A2A2A2A2B34342C2C2C34343434343434ABA3921111232323232323232B",
      INIT_4A => X"C3CCCCCCCCC3BB32B232333333BBBB2B22A2A2A1A1A1A1A2AA2A2A2929292929",
      INIT_4B => X"C3C3C3C3C34343433BBBBB32AAAAABB333BBBB4343C343BBAA199191912ABB43",
      INIT_4C => X"33B3343434343434342C2C2C2C2C343434343434ABAB23A39BA32323A322CCCC",
      INIT_4D => X"CCC3BB32B232333333BBBBA22222A221A0A0A1A1A1A1A1AAAAAAAAAA2A2A3232",
      INIT_4E => X"434343433BBB323243C4CCCCCC4C4CCCCCC4C33B3299919191AABB43C3CCCCCC",
      INIT_4F => X"343434B4B4B4B4B43434343434342C33332C2BA39BA324249BA2CCCCC3C3C3C3",
      INIT_50 => X"AA32333333BBBB1A232322222121212121202121222222A2A2AAAAAAAB2C2C34",
      INIT_51 => X"3B33AA32CC4C4C4C4C4C4CCCCCCCC343B322919191AABB43C3CCCCCCCCC3BBB2",
      INIT_52 => X"2C34343434343434B43434332BAB2323A3A324241AA2CCC3C3C3C3C343434343",
      INIT_53 => X"33BB339A2323222221212121212222222222222222A2AAAAABACACACACAC2C2C",
      INIT_54 => X"CC4C4C4C4C4C4C4C4CCCC443BBAA119191AABB43C3CCCCCCCCC3BBB2AA323333",
      INIT_55 => X"ACACACACACACABABAB2323232324A4A3122ACCC3C3C3C3C343434343BB3222AA",
      INIT_56 => X"9B231B1A9A9999A2A2222222222222222222A2A2A3ABABABACACACACACACACAC",
      INIT_57 => X"4C4C4C4C4CCCCCC34332999191B2BB43C4CCCCCCCCC3BBB2AA32333333BBAB12",
      INIT_58 => X"ABAC2323232323A3A3A4A49B122ACCC3C3C3C3434343433BBBB2222AC44C4C4C",
      INIT_59 => X"9A9A9A9AA2A1A222222222212121212122232323A3ACAC23232324ACACACABAB",
      INIT_5A => X"4C4CCCC443BB22911133BB43C4CCCCCCCC43BBAAAA32333333BB2A129A9B9B9B",
      INIT_5B => X"23239B9B9B9B9B1A92B3CCC3C3C343434343433BBBAAA222C34C4C4C4C4C4C4C",
      INIT_5C => X"9A9AA2A2A2222121202020202122232323242423232424242424232323232323",
      INIT_5D => X"C3BBAA911933BB43C4CCCCCCCC43BBAAAA32333333BBA2129A9A9A9A9A9A9A9A",
      INIT_5E => X"9B9B9B129233CCC3C3C3434343433BBBBBAAA1A1434C4C4C4C4C4C4C4CCCCCCC",
      INIT_5F => X"9A99989818212120202122232323242424242323242423A3A3A3A39B9B9B9B9B",
      INIT_60 => X"1933BB43C4CCCCCCCC43BBAAAA32333333BB1A121A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_61 => X"8A3BCCC3C343434343433BBB332A9999BB4C4C4C4CCCCCCCCCCCCCC4C343B211",
      INIT_62 => X"9898989898A0A122A32323242323A3A3A4A4A4A39B9B9B9B9B9B9B9B1B1B1B12",
      INIT_63 => X"C4CCCCCCC443BBAA2A32333333339212121A1A1A9A9A9A9A9A9A9A9A99999898",
      INIT_64 => X"43434343433BBBBB3322191933CCCCCCCCCCCCCCCCC4C3C3C34333199933BB43",
      INIT_65 => X"98989899A2A3A3A39B9B9BA39C9C9C9B9B9B9B9B9B9B9B9B1B1B131212BBCCC3",
      INIT_66 => X"C443BBAA2A32333333B31112121A1A1B9A9A9A9A9A9999999999999898989898",
      INIT_67 => X"3B3BBBBB32221911AACCCCCCCCC4C4C3C3C34343433B33199933BB43CCCCCCCC",
      INIT_68 => X"9A9B9B9B9B9B9B9B9C9C9B9B9B9B9B9B9B9B9B1B1B13138A1243C3C343434343",
      INIT_69 => X"2A323333BB2A1111121A1A1B1A1A9A9B9A1A1919199999999999999999999999",
      INIT_6A => X"32A219912243C3C3C3C343434343433BBBBB2A91A2B33BC3CCCCCCCCC443BBAA",
      INIT_6B => X"9B9B9B9B9C9B9B9B9B9B1B1B1B1B1B1B1B13138A9243C343434343433BBBBBBB",
      INIT_6C => X"BB2A1111121212121A1A1A1A1A1A1A1A1A1A1A9A9A9A9A9A9A9A9A9A9A9A9B9B",
      INIT_6D => X"19BB43434343433BBBBBBBBB332A1991A2BB3BC3CCCCCCCCC343BBAA2A323333",
      INIT_6E => X"1B1B1B1B1B1B1B1B1B1B1B1B1B13128A9AC4C3434343433B3BBBBB33AAA21191",
      INIT_6F => X"12121212121212121A12121111191A1A19191919199A9A9A9A9A9A9B9B9B9B9B",
      INIT_70 => X"BBBBB33332B2AA221991919122BB3BC3CCCCCCCCC343332A2A323333BBA11111",
      INIT_71 => X"1B1B1B1B1B1B1B1B1B13928A1AC4C3434343433BBBBBBB33AA999191912233BB",
      INIT_72 => X"1212121212121111111111111110101919191A1A1A1A1A1A1A1B1B1B1B1B1B1B",
      INIT_73 => X"19119191919191912ABB43C3CCCCCCCC433B33222A3233333399101112121212",
      INIT_74 => X"1B1B1B1B1B13928AA2C4434343433B3BBBBBB332AA19919191911999A1A1A199",
      INIT_75 => X"1212111111111111111111111A19191A1A1911111212121A1B1B1B1B1B1B1B1B",
      INIT_76 => X"91919191AABB43C4CCCCCCC443BB33A22A323333339108111112121212121212",
      INIT_77 => X"1313928A2BC3434343433BBBBBBB3332AA199191919191919191919191919191",
      INIT_78 => X"111111111111111212121112111112111112121212121A1A12121A1B1B1B1B1B",
      INIT_79 => X"AABB43C4CCCCCCC443BB3399AA323333B2110811919112121212121212121211",
      INIT_7A => X"ABC34343433B3BBBBBBB33322A91919191919191919191919191919191919191",
      INIT_7B => X"11111111111111111111111111121212121212121212121B1B1B131313938A8A",
      INIT_7C => X"C3CCC4C343BBB219AA323333AA91081091919212121212121212121211111111",
      INIT_7D => X"433BBBBBBBBB323222919191919191919191919191919191919191912233BB43",
      INIT_7E => X"11111010101010101111121212121212121212131313131313928A8A33C34343",
      INIT_7F => X"BBBB2A11AA323333AA9110081191911212121212121212121111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FFF1F81FFFFFE6E89FFFFFFFFFFF97817FFFFE448BFFFFFFFFFFF87C17FFFF8C",
      INITP_01 => X"FE0F0E7FFFFFFF8FE0F01FFFFFE0E0CFFFFFFFFDFE1F81FFFFFE4E09FFFFFFFF",
      INITP_02 => X"FFFFF01C02FFFFFC070F7E07FFFC7FE1E02FFFFFC0F0F7E1FFFFF3FE0E00FFFF",
      INITP_03 => X"FFFF00181BF8FFFFFFF02C06FFFFFC0383BF0FFFFFFE03C02FFFFF007877E0FF",
      INITP_04 => X"7000000381806FFFFF80180BFE80BFFFF83807CF7FF00180BFCFFFFFFF02806F",
      INITP_05 => X"0CFFF0000100FCEFF000004300FFFFFF00180BCD4000000C1007BFFFF80180BC",
      INITP_06 => X"17DDF03FC004401CFFFFF001017CDF8FE0004401D801FF801017CFFFF8000430",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_00 => X"BB3332B29991919191919191919191919191919191919191911119A129B233BB",
      INIT_01 => X"101010101011121212111112111112131313131313928A8A3BC343433B3BBBBB",
      INIT_02 => X"B232333BAA199110109191111212121212121211111111111111111111101010",
      INIT_03 => X"190891919191919110080808080808919110101010089121A129A2A2A1221919",
      INIT_04 => X"11111111111111111111121313131313128A8A0ABBC343433BBBBBBBBB3332AA",
      INIT_05 => X"AAA1199110119191111112121212121111111111111111111111111010101011",
      INIT_06 => X"0808080808080909080808090908080891919121A0292AA291919019B23333BB",
      INIT_07 => X"111111111111121313131313928A8A124343433B3BBBBBBBBB3332AA91090911",
      INIT_08 => X"9111919191111112121212121111111111101111111111111111111111111111",
      INIT_09 => X"11111111109010110910080891919121A129AAA291919199333333BBAAA21999",
      INIT_0A => X"11111213131312928A8A899A4343433B3BBBBBBBBB32322A9191911191101010",
      INIT_0B => X"1111111111121212121111111110111111111111111111111111111111109010",
      INIT_0C => X"8991111191080808919191A1A1AAAAA1919191A2333333BBAA22A21991119191",
      INIT_0D => X"1213128A8A89891A43433B3BBBBBBBBB33323222919191119191919191919191",
      INIT_0E => X"1111121212121111111111111111111111111111111111111090909011121212",
      INIT_0F => X"91919191919191A1A1A1A9A191919122333333BBAA2A22A11991111111111111",
      INIT_10 => X"8A8989A243433BBBBBBBBBBB333232A291919191911111919191919191919191",
      INIT_11 => X"121212121111111111111111111111111111111190901111121212121212128A",
      INIT_12 => X"919119A1A1A0A1A29191912A33333333B2AA2A22199111111111119189899111",
      INIT_13 => X"43433BBBBBBBBBB33332B2999191919191919191919191919189888890889191",
      INIT_14 => X"1212121111111111111111111111919191121212121212121212128A8A89892A",
      INIT_15 => X"A0A0A1A2A291912A32333B33B2AAAA2AA1911111111111918989898989111212",
      INIT_16 => X"BBBBBBB33332AA198891919191919191919191919191919191919008919119A1",
      INIT_17 => X"121111111111111112121212121212121212121292928A8A8A8989AB433BBBBB",
      INIT_18 => X"A29191AAB233BB3232B2AAAAA299111111111191898989890911111112121212",
      INIT_19 => X"3332AA1991919191911111119190919191919191919191911119A2A1A1A1A1A2",
      INIT_1A => X"1111121212121212121212121212128A8A8A8A89898909B3433BBBBBBBBBBB33",
      INIT_1B => X"B233BB323232B2AA221991111111111191898989111111919191929212121211",
      INIT_1C => X"91919191919191919191919191919191919191109191A2A1A1A9A1A1A21991AA",
      INIT_1D => X"12121212121212121212120A8A89898989890933433BBBBBBBBBB33332B2AA11",
      INIT_1E => X"323232B22A199111111111111191888811119191919191919192921212121212",
      INIT_1F => X"101008101008919191919191919191911119A2A1A1AAA1A2A22219AAB233BB32",
      INIT_20 => X"121211111111121189898989898811BB43BBBBBBBBBB333332B2AA1991911191",
      INIT_21 => X"2A199111111A9A9A191190881111919191919191919191929292121212121212",
      INIT_22 => X"11919191119191919191919111A1A1A1A1A1A1A2A21A19AAB233333232323232",
      INIT_23 => X"91911111118989898988913B3BBBBBBBBBBB333332B22A919191111191919191",
      INIT_24 => X"119A9A9A99191088911919191919191999199991919191919191919191919191",
      INIT_25 => X"919191919191919191A1A1A0A0A1A1A2A21A9AAAB2333332323232322A199111",
      INIT_26 => X"11888888898919433BBBBBBBBBB3333232AA2A19919111090911111091919191",
      INIT_27 => X"1999101019A1A199191919191919191919191919191919191919191919199991",
      INIT_28 => X"9191919191A1A1A0A0A1A2A2A21AA2AAB2333333333332322A1991111A9A1A19",
      INIT_29 => X"8989A243BBBBBBBBBB33333232AA229191119191919191919191919191919191",
      INIT_2A => X"A222A2A2A1A1A1A1A1A1A1999999991919191919191919191919191991118888",
      INIT_2B => X"A1A221A1A1A2A2AAA21AA2AAB2333333333333322A1991111A99191999109090",
      INIT_2C => X"BBBBBBBB33333232B2AA22919191919191919191919191919111090808080808",
      INIT_2D => X"22222222A2A2A1A1A1A1A1A1A1A1999919191919191919191911888889892A43",
      INIT_2E => X"A2A3A3ABA21AA2AA32333333333333322299911111991919991010192A2A2A22",
      INIT_2F => X"33333232AAAAA211919191911010080808080891111111111111111119A222A2",
      INIT_30 => X"AA2A2A2222A1A1A1A1A1A1999919191919191919191188888989AA3BBBBBBBB3",
      INIT_31 => X"A31AA2AA33333233333333B2A2999111199A19199910102AAAAA2A2AAAAAAAAA",
      INIT_32 => X"AAAA19089119191919191919191111919108909191919191992222A2A2A3A3AB",
      INIT_33 => X"2A2A22A2A2A2A1A1999999191919191919918888891133BBBBBBB333333232B2",
      INIT_34 => X"33323232333232AAA19911119A9A1A19911019AAAAAAAAAAB2323232B2B2AAAA",
      INIT_35 => X"9191919191919191919191919110080808080808192223A323A3A3ABA31AA2AA",
      INIT_36 => X"2A22A2A1A1A1A1999919191919918888911133BBBBBB3333323232AAAAAA9911",
      INIT_37 => X"323232AAA19911129A9A1A9A1110A1B2AAAAAAB2323332323232B2B2B2AAAA2A",
      INIT_38 => X"000000000000000000000000000000001A2223A32322A2A2A21AA2AA33323232",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000005555000000000000000000000000",
      INIT_01 => X"5555555000000000000000000000000000000000000000015555555500000000",
      INIT_02 => X"0000000001555555555555400000000000000000000000000000000000001555",
      INIT_03 => X"0000000000000000000000155555555555555000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000005555550055555540000000000000",
      INIT_05 => X"5554000000000000000000000000000000000000000000000555555400054000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000005",
      INIT_07 => X"0000000000000000000000000000000000040000015555000000000000000000",
      INIT_08 => X"5555555554500000000000000000000000000000000000006A01555555554000",
      INIT_09 => X"001555555555555555555555140000000000000000000000000005555555546A",
      INIT_0A => X"0000000000000000555555555555555555555544000000000000000000000000",
      INIT_0B => X"5555000000000000000000000000015555555555555555555555410000000000",
      INIT_0C => X"5555555555555555554000000000000000000000000155555555555555555555",
      INIT_0D => X"0000001555555555555555555555555550000000000000000000000005555555",
      INIT_0E => X"0000000000000000000015555555555555555555555155540000000000000000",
      INIT_0F => X"5555555055550000000000000000000000555555555555555555555551555400",
      INIT_10 => X"5555554155555555501555155500000000000000000000005555555555555555",
      INIT_11 => X"0000000000015555555500155555555005551555000000000000000000000155",
      INIT_12 => X"5555000005500000000000000555555554001555556940015555550000010000",
      INIT_13 => X"5555556A50015555554000041400000000000005555555500015555569500155",
      INIT_14 => X"001555555554015555556A500555555540001005000000000000155555555000",
      INIT_15 => X"00050000000000005555555555155555555A5415555555400000050000000000",
      INIT_16 => X"555555551AAA9100050000000000005555555555555555555A55555555555540",
      INIT_17 => X"55555555555555555555551AAA91401540000000000155555555555555555555",
      INIT_18 => X"00000156AA955555555555555055555555551AAAA54015400000000005555555",
      INIT_19 => X"2AAAA900554000000006AAAA955555555555554015555555552AAAA400154000",
      INIT_1A => X"555501555555556AAAAA41554000000006AAAA95555555555555500555555555",
      INIT_1B => X"AAA55555555555555550555555557AAAAA9555400000001AAAAAA55555555555",
      INIT_1C => X"55000000001AAAAAA55555555555555554155555557EAAAA9555400000001AAA",
      INIT_1D => X"555555BAAAAA9555000000006AAAAAA55555555555554001555555557EAAAA95",
      INIT_1E => X"55440005000055555555BAAAA55555000000006AAAAAA9555555554015000055",
      INIT_1F => X"16AAAAAAA9555555400004000015555555BAAAA9555500000001AAAAAAA95555",
      INIT_20 => X"AAA955540000006AAAAAAAA9555555504000005555555555AAAAA95554000000",
      INIT_21 => X"555555555555AAAAA95554000001AAAAAAAAA9555555555555515555555555AA",
      INIT_22 => X"A9555555555555556AA5555555EAAAA95554000001AAAAAAAAA9555555555555",
      INIT_23 => X"000001AAAAAAAAA9555555555AA6AAAAA5555555EAAAA95554000001AAAAAAAA",
      INIT_24 => X"5556EAAAA95554000001AAAAAAAAA9555555555AAAAAAAA5555556EAAAA95554",
      INIT_25 => X"555AAAAAAAA9555556EAAAA95554000005AAAAAAAAA9555555555AAAAAAAA955",
      INIT_26 => X"AAAAAAA955555555AAAAAAAAA9555556EAAAA95555400006AAAAAAAAA9555555",
      INIT_27 => X"AA5555500006AAAAAAAAA555555555AAAAAAAAA9555556EAAAAA5555400006AA",
      INIT_28 => X"AAA9555556AAAAAA5555500006AAAAAAAAA555555556AAAAAAAAA9555556EAAA",
      INIT_29 => X"55555555556AAAAAA9555556AAAAAA5556500006AAAAAAAAA555555555A5AAAA",
      INIT_2A => X"0006AAAAAAAAA555555555555AAAAAA5555556AAAAAA5556540006AAAAAAAAA5",
      INIT_2B => X"57AAAAAA555694001AAAAAAAAA9555555555555556AAA5555557AAAAAA555694",
      INIT_2C => X"5555555555555557AAAAAA5556A5001AAAAAAAAA955555555555555555955555",
      INIT_2D => X"AAAA9555555555555555555555555BAAAAAA5556A5001AAAAAAAAA9555555555",
      INIT_2E => X"5556A5001AAAAAAAAA555555515555555A555555555BAAAAAA5556A5001AAAAA",
      INIT_2F => X"5555555BAAAAAA5555A9001AAAAAAAAA5555540455415555555555555BAAAAAA",
      INIT_30 => X"555555540055555555555BAAAAAA5555A9401AAAAAAAAA555554000001555555",
      INIT_31 => X"1AAAAAAAAA5555555555555555400055555AAAAAAA5555AA401AAAAAAAAA5555",
      INIT_32 => X"AAAAAA55AAAA501AAAAA6AA95555555555555555554055555AAAAAAA55556A40",
      INIT_33 => X"5555555554051AAAAAAAAABEAA901AAAAA6AA95555555555555555555554051A",
      INIT_34 => X"A85555555555555555555555051AAAAAA6BFFEAA901AAAA96AA9555555555555",
      INIT_35 => X"FFEAA41AAAA96AA41500155555555555555555501AAAAAA5BFFFEA941AAAA96A",
      INIT_36 => X"50001AAAAA95BFFFFAA46AAAA96AA40000015555555555555554001AAAAA95BF",
      INIT_37 => X"0055555555540000002AAAAA95BFFFEAA46AAAA96AA400000015555555555555",
      INIT_38 => X"AAA96AA00000000000011550000000002AAAAA95BFEAAAA56AAAA96AA4000000",
      INIT_39 => X"AA956AAAAAA96AAAA96A900000000000000000000000002AAAAA95AAAAAAA96A",
      INIT_3A => X"00000000002AAAAA946AAAAAA46AAAA96A900000000000000000000000002AAA",
      INIT_3B => X"0000000000000000000000002AAAAA546AAAAA946AAAA96A9000000000000000",
      INIT_3C => X"50006AAAA96A800000000000000000000000006AAAAA501AAA95406AAAA96A90",
      INIT_3D => X"006AAAAA50000000006AAAA96A800000000000000000000000006AAAAA500555",
      INIT_3E => X"00000000000000006AAAAA40000000006AAAA96A400000000000000000000000",
      INIT_3F => X"A56A40000000000000000000000000AAAAAA40000000006AAAA56A4000000000",
      INIT_40 => X"40000000000155556A50000000000000000000000000AAAAA94000000000155A",
      INIT_41 => X"00000000AAAAA900000000000155016A54000000000000000000000000AAAAA9",
      INIT_42 => X"0000000000000000000000AAAAA90000000000015501AA540000000000000000",
      INIT_43 => X"00015501AA55400000000000000000000001AAAAA90000000000015501AA5500",
      INIT_44 => X"AAAAA50000000000055501AA55400000000000000000000001AAAAA900000000",
      INIT_45 => X"00000000000001AAAAA50000000000055541AA55400000000000000000000001",
      INIT_46 => X"6AA5500000000000000000000001AAAAA500000000005555416A954000000000",
      INIT_47 => X"000000005555556AA9500000000000000000000002AAAA950000000000055551",
      INIT_48 => X"000002AAAA9405004000005555556AAA500000000000000000000002AAAA9500",
      INIT_49 => X"40555555555555500006AAAA9500000000001555556AAA500000155510000000",
      INIT_4A => X"5555556AAA500500555555555555550006AAAA9410000000001555556AAA5005",
      INIT_4B => X"AA550000005555555555AAAA400501555555555555554006AAAA540000000000",
      INIT_4C => X"55555555400AAAA9541555540000155555AAA9400501555555555555554006AA",
      INIT_4D => X"A940040555AAA555555555400AAAA9550000000000555555AAA9400505556A55",
      INIT_4E => X"00000000000000000000000000000000000000000000000000000000555555AA",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      DOPADOP(0) => \ramloop[3].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      \douta[8]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[8]_0\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]_0\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]_0\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]_0\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]_0\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]_0\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]_0\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]_0\(0) => \ramloop[1].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[2].ram.r_n_8\,
      \douta[9]_0\(0) => \ramloop[1].ram.r_n_8\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(9 downto 1),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(9 downto 1),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      DOPADOP(0) => \ramloop[3].ram.r_n_8\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(9 downto 1),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(11 downto 10),
      douta(1 downto 0) => douta(11 downto 10),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.71092 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.71092 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
