{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729102573749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729102573749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 20:16:13 2024 " "Processing started: Wed Oct 16 20:16:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729102573749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102573749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BRAM -c BRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BRAM -c BRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102573749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729102574072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729102574072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_block.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_block " "Found entity 1: FIFO_block" {  } { { "FIFO_block.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/FIFO_block.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2Seg " "Found entity 1: Bin2Seg" {  } { { "Bin2Seg.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/Bin2Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/writerequets.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/writerequets.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteRequets " "Found entity 1: WriteRequets" {  } { { "output_files/WriteRequets.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/output_files/WriteRequets.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readrequets.v 1 1 " "Found 1 design units, including 1 entities, in source file readrequets.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReadRequets " "Found entity 1: ReadRequets" {  } { { "ReadRequets.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/ReadRequets.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_tb " "Found entity 1: BRAM_tb" {  } { { "BRAM_tb.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BRAM " "Elaborating entity \"BRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729102580572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BRAM.v(28) " "Verilog HDL assignment warning at BRAM.v(28): truncated value with size 32 to match size of target (4)" {  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729102580573 "|BRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BRAM.v(29) " "Verilog HDL assignment warning at BRAM.v(29): truncated value with size 32 to match size of target (4)" {  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729102580573 "|BRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BRAM.v(30) " "Verilog HDL assignment warning at BRAM.v(30): truncated value with size 32 to match size of target (4)" {  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729102580573 "|BRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteRequets WriteRequets:Write_flipflop " "Elaborating entity \"WriteRequets\" for hierarchy \"WriteRequets:Write_flipflop\"" {  } { { "BRAM.v" "Write_flipflop" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadRequets ReadRequets:Read_flipflop " "Elaborating entity \"ReadRequets\" for hierarchy \"ReadRequets:Read_flipflop\"" {  } { { "BRAM.v" "Read_flipflop" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_block FIFO_block:FIFO " "Elaborating entity \"FIFO_block\" for hierarchy \"FIFO_block:FIFO\"" {  } { { "BRAM.v" "FIFO" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_block:FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_block:FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO_block.v" "scfifo_component" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/FIFO_block.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_block:FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_block:FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO_block.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/FIFO_block.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_block:FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_block:FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102580698 ""}  } { { "FIFO_block.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/FIFO_block.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729102580698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7l91 " "Found entity 1: scfifo_7l91" {  } { { "db/scfifo_7l91.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/scfifo_7l91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7l91 FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated " "Elaborating entity \"scfifo_7l91\" for hierarchy \"FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_er91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_er91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_er91 " "Found entity 1: a_dpfifo_er91" {  } { { "db/a_dpfifo_er91.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/a_dpfifo_er91.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_er91 FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo " "Elaborating entity \"a_dpfifo_er91\" for hierarchy \"FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\"" {  } { { "db/scfifo_7l91.tdf" "dpfifo" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/scfifo_7l91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/a_fefifo_s7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_er91.tdf" "fifo_state" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/a_dpfifo_er91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw " "Elaborating entity \"cntr_2h7\" for hierarchy \"FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/a_fefifo_s7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqs1 " "Found entity 1: altsyncram_sqs1" {  } { { "db/altsyncram_sqs1.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/altsyncram_sqs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqs1 FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|altsyncram_sqs1:FIFOram " "Elaborating entity \"altsyncram_sqs1\" for hierarchy \"FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|altsyncram_sqs1:FIFOram\"" {  } { { "db/a_dpfifo_er91.tdf" "FIFOram" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/a_dpfifo_er91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102580840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102580840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|cntr_mgb:rd_ptr_count " "Elaborating entity \"cntr_mgb\" for hierarchy \"FIFO_block:FIFO\|scfifo:scfifo_component\|scfifo_7l91:auto_generated\|a_dpfifo_er91:dpfifo\|cntr_mgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_er91.tdf" "rd_ptr_count" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/a_dpfifo_er91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2Seg Bin2Seg:Seg_0 " "Elaborating entity \"Bin2Seg\" for hierarchy \"Bin2Seg:Seg_0\"" {  } { { "BRAM.v" "Seg_0" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102580842 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "BRAM.v" "Mod0" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729102581055 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "BRAM.v" "Div0" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729102581055 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "BRAM.v" "Mod1" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729102581055 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "BRAM.v" "Div1" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729102581055 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1729102581055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102581080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581080 ""}  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729102581080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/lpm_divide_92m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102581111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102581119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/alt_u_div_use.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102581129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102581135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581135 ""}  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729102581135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/lpm_divide_6am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102581165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102581173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729102581173 ""}  } { { "BRAM.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729102581173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102581203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102581211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729102581222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581222 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729102581316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729102581425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729102581756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729102581756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729102581797 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729102581797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729102581797 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729102581797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729102581797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729102581811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 20:16:21 2024 " "Processing ended: Wed Oct 16 20:16:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729102581811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729102581811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729102581811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729102581811 ""}
