// Seed: 1861674907
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    output tri0  id_2,
    output uwire id_3,
    input  wire  id_4
);
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    output wire  id_3,
    input  wand  id_4
);
  assign id_3 = id_4;
  module_0(
      id_4, id_3, id_2, id_3, id_4
  );
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    output tri id_3,
    output wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wor id_10,
    input tri id_11,
    input wand id_12,
    input tri1 id_13,
    input wor id_14,
    input wand id_15,
    input tri1 id_16,
    output wand id_17,
    output supply1 id_18,
    input wand id_19,
    output wor id_20,
    input tri id_21,
    input tri id_22,
    input supply0 id_23,
    output wand id_24,
    input supply0 id_25,
    input wire id_26,
    output supply0 id_27,
    input wor id_28,
    input supply1 id_29,
    input supply0 id_30,
    output supply1 id_31,
    input uwire id_32,
    input tri1 id_33,
    input wire id_34,
    input tri0 id_35,
    output tri id_36,
    input uwire id_37,
    input wor id_38,
    input tri0 id_39,
    input tri0 id_40,
    output supply0 id_41
    , id_46,
    output tri0 id_42,
    input uwire id_43,
    output wand id_44
);
  assign id_44 = id_28 ? id_46 : 1 != 1;
  module_0(
      id_34, id_20, id_20, id_7, id_21
  );
  tri1 id_47 = 1;
endmodule
