\documentclass[conference]{IEEEtran}

% ---------- Packages ----------
\usepackage{newtxtext,newtxmath} % Times系フォント
\usepackage{amsmath}
\usepackage{siunitx}
\usepackage{graphicx,xcolor}
\usepackage{booktabs}
\usepackage{placeins}
\usepackage[hidelinks]{hyperref}
\usepackage{tikz}
\usetikzlibrary{calc,positioning,fit,arrows.meta,shapes.geometric}

% ---------- TikZ styles ----------
\tikzset{
  line/.style={-Latex, line width=0.4pt},
  box/.style={draw, rounded corners, align=center, inner sep=3pt},
  smallbox/.style={box, minimum width=20mm, minimum height=7mm},
  midbox/.style={box, minimum width=28mm, minimum height=8mm},
  bigbox/.style={box, minimum width=55mm, minimum height=9mm}
}

% ---------- Title ----------
\title{AITL on Space: A Robust Three-Layer Architecture\\
with a Tri-NVM Hierarchy (SRAM / MRAM / FRAM)\\
for Long-Duration Spacecraft Autonomy}

\author{
\IEEEauthorblockN{Shinichi Samizo}
\IEEEauthorblockA{Independent Semiconductor Researcher\\
Former Engineer at Seiko Epson Corporation\\
Email: shin3t72@gmail.com \\
GitHub: \url{https://github.com/Samizo-AITL}}
}

\begin{document}
\maketitle

\begin{abstract}
We propose \emph{AITL on Space}, a three-layer control architecture (Robust Core, FSM Supervisor, AI Adaptor) integrated with a tri-NVM hierarchy (SRAM/MRAM/FRAM) and mapped to a 22\,nm FD\!SOI SoC. The novelty lies in a complete flow from mission-level specification to ASIC implementation: requirements are formalized as JSON via EduController, synthesized by the AITL-H module, verified in FPGA HIL with fault injection, stress-tested through SystemDK FEM under thermal/radiation scenarios, and finally implemented as an ASIC. This end-to-end methodology enables resilient autonomy for long-duration spacecraft missions.
\end{abstract}

% -------------------------------------------------
\section{Introduction}
Deep-space missions require ultra-robust control under total ionizing dose (TID), single event effects (SEE), and thermal cycling. Conventional PID\,+\,Flash architectures face limits due to charge-trap drift and endurance. To address these, we present AITL on Space: a resilient three-layer architecture supported by a tri-NVM memory hierarchy and a reproducible design flow from specification to ASIC.

% -------------------------------------------------
\section{Specification and Design Flow}
The design process begins with \emph{Mission Specification}, translated into plant matrices and weighting functions in \emph{EduController}. These are exported as JSON, forming a portable specification. The AITL-H module consumes JSON to synthesize an $H_\infty$ controller $K$ in fixed-point form. The resulting design undergoes:
\begin{itemize}
  \item FPGA HIL verification with SEU and outage injection,
  \item SystemDK FEM analysis for thermal/radiation/packaging stress,
  \item Mapping to 22FDX ASIC for final deployment.
\end{itemize}

% ---------- Fig.1 Flow ----------
\begin{figure*}[t]
\centering
\begin{tikzpicture}[node distance=9mm]
  \node[midbox, fill=blue!10] (spec) {Mission Specification};
  \node[midbox, fill=cyan!10, below=of spec] (json) {EduController JSON Export};
  \node[midbox, fill=green!12, below=of json] (aitlh) {AITL-H $H_\infty$ Synthesis};
  \node[midbox, fill=orange!18, below=of aitlh] (hil) {FPGA HIL Verification};
  \node[midbox, fill=red!10, below=of hil] (asic) {22FDX ASIC Implementation};
  \node[midbox, right=32mm of hil] (fem) {\shortstack{SystemDK FEM\\Thermal / Radiation / Packaging}};

  \draw[line] (spec) -- (json);
  \draw[line] (json) -- (aitlh);
  \draw[line] (aitlh) -- (hil);
  \draw[line] (hil) -- (asic);
  \draw[line] (hil) -- (fem);
\end{tikzpicture}
\caption{End-to-end design flow: specification $\to$ JSON (EduController) $\to$ AITL-H $\to$ FPGA HIL $\to$ FEM $\to$ ASIC.}
\label{fig:flow}
\end{figure*}

% -------------------------------------------------
\section{System Architecture}
AITL comprises three layers:
\begin{itemize}
  \item \textbf{Robust Core}: $H_\infty$/MPC/SMC control,
  \item \textbf{FSM Supervisor}: Safe/Nominal/Recovery with FDI/FDII,
  \item \textbf{AI Adaptor}: long-term re-identification and drift compensation.
\end{itemize}
The tri-NVM hierarchy ensures persistence: SRAM for execution, MRAM for logs/code with ECC scrubbing, FRAM for safe boot and FSM states. The SoC target is 22\,nm FD\!SOI hardened against radiation and temperature stress.

% ---------- Fig.2 Architecture ----------
\begin{figure*}[t]
\centering
\begin{tikzpicture}[node distance=8mm]
  \node[bigbox] (plant) {11D Plant (Attitude+Bus+Thermal)};
  \node[smallbox, left=of plant, xshift=-32mm, fill=gray!10] (core) {Robust Core\\$H_\infty$/MPC/SMC};
  \node[smallbox, below=of core, fill=green!10] (fsm) {FSM Supervisor\\Safe/Nominal/Recovery};
  \node[smallbox, below=of fsm, fill=orange!15] (ai) {AI Adaptor\\Re-ID / Drift Compensation};
  \node[smallbox, right=of plant, xshift=32mm, fill=red!10] (nvm) {Tri-NVM Hierarchy\\SRAM / MRAM / FRAM};

  \draw[line] (core) -- (plant);
  \draw[line] (fsm) -- (nvm);
  \draw[line] (ai) -- (plant);
\end{tikzpicture}
\caption{AITL on Space architecture with three control layers and tri-NVM memory hierarchy.}
\label{fig:arch}
\end{figure*}

% -------------------------------------------------
\section{Mathematical Model and $H_\infty$ Design}
We consider an 11D discrete-time plant:
\begin{align}
  x_{k+1} &= A x_k + B u_k + E w_k, \\
  y_k &= C x_k + D u_k + v_k.
\end{align}
Here $w_k$ and $v_k$ are disturbance and noise. The model extends to 20D with translational axes and bias states.  

Weights $(W_1,W_2,W_3)$ define sensitivity, control effort, and complementary sensitivity. EduController outputs them as JSON; AITL-H synthesizes $K$ with robust stability margins, mapped to fixed-point hardware.

% ---------- Fig.3 Loop ----------
\begin{figure}[t]
\centering
\begin{tikzpicture}[node distance=10mm]
  \node[smallbox, minimum width=10mm] (K) {$K$};
  \node[circle, draw, minimum size=5mm, right=8mm of K] (sum) {};
  \draw (sum) +(-2mm,0) -- +(2mm,0);
  \draw (sum) +(0,-2mm) -- +(0,2mm);
  \node[smallbox, right=13mm of sum, minimum width=16mm] (P) {\shortstack{Plant\\\footnotesize 11D}};
  \node[right=14mm of P] (y) {$y$};
  \node[left=13mm of K] (r) {$r$};
  \draw[line] (r) -- (K);
  \draw[line] (K) -- node[above]{\small $u$} (sum);
  \draw[line] (sum) -- (P);
  \draw[line] (P) -- (y);
  \draw[line] ($(P.south)$) |- ++(0,-8mm) -| node[below]{\small $-$} (sum.south);
\end{tikzpicture}
\caption{Closed-loop system for $H_\infty$ mixed-sensitivity synthesis.}
\label{fig:loop}
\end{figure}

% -------------------------------------------------
\section{Verification Pipeline}
FPGA HIL injects SEUs and outages, measuring safe-mode entry ($<\SI{1}{s}$), recovery rate ($\ge\SI{99}{\percent}$), and ECC scrubbing efficiency. SystemDK FEM validates thermal and radiation stress, ensuring packaging reliability before ASIC tape-out.

% -------------------------------------------------
\section{Conclusion}
AITL on Space combines robust control, supervisory safety, AI re-identification, and hardened memory. The proposed end-to-end flow---from mission specification to ASIC---provides a reproducible methodology for resilient autonomy in long-duration space missions.

% ---------- References ----------
\begin{thebibliography}{99}
\bibitem{doyle}
J.\,C.~Doyle, B.\,A.~Francis, and A.\,R.~Tannenbaum,
\emph{Feedback Control Theory}. Macmillan, 1992.

\bibitem{colinge}
J.-P.~Colinge, \emph{Silicon-on-Insulator Technology: Materials to VLSI}, 3rd~ed. Springer, 2004.

\bibitem{wolf}
W.~Wolf, \emph{FPGA-Based System Design}. Prentice Hall, 2004.

\bibitem{rabaey}
J.~M.~Rabaey, A.~Chandrakasan, and B.~Nikolic,
\emph{Digital Integrated Circuits: A Design Perspective}, 2nd~ed. Prentice Hall, 2003.
\end{thebibliography}

% ---------- Biography ----------
\section*{Author Biography}
Shinichi Samizo received the M.S.\ degree in Electrical and Electronic Engineering from Shinshu University, Japan. He worked at Seiko Epson Corporation as an engineer in semiconductor memory and mixed-signal device development, and contributed to inkjet MEMS actuators and PrecisionCore printhead technology. He is currently an independent semiconductor researcher focusing on process/device education, memory architecture, and AI system integration. Contact: \texttt{shin3t72@gmail.com}.
\end{document}
