Analysis & Synthesis report for elevator
Thu Dec 23 13:39:52 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |elevator_simul|moving:inst5|stop:inst4|fstate
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: moving:inst5|stop:inst4
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 23 13:39:52 2021       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; elevator                                    ;
; Top-level Entity Name       ; elevator_simul                              ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 95                                          ;
; Total pins                  ; 39                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; elevator_simul     ; elevator           ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------+---------+
; four_bit_reg_ce.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/four_bit_reg_ce.bdf   ;         ;
; motorMove_simul.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/motorMove_simul.bdf   ;         ;
; canMove_simul.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/canMove_simul.bdf     ;         ;
; elevator_simul.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/elevator_simul.bdf    ;         ;
; mx_2x1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/mx_2x1.bdf            ;         ;
; b2seg_bus.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/b2seg_bus.bdf         ;         ;
; count_4.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/count_4.bdf           ;         ;
; keypad.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/keypad.bdf            ;         ;
; Decimal_to_binary.bdf            ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/Decimal_to_binary.bdf ;         ;
; timer.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/timer.bdf             ;         ;
; fourSecond.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/fourSecond.bdf        ;         ;
; countFour.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/countFour.bdf         ;         ;
; mx_4bit_2x1.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/mx_4bit_2x1.bdf       ;         ;
; Led.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/Led.bdf               ;         ;
; FA.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/FA.bdf                ;         ;
; trigger.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/trigger.bdf           ;         ;
; sub.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/sub.bdf               ;         ;
; moving.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/user/Desktop/elevator/moving.bdf            ;         ;
; stop.v                           ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/user/Desktop/elevator/stop.v                ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 95    ;
;     -- Combinational with no register       ; 62    ;
;     -- Register only                        ; 12    ;
;     -- Combinational with a register        ; 21    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 42    ;
;     -- 3 input functions                    ; 17    ;
;     -- 2 input functions                    ; 22    ;
;     -- 1 input functions                    ; 2     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 95    ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 8     ;
;     -- asynchronous clear/load mode         ; 24    ;
;                                             ;       ;
; Total registers                             ; 33    ;
; I/O pins                                    ; 39    ;
; Maximum fan-out node                        ; rst   ;
; Maximum fan-out                             ; 43    ;
; Total fan-out                               ; 379   ;
; Average fan-out                             ; 2.83  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node      ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                           ; Entity Name       ; Library Name ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------+-------------------+--------------+
; |elevator_simul                 ; 95 (6)      ; 33           ; 0          ; 39   ; 0            ; 62 (6)       ; 12 (0)            ; 21 (0)           ; 0 (0)           ; 0 (0)      ; |elevator_simul                                               ; elevator_simul    ; work         ;
;    |b2seg_bus:inst19|           ; 9 (9)       ; 0            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|b2seg_bus:inst19                              ; b2seg_bus         ; work         ;
;    |canMove_simul:inst|         ; 7 (3)       ; 4            ; 0          ; 0    ; 0            ; 3 (2)        ; 1 (1)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|canMove_simul:inst                            ; canMove_simul     ; work         ;
;       |timer:inst4|             ; 4 (1)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|canMove_simul:inst|timer:inst4                ; timer             ; work         ;
;          |countFour:inst|       ; 3 (3)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|canMove_simul:inst|timer:inst4|countFour:inst ; countFour         ; work         ;
;    |keypad:inst14|              ; 22 (2)      ; 16           ; 0          ; 0    ; 0            ; 6 (2)        ; 10 (0)            ; 6 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|keypad:inst14                                 ; keypad            ; work         ;
;       |Decimal_to_binary:inst9| ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|keypad:inst14|Decimal_to_binary:inst9         ; Decimal_to_binary ; work         ;
;       |four_bit_reg_ce:inst1|   ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|keypad:inst14|four_bit_reg_ce:inst1           ; four_bit_reg_ce   ; work         ;
;       |four_bit_reg_ce:inst2|   ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|keypad:inst14|four_bit_reg_ce:inst2           ; four_bit_reg_ce   ; work         ;
;       |four_bit_reg_ce:inst5|   ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|keypad:inst14|four_bit_reg_ce:inst5           ; four_bit_reg_ce   ; work         ;
;       |trigger:inst4|           ; 3 (3)       ; 2            ; 0          ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|keypad:inst14|trigger:inst4                   ; trigger           ; work         ;
;       |trigger:inst6|           ; 3 (3)       ; 2            ; 0          ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|keypad:inst14|trigger:inst6                   ; trigger           ; work         ;
;    |motorMove_simul:inst20|     ; 6 (4)       ; 2            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|motorMove_simul:inst20                        ; motorMove_simul   ; work         ;
;       |count_4:inst51|          ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|motorMove_simul:inst20|count_4:inst51         ; count_4           ; work         ;
;    |moving:inst5|               ; 34 (0)      ; 9            ; 0          ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 9 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|moving:inst5                                  ; moving            ; work         ;
;       |stop:inst4|              ; 34 (34)     ; 9            ; 0          ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|moving:inst5|stop:inst4                       ; stop              ; work         ;
;    |sub:inst2|                  ; 5 (0)       ; 0            ; 0          ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|sub:inst2                                     ; sub               ; work         ;
;       |FA:inst3|                ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|sub:inst2|FA:inst3                            ; FA                ; work         ;
;       |FA:inst4|                ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|sub:inst2|FA:inst4                            ; FA                ; work         ;
;       |FA:inst|                 ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|sub:inst2|FA:inst                             ; FA                ; work         ;
;    |sub:inst8|                  ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|sub:inst8                                     ; sub               ; work         ;
;       |FA:inst4|                ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|sub:inst8|FA:inst4                            ; FA                ; work         ;
;       |FA:inst5|                ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|sub:inst8|FA:inst5                            ; FA                ; work         ;
;    |trigger:inst7|              ; 3 (3)       ; 2            ; 0          ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |elevator_simul|trigger:inst7                                 ; trigger           ; work         ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |elevator_simul|moving:inst5|stop:inst4|fstate                                                                                                ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; fstate.state9 ; fstate.state8 ; fstate.state7 ; fstate.state6 ; fstate.state4 ; fstate.state3 ; fstate.state2 ; fstate.state1 ; fstate.state5 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; fstate.state1 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; fstate.state2 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ; 0             ;
; fstate.state3 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ; 0             ;
; fstate.state4 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ; 0             ;
; fstate.state6 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; fstate.state7 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; fstate.state8 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; fstate.state9 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; fstate.state5 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; moving:inst5|stop:inst4|fstate~2      ; Lost fanout        ;
; moving:inst5|stop:inst4|fstate~3      ; Lost fanout        ;
; moving:inst5|stop:inst4|fstate~4      ; Lost fanout        ;
; moving:inst5|stop:inst4|fstate~6      ; Lost fanout        ;
; moving:inst5|stop:inst4|fstate~7      ; Lost fanout        ;
; moving:inst5|stop:inst4|fstate~8      ; Lost fanout        ;
; moving:inst5|stop:inst4|fstate~9      ; Lost fanout        ;
; moving:inst5|stop:inst4|fstate~10     ; Lost fanout        ;
; Total Number of Removed Registers = 8 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 33    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving:inst5|stop:inst4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; state1         ; 0     ; Signed Integer                              ;
; state2         ; 1     ; Signed Integer                              ;
; state3         ; 2     ; Signed Integer                              ;
; state4         ; 3     ; Signed Integer                              ;
; state6         ; 4     ; Signed Integer                              ;
; state7         ; 5     ; Signed Integer                              ;
; state8         ; 6     ; Signed Integer                              ;
; state9         ; 7     ; Signed Integer                              ;
; state5         ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 23 13:39:40 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf
    Info (12023): Found entity 1: four_bit_reg_ce
Info (12021): Found 1 design units, including 1 entities, in source file motormove_simul.bdf
    Info (12023): Found entity 1: motorMove_simul
Info (12021): Found 1 design units, including 1 entities, in source file canmove_simul.bdf
    Info (12023): Found entity 1: canMove_simul
Info (12021): Found 1 design units, including 1 entities, in source file elevator_simul.bdf
    Info (12023): Found entity 1: elevator_simul
Info (12021): Found 1 design units, including 1 entities, in source file mx_2x1.bdf
    Info (12023): Found entity 1: mx_2x1
Info (12021): Found 1 design units, including 1 entities, in source file b2seg_bus.bdf
    Info (12023): Found entity 1: b2seg_bus
Info (12021): Found 1 design units, including 1 entities, in source file count_4.bdf
    Info (12023): Found entity 1: count_4
Info (12021): Found 1 design units, including 1 entities, in source file motormove.bdf
    Info (12023): Found entity 1: motorMove
Info (12021): Found 1 design units, including 1 entities, in source file canmove2.bdf
    Info (12023): Found entity 1: canMove2
Info (12021): Found 1 design units, including 1 entities, in source file keypad.bdf
    Info (12023): Found entity 1: keypad
Info (12021): Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf
    Info (12023): Found entity 1: Decimal_to_binary
Info (12021): Found 1 design units, including 1 entities, in source file four_bit_register.bdf
    Info (12023): Found entity 1: four_bit_register
Info (12021): Found 1 design units, including 1 entities, in source file timer.bdf
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file foursecond.bdf
    Info (12023): Found entity 1: fourSecond
Info (12021): Found 1 design units, including 1 entities, in source file countfour.bdf
    Info (12023): Found entity 1: countFour
Info (12021): Found 1 design units, including 1 entities, in source file canmove.bdf
    Info (12023): Found entity 1: canMove
Info (12021): Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf
    Info (12023): Found entity 1: mx_4bit_2x1
Info (12021): Found 1 design units, including 1 entities, in source file led.bdf
    Info (12023): Found entity 1: Led
Info (12021): Found 1 design units, including 1 entities, in source file fa.bdf
    Info (12023): Found entity 1: FA
Info (12021): Found 1 design units, including 1 entities, in source file trigger.bdf
    Info (12023): Found entity 1: trigger
Info (12021): Found 1 design units, including 1 entities, in source file sub.bdf
    Info (12023): Found entity 1: sub
Info (12021): Found 1 design units, including 1 entities, in source file moving.bdf
    Info (12023): Found entity 1: moving
Info (12021): Found 1 design units, including 1 entities, in source file elevator.bdf
    Info (12023): Found entity 1: elevator
Info (12021): Found 1 design units, including 1 entities, in source file sound.bdf
    Info (12023): Found entity 1: sound
Info (12127): Elaborating entity "elevator_simul" for the top level hierarchy
Warning (275008): Primitive "VCC" of instance "inst16" not used
Info (12128): Elaborating entity "trigger" for hierarchy "trigger:inst7"
Info (12128): Elaborating entity "sub" for hierarchy "sub:inst8"
Info (12128): Elaborating entity "FA" for hierarchy "sub:inst8|FA:inst8"
Info (12128): Elaborating entity "mx_4bit_2x1" for hierarchy "sub:inst8|mx_4bit_2x1:inst15"
Warning (275011): Block or symbol "AND2" of instance "inst5" overlaps another block or symbol
Info (12128): Elaborating entity "moving" for hierarchy "moving:inst5"
Warning (12125): Using design file stop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: stop File: C:/Users/user/Desktop/elevator/stop.v Line: 23
Info (12128): Elaborating entity "stop" for hierarchy "moving:inst5|stop:inst4"
Info (12128): Elaborating entity "keypad" for hierarchy "keypad:inst14"
Info (12128): Elaborating entity "four_bit_reg_ce" for hierarchy "keypad:inst14|four_bit_reg_ce:inst2"
Info (12128): Elaborating entity "mx_2x1" for hierarchy "keypad:inst14|four_bit_reg_ce:inst2|mx_2x1:inst10"
Info (12128): Elaborating entity "Decimal_to_binary" for hierarchy "keypad:inst14|Decimal_to_binary:inst9"
Info (12128): Elaborating entity "canMove_simul" for hierarchy "canMove_simul:inst"
Warning (275008): Primitive "VCC" of instance "inst5" not used
Info (12128): Elaborating entity "timer" for hierarchy "canMove_simul:inst|timer:inst4"
Info (12128): Elaborating entity "fourSecond" for hierarchy "canMove_simul:inst|timer:inst4|fourSecond:inst3"
Info (12128): Elaborating entity "countFour" for hierarchy "canMove_simul:inst|timer:inst4|countFour:inst"
Info (12128): Elaborating entity "Led" for hierarchy "Led:inst15"
Info (12128): Elaborating entity "b2seg_bus" for hierarchy "b2seg_bus:inst19"
Warning (275011): Block or symbol "AND2" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "OR2" of instance "inst19" overlaps another block or symbol
Warning (275008): Primitive "NOT" of instance "inst" not used
Info (12128): Elaborating entity "motorMove_simul" for hierarchy "motorMove_simul:inst20"
Warning (275011): Block or symbol "NOT" of instance "inst" overlaps another block or symbol
Warning (275008): Primitive "VCC" of instance "inst50" not used
Info (12128): Elaborating entity "count_4" for hierarchy "motorMove_simul:inst20|count_4:inst51"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 134 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 95 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4723 megabytes
    Info: Processing ended: Thu Dec 23 13:39:52 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


