//oanab
//7 nov 2007
//bug for reset (Unexpected token 'reset' )

csl_register reg1{
  reg1(){
    set_type(register);
    set_width(8);
    add_logic(reset,0);
  }
};

csl_unit u{
  csl_port clk(input);
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output,8);
  csl_port p4(input,8);
  reg1 reg1(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p3),.reg_in(p4));;
  u(){
    clk.set_attr(clock);
  }
};
