# compile verilog/system verilog design source files
verilog xil_defaultlib  "test_time_synth.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sources_1/new/aes.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sources_1/new/byte_mixcolum.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sources_1/new/keysched.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sources_1/new/mixcolum.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sources_1/new/sbox.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sources_1/new/subbytes.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sources_1/new/word_mixcolum.v"
verilog xil_defaultlib  "../../../../AES_128.srcs/sim_1/new/test.v"

# Do not sort compile order
nosort
