--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vending_top.twx vending_top.ncd -o vending_top.twr
vending_top.pcf -ucf Nexys3_master.ucf

Design file:              vending_top.ncd
Physical constraint file: vending_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLKPORT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CA          |        12.160(R)|      SLOW  |         5.672(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CB          |        11.729(R)|      SLOW  |         5.935(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CC          |        11.712(R)|      SLOW  |         5.943(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CD          |        11.703(R)|      SLOW  |         5.959(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CE          |        12.064(R)|      SLOW  |         5.624(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CF          |        12.444(R)|      SLOW  |         5.858(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
CG          |        11.941(R)|      SLOW  |         6.067(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
an<0>       |        10.012(R)|      SLOW  |         5.374(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
an<1>       |         9.949(R)|      SLOW  |         5.647(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
an<2>       |         9.899(R)|      SLOW  |         5.623(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
an<3>       |         9.585(R)|      SLOW  |         5.171(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
led<7>      |         8.916(R)|      SLOW  |         5.022(R)|      FAST  |CLKPORT_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLKPORT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKPORT        |    1.928|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 31 10:52:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



