Timing Violation Report Max Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Mar 13 23:48:50 2018


Design: Top
Family: IGLOO
Die: AGLN250V2
Package: 100 VQFP
Temperature Range: 0 - 70 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


Path 1
  From:                        clock_control_0/delay_counter[4]:CLK
  To:                          clock_control_0/delay_counter[9]:D
  Delay (ns):                  12.351
  Slack (ns):                  6.533
  Arrival (ns):                13.557
  Required (ns):               20.090

Path 2
  From:                        clock_control_0/delay_counter[4]:CLK
  To:                          clock_control_0/delay_counter[11]:D
  Delay (ns):                  12.129
  Slack (ns):                  6.706
  Arrival (ns):                13.335
  Required (ns):               20.041

Path 3
  From:                        clock_control_0/delay_counter[4]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  12.023
  Slack (ns):                  6.861
  Arrival (ns):                13.229
  Required (ns):               20.090

Path 4
  From:                        clock_control_0/delay_counter[4]:CLK
  To:                          clock_control_0/delay_counter[8]:D
  Delay (ns):                  11.847
  Slack (ns):                  7.041
  Arrival (ns):                13.053
  Required (ns):               20.094

Path 5
  From:                        downlink_clock_divider_0/divider_counter[4]:CLK
  To:                          downlink_clock_divider_0/divider_counter[5]:D
  Delay (ns):                  11.648
  Slack (ns):                  7.240
  Arrival (ns):                12.815
  Required (ns):               20.055

Path 6
  From:                        downlink_clock_divider_0/divider_counter[5]:CLK
  To:                          downlink_clock_divider_0/divider_counter[5]:D
  Delay (ns):                  11.461
  Slack (ns):                  7.427
  Arrival (ns):                12.628
  Required (ns):               20.055

Path 7
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[9]:D
  Delay (ns):                  11.153
  Slack (ns):                  7.731
  Arrival (ns):                12.359
  Required (ns):               20.090

Path 8
  From:                        downlink_clock_divider_0/divider_counter[4]:CLK
  To:                          downlink_clock_divider_0/divider_counter[7]:D
  Delay (ns):                  11.128
  Slack (ns):                  7.740
  Arrival (ns):                12.295
  Required (ns):               20.035

Path 9
  From:                        clock_control_0/delay_counter[2]:CLK
  To:                          clock_control_0/delay_counter[9]:D
  Delay (ns):                  10.980
  Slack (ns):                  7.915
  Arrival (ns):                12.175
  Required (ns):               20.090

Path 10
  From:                        downlink_clock_divider_0/divider_counter[5]:CLK
  To:                          downlink_clock_divider_0/divider_counter[7]:D
  Delay (ns):                  10.941
  Slack (ns):                  7.927
  Arrival (ns):                12.108
  Required (ns):               20.035

Path 11
  From:                        clock_control_0/delay_counter[1]:CLK
  To:                          clock_control_0/delay_counter[9]:D
  Delay (ns):                  10.898
  Slack (ns):                  7.986
  Arrival (ns):                12.104
  Required (ns):               20.090

Path 12
  From:                        clock_control_0/delay_counter[2]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  10.845
  Slack (ns):                  8.050
  Arrival (ns):                12.040
  Required (ns):               20.090

Path 13
  From:                        downlink_clock_divider_0/divider_counter[4]:CLK
  To:                          downlink_clock_divider_0/divider_counter[4]:D
  Delay (ns):                  10.811
  Slack (ns):                  8.077
  Arrival (ns):                11.978
  Required (ns):               20.055

Path 14
  From:                        clock_control_0/counter[2]:CLK
  To:                          clock_control_0/counter[5]:D
  Delay (ns):                  10.747
  Slack (ns):                  8.084
  Arrival (ns):                11.910
  Required (ns):               19.994

Path 15
  From:                        clock_control_0/delay_counter[2]:CLK
  To:                          clock_control_0/delay_counter[11]:D
  Delay (ns):                  10.758
  Slack (ns):                  8.088
  Arrival (ns):                11.953
  Required (ns):               20.041

Path 16
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/delay_counter[0]:E
  Delay (ns):                  10.664
  Slack (ns):                  8.090
  Arrival (ns):                11.827
  Required (ns):               19.917

Path 17
  From:                        downlink_clock_divider_0/divider_counter[4]:CLK
  To:                          downlink_clock_divider_0/clock_out:E
  Delay (ns):                  10.959
  Slack (ns):                  8.094
  Arrival (ns):                12.126
  Required (ns):               20.220

Path 18
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/counter[5]:D
  Delay (ns):                  10.727
  Slack (ns):                  8.104
  Arrival (ns):                11.890
  Required (ns):               19.994

Path 19
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/delay_counter[0]:E
  Delay (ns):                  10.642
  Slack (ns):                  8.112
  Arrival (ns):                11.805
  Required (ns):               19.917

Path 20
  From:                        clock_control_0/counter[1]:CLK
  To:                          clock_control_0/counter[5]:D
  Delay (ns):                  10.668
  Slack (ns):                  8.163
  Arrival (ns):                11.831
  Required (ns):               19.994

Path 21
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[8]:D
  Delay (ns):                  10.649
  Slack (ns):                  8.239
  Arrival (ns):                11.855
  Required (ns):               20.094

Path 22
  From:                        downlink_clock_divider_0/divider_counter[5]:CLK
  To:                          downlink_clock_divider_0/divider_counter[4]:D
  Delay (ns):                  10.624
  Slack (ns):                  8.264
  Arrival (ns):                11.791
  Required (ns):               20.055

Path 23
  From:                        downlink_clock_divider_0/divider_counter[4]:CLK
  To:                          downlink_clock_divider_0/divider_counter[1]:D
  Delay (ns):                  10.604
  Slack (ns):                  8.268
  Arrival (ns):                11.771
  Required (ns):               20.039

Path 24
  From:                        downlink_clock_divider_0/divider_counter[1]:CLK
  To:                          downlink_clock_divider_0/divider_counter[7]:D
  Delay (ns):                  10.608
  Slack (ns):                  8.276
  Arrival (ns):                11.759
  Required (ns):               20.035

Path 25
  From:                        downlink_clock_divider_0/divider_counter[4]:CLK
  To:                          downlink_clock_divider_0/divider_counter[6]:D
  Delay (ns):                  10.500
  Slack (ns):                  8.368
  Arrival (ns):                11.667
  Required (ns):               20.035

Path 26
  From:                        clock_control_0/delay_counter[2]:CLK
  To:                          clock_control_0/delay_counter[8]:D
  Delay (ns):                  10.476
  Slack (ns):                  8.423
  Arrival (ns):                11.671
  Required (ns):               20.094

Path 27
  From:                        clock_control_0/delay_counter[8]:CLK
  To:                          clock_control_0/delay_counter[11]:D
  Delay (ns):                  10.410
  Slack (ns):                  8.425
  Arrival (ns):                11.616
  Required (ns):               20.041

Path 28
  From:                        downlink_clock_divider_0/divider_counter[5]:CLK
  To:                          downlink_clock_divider_0/divider_counter[1]:D
  Delay (ns):                  10.417
  Slack (ns):                  8.455
  Arrival (ns):                11.584
  Required (ns):               20.039

Path 29
  From:                        downlink_clock_divider_0/divider_counter[3]:CLK
  To:                          downlink_clock_divider_0/divider_counter[6]:D
  Delay (ns):                  10.386
  Slack (ns):                  8.478
  Arrival (ns):                11.557
  Required (ns):               20.035

Path 30
  From:                        clock_control_0/delay_counter[1]:CLK
  To:                          clock_control_0/delay_counter[8]:D
  Delay (ns):                  10.394
  Slack (ns):                  8.494
  Arrival (ns):                11.600
  Required (ns):               20.094

Path 31
  From:                        downlink_clock_divider_0/divider_counter[5]:CLK
  To:                          downlink_clock_divider_0/divider_counter[6]:D
  Delay (ns):                  10.313
  Slack (ns):                  8.555
  Arrival (ns):                11.480
  Required (ns):               20.035

Path 32
  From:                        downlink_clock_divider_0/divider_counter[4]:CLK
  To:                          downlink_clock_divider_0/divider_counter[3]:D
  Delay (ns):                  10.310
  Slack (ns):                  8.582
  Arrival (ns):                11.477
  Required (ns):               20.059

Path 33
  From:                        downlink_clock_divider_0/divider_counter[7]:CLK
  To:                          downlink_clock_divider_0/divider_counter[5]:D
  Delay (ns):                  10.326
  Slack (ns):                  8.582
  Arrival (ns):                11.473
  Required (ns):               20.055

Path 34
  From:                        downlink_clock_divider_0/divider_counter[1]:CLK
  To:                          downlink_clock_divider_0/divider_counter[3]:D
  Delay (ns):                  10.298
  Slack (ns):                  8.610
  Arrival (ns):                11.449
  Required (ns):               20.059

Path 35
  From:                        clock_control_0/counter[3]:CLK
  To:                          clock_control_0/delay_counter[0]:E
  Delay (ns):                  10.141
  Slack (ns):                  8.613
  Arrival (ns):                11.304
  Required (ns):               19.917

Path 36
  From:                        downlink_clock_divider_0/divider_counter[5]:CLK
  To:                          downlink_clock_divider_0/clock_out:E
  Delay (ns):                  10.411
  Slack (ns):                  8.642
  Arrival (ns):                11.578
  Required (ns):               20.220

Path 37
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[5]:D
  Delay (ns):                  10.160
  Slack (ns):                  8.699
  Arrival (ns):                11.366
  Required (ns):               20.065

Path 38
  From:                        clock_control_0/delay_counter[8]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  10.139
  Slack (ns):                  8.716
  Arrival (ns):                11.345
  Required (ns):               20.061

Path 39
  From:                        downlink_clock_divider_0/divider_counter[5]:CLK
  To:                          downlink_clock_divider_0/divider_counter[3]:D
  Delay (ns):                  10.123
  Slack (ns):                  8.769
  Arrival (ns):                11.290
  Required (ns):               20.059

Path 40
  From:                        downlink_clock_divider_0/divider_counter[2]:CLK
  To:                          downlink_clock_divider_0/divider_counter[7]:D
  Delay (ns):                  10.121
  Slack (ns):                  8.771
  Arrival (ns):                11.264
  Required (ns):               20.035

Path 41
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/delay_counter[8]:E
  Delay (ns):                  9.975
  Slack (ns):                  8.779
  Arrival (ns):                11.138
  Required (ns):               19.917

Path 42
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/delay_counter[3]:E
  Delay (ns):                  9.975
  Slack (ns):                  8.779
  Arrival (ns):                11.138
  Required (ns):               19.917

Path 43
  From:                        clock_control_0/delay_counter[3]:CLK
  To:                          clock_control_0/delay_counter[9]:D
  Delay (ns):                  10.099
  Slack (ns):                  8.785
  Arrival (ns):                11.305
  Required (ns):               20.090

Path 44
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/delay_counter[8]:E
  Delay (ns):                  9.953
  Slack (ns):                  8.801
  Arrival (ns):                11.116
  Required (ns):               19.917

Path 45
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/delay_counter[3]:E
  Delay (ns):                  9.953
  Slack (ns):                  8.801
  Arrival (ns):                11.116
  Required (ns):               19.917

Path 46
  From:                        downlink_clock_divider_0/divider_counter[3]:CLK
  To:                          downlink_clock_divider_0/divider_counter[3]:D
  Delay (ns):                  10.082
  Slack (ns):                  8.806
  Arrival (ns):                11.253
  Required (ns):               20.059

Path 47
  From:                        downlink_clock_divider_0/divider_counter[2]:CLK
  To:                          downlink_clock_divider_0/divider_counter[3]:D
  Delay (ns):                  9.965
  Slack (ns):                  8.951
  Arrival (ns):                11.108
  Required (ns):               20.059

Path 48
  From:                        clock_control_0/delay_counter[1]:CLK
  To:                          clock_control_0/delay_counter[5]:D
  Delay (ns):                  9.905
  Slack (ns):                  8.954
  Arrival (ns):                11.111
  Required (ns):               20.065

Path 49
  From:                        clock_control_0/counter[1]:CLK
  To:                          clock_control_0/counter[4]:D
  Delay (ns):                  9.930
  Slack (ns):                  8.958
  Arrival (ns):                11.093
  Required (ns):               20.051

Path 50
  From:                        clock_control_0/counter[1]:CLK
  To:                          clock_control_0/counter[0]:D
  Delay (ns):                  9.912
  Slack (ns):                  8.976
  Arrival (ns):                11.075
  Required (ns):               20.051

Path 51
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[4]:D
  Delay (ns):                  9.901
  Slack (ns):                  8.987
  Arrival (ns):                11.107
  Required (ns):               20.094

Path 52
  From:                        clock_control_0/counter[1]:CLK
  To:                          clock_control_0/delay_counter[0]:E
  Delay (ns):                  9.756
  Slack (ns):                  8.998
  Arrival (ns):                10.919
  Required (ns):               19.917

Path 53
  From:                        downlink_clock_divider_0/divider_counter[7]:CLK
  To:                          downlink_clock_divider_0/divider_counter[7]:D
  Delay (ns):                  9.806
  Slack (ns):                  9.082
  Arrival (ns):                10.953
  Required (ns):               20.035

Path 54
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[11]:D
  Delay (ns):                  9.752
  Slack (ns):                  9.083
  Arrival (ns):                10.958
  Required (ns):               20.041

Path 55
  From:                        clock_control_0/delay_counter[3]:CLK
  To:                          clock_control_0/delay_counter[11]:D
  Delay (ns):                  9.730
  Slack (ns):                  9.105
  Arrival (ns):                10.936
  Required (ns):               20.041

Path 56
  From:                        clock_control_0/counter[1]:CLK
  To:                          clock_control_0/counter[1]:D
  Delay (ns):                  9.771
  Slack (ns):                  9.117
  Arrival (ns):                10.934
  Required (ns):               20.051

Path 57
  From:                        clock_control_0/delay_counter[8]:CLK
  To:                          clock_control_0/switch:D
  Delay (ns):                  9.716
  Slack (ns):                  9.168
  Arrival (ns):                10.922
  Required (ns):               20.090

Path 58
  From:                        clock_control_0/delay_counter[3]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  9.691
  Slack (ns):                  9.193
  Arrival (ns):                10.897
  Required (ns):               20.090

Path 59
  From:                        camera_clock_0/counter[0]:CLK
  To:                          camera_clock_0/counter[1]:D
  Delay (ns):                  9.667
  Slack (ns):                  9.221
  Arrival (ns):                10.844
  Required (ns):               20.065

Path 60
  From:                        clock_control_0/delay_counter[1]:CLK
  To:                          clock_control_0/delay_counter[4]:D
  Delay (ns):                  9.646
  Slack (ns):                  9.242
  Arrival (ns):                10.852
  Required (ns):               20.094

Path 61
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[6]:D
  Delay (ns):                  9.612
  Slack (ns):                  9.272
  Arrival (ns):                10.818
  Required (ns):               20.090

Path 62
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/delay_counter[11]:E
  Delay (ns):                  9.409
  Slack (ns):                  9.292
  Arrival (ns):                10.572
  Required (ns):               19.864

Path 63
  From:                        clock_control_0/delay_counter[3]:CLK
  To:                          clock_control_0/delay_counter[8]:D
  Delay (ns):                  9.595
  Slack (ns):                  9.293
  Arrival (ns):                10.801
  Required (ns):               20.094

Path 64
  From:                        clock_control_0/counter[3]:CLK
  To:                          clock_control_0/delay_counter[8]:E
  Delay (ns):                  9.452
  Slack (ns):                  9.302
  Arrival (ns):                10.615
  Required (ns):               19.917

Path 65
  From:                        clock_control_0/counter[3]:CLK
  To:                          clock_control_0/delay_counter[3]:E
  Delay (ns):                  9.452
  Slack (ns):                  9.302
  Arrival (ns):                10.615
  Required (ns):               19.917

Path 66
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/delay_counter[11]:E
  Delay (ns):                  9.387
  Slack (ns):                  9.314
  Arrival (ns):                10.550
  Required (ns):               19.864

Path 67
  From:                        downlink_clock_divider_0/divider_counter[7]:CLK
  To:                          downlink_clock_divider_0/clock_out:E
  Delay (ns):                  9.736
  Slack (ns):                  9.337
  Arrival (ns):                10.883
  Required (ns):               20.220

Path 68
  From:                        clock_control_0/delay_counter[1]:CLK
  To:                          clock_control_0/delay_counter[11]:D
  Delay (ns):                  9.497
  Slack (ns):                  9.338
  Arrival (ns):                10.703
  Required (ns):               20.041

Path 69
  From:                        downlink_clock_divider_0/divider_counter[1]:CLK
  To:                          downlink_clock_divider_0/divider_counter[6]:D
  Delay (ns):                  9.484
  Slack (ns):                  9.343
  Arrival (ns):                10.635
  Required (ns):               19.978

Path 70
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  9.481
  Slack (ns):                  9.374
  Arrival (ns):                10.687
  Required (ns):               20.061

Path 71
  From:                        downlink_clock_divider_0/divider_counter[0]:CLK
  To:                          downlink_clock_divider_0/divider_counter[3]:D
  Delay (ns):                  9.488
  Slack (ns):                  9.404
  Arrival (ns):                10.655
  Required (ns):               20.059

Path 72
  From:                        downlink_clock_divider_0/divider_counter[3]:CLK
  To:                          downlink_clock_divider_0/divider_counter[7]:D
  Delay (ns):                  9.455
  Slack (ns):                  9.409
  Arrival (ns):                10.626
  Required (ns):               20.035

Path 73
  From:                        downlink_clock_divider_0/divider_counter[7]:CLK
  To:                          downlink_clock_divider_0/divider_counter[4]:D
  Delay (ns):                  9.489
  Slack (ns):                  9.419
  Arrival (ns):                10.636
  Required (ns):               20.055

Path 74
  From:                        downlink_clock_divider_0/divider_counter[6]:CLK
  To:                          downlink_clock_divider_0/divider_counter[5]:D
  Delay (ns):                  9.481
  Slack (ns):                  9.427
  Arrival (ns):                10.628
  Required (ns):               20.055

Path 75
  From:                        clock_control_0/counter[3]:CLK
  To:                          clock_control_0/counter[0]:D
  Delay (ns):                  9.372
  Slack (ns):                  9.459
  Arrival (ns):                10.535
  Required (ns):               19.994

Path 76
  From:                        clock_control_0/counter[3]:CLK
  To:                          clock_control_0/counter[4]:D
  Delay (ns):                  9.321
  Slack (ns):                  9.510
  Arrival (ns):                10.484
  Required (ns):               19.994

Path 77
  From:                        clock_control_0/delay_counter[1]:CLK
  To:                          clock_control_0/delay_counter[6]:D
  Delay (ns):                  9.357
  Slack (ns):                  9.527
  Arrival (ns):                10.563
  Required (ns):               20.090

Path 78
  From:                        clock_control_0/counter[3]:CLK
  To:                          clock_control_0/counter[5]:D
  Delay (ns):                  9.303
  Slack (ns):                  9.528
  Arrival (ns):                10.466
  Required (ns):               19.994

Path 79
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/counter[0]:D
  Delay (ns):                  9.295
  Slack (ns):                  9.536
  Arrival (ns):                10.458
  Required (ns):               19.994

Path 80
  From:                        camera_clock_0/counter[3]:CLK
  To:                          camera_clock_0/clock_out:D
  Delay (ns):                  9.253
  Slack (ns):                  9.547
  Arrival (ns):                10.437
  Required (ns):               19.984

Path 81
  From:                        downlink_clock_divider_0/divider_counter[0]:CLK
  To:                          downlink_clock_divider_0/divider_counter[7]:D
  Delay (ns):                  9.312
  Slack (ns):                  9.556
  Arrival (ns):                10.479
  Required (ns):               20.035

Path 82
  From:                        clock_control_0/counter[2]:CLK
  To:                          clock_control_0/counter[4]:D
  Delay (ns):                  9.272
  Slack (ns):                  9.559
  Arrival (ns):                10.435
  Required (ns):               19.994

Path 83
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/clock_out:E
  Delay (ns):                  9.144
  Slack (ns):                  9.567
  Arrival (ns):                10.307
  Required (ns):               19.874

Path 84
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/counter[4]:D
  Delay (ns):                  9.252
  Slack (ns):                  9.579
  Arrival (ns):                10.415
  Required (ns):               19.994

Path 85
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/counter[4]:D
  Delay (ns):                  9.244
  Slack (ns):                  9.587
  Arrival (ns):                10.407
  Required (ns):               19.994

Path 86
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/clock_out:E
  Delay (ns):                  9.122
  Slack (ns):                  9.589
  Arrival (ns):                10.285
  Required (ns):               19.874

Path 87
  From:                        clock_control_0/counter[2]:CLK
  To:                          clock_control_0/counter[0]:D
  Delay (ns):                  9.238
  Slack (ns):                  9.593
  Arrival (ns):                10.401
  Required (ns):               19.994

Path 88
  From:                        clock_control_0/counter[0]:CLK
  To:                          clock_control_0/delay_counter[1]:E
  Delay (ns):                  9.150
  Slack (ns):                  9.604
  Arrival (ns):                10.313
  Required (ns):               19.917

Path 89
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/counter[5]:D
  Delay (ns):                  9.226
  Slack (ns):                  9.605
  Arrival (ns):                10.389
  Required (ns):               19.994

Path 90
  From:                        downlink_clock_divider_0/divider_counter[7]:CLK
  To:                          downlink_clock_divider_0/divider_counter[1]:D
  Delay (ns):                  9.282
  Slack (ns):                  9.610
  Arrival (ns):                10.429
  Required (ns):               20.039

Path 91
  From:                        clock_control_0/counter[4]:CLK
  To:                          clock_control_0/delay_counter[1]:E
  Delay (ns):                  9.128
  Slack (ns):                  9.626
  Arrival (ns):                10.291
  Required (ns):               19.917

Path 92
  From:                        clock_control_0/delay_counter[1]:CLK
  To:                          clock_control_0/delay_counter[10]:D
  Delay (ns):                  9.226
  Slack (ns):                  9.629
  Arrival (ns):                10.432
  Required (ns):               20.061

Path 93
  From:                        downlink_clock_divider_0/divider_counter[3]:CLK
  To:                          downlink_clock_divider_0/divider_counter[5]:D
  Delay (ns):                  9.253
  Slack (ns):                  9.631
  Arrival (ns):                10.424
  Required (ns):               20.055

Path 94
  From:                        downlink_clock_divider_0/divider_counter[1]:CLK
  To:                          downlink_clock_divider_0/divider_counter[4]:D
  Delay (ns):                  9.213
  Slack (ns):                  9.634
  Arrival (ns):                10.364
  Required (ns):               19.998

Path 95
  From:                        camera_clock_0/counter[1]:CLK
  To:                          camera_clock_0/clock_out:D
  Delay (ns):                  9.145
  Slack (ns):                  9.662
  Arrival (ns):                10.322
  Required (ns):               19.984

Path 96
  From:                        clock_control_0/counter[2]:CLK
  To:                          clock_control_0/delay_counter[0]:E
  Delay (ns):                  9.085
  Slack (ns):                  9.669
  Arrival (ns):                10.248
  Required (ns):               19.917

Path 97
  From:                        clock_control_0/counter[3]:CLK
  To:                          clock_control_0/counter[1]:D
  Delay (ns):                  9.156
  Slack (ns):                  9.675
  Arrival (ns):                10.319
  Required (ns):               19.994

Path 98
  From:                        clock_control_0/counter[1]:CLK
  To:                          clock_control_0/delay_counter[8]:E
  Delay (ns):                  9.067
  Slack (ns):                  9.687
  Arrival (ns):                10.230
  Required (ns):               19.917

Path 99
  From:                        clock_control_0/counter[1]:CLK
  To:                          clock_control_0/delay_counter[3]:E
  Delay (ns):                  9.067
  Slack (ns):                  9.687
  Arrival (ns):                10.230
  Required (ns):               19.917

Path 100
  From:                        downlink_clock_divider_0/divider_counter[2]:CLK
  To:                          downlink_clock_divider_0/divider_counter[6]:D
  Delay (ns):                  9.146
  Slack (ns):                  9.689
  Arrival (ns):                10.289
  Required (ns):               19.978

