/*
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sun Sep  4 06:39:48 2022
#  Design:            System_top
#  Command:           saveNetlist export/SYS_TOP_pg.v -includePowerGround
###############################################################
*/
module DLY4X1M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKINVX32M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKINVX40M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX32M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX6M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX4M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX20M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX40M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX24M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX32M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2X2M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2X8M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2X12M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AO2B2X2M (
	A0, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFRQX1M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module SDFFRQX2M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module NOR2X4M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2BB2X1M (
	A0N, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI211X2M (
	A0, 
	A1, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module INVX2M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI2BB1X2M (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2BX2M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND3BX2M (
	AN, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI31X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR4BX1M (
	AN, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4X2M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI21X2M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI22X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2BB1X2M (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI33X2M (
	A0, 
	A1, 
	A2, 
	B0, 
	B1, 
	B2, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   input B1;
   input B2;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX2M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3XLM (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI21X2M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI22X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2B1X2M (
	A0, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2BX2M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKXOR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MXI3X1M (
	S1, 
	S0, 
	C, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S1;
   input S0;
   input C;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI32X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX10M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SEDFFX1M (
	SI, 
	SE, 
	D, 
	CK, 
	E, 
	Q, 
	QN, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input E;
   output Q;
   output QN;
   inout VSS;
   inout VDD;
endmodule

module SDFFSX1M (
	SI, 
	SE, 
	D, 
	CK, 
	SN, 
	Q, 
	QN, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input SN;
   output Q;
   output QN;
   inout VSS;
   inout VDD;
endmodule

module SDFFRX1M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	QN, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   output QN;
   inout VSS;
   inout VDD;
endmodule

module OAI2BB2XLM (
	A0N, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2BX4M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI221XLM (
	A0, 
	A1, 
	B0, 
	B1, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI221X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module TIEHIM (
	Y, 
	VSS, 
	VDD);
   output Y;
   inout VSS;
   inout VDD;
endmodule

module TIELOM (
	Y, 
	VSS, 
	VDD);
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI32X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFQX1M (
	SI, 
	SE, 
	D, 
	CK, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module NOR3BX2M (
	AN, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AO21XLM (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3BX4M (
	AN, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI22XLM (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module ADDFX2M (
	A, 
	B, 
	CI, 
	S, 
	CO, 
	VSS, 
	VDD);
   input A;
   input B;
   input CI;
   output S;
   output CO;
   inout VSS;
   inout VDD;
endmodule

module AND3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2XLM (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND4X2M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OR2X1M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module XNOR2XLM (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND2X1M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module XNOR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKMX2X2M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKINVX2M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module INVXLM (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module XOR2XLM (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2X1M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module XNOR2X1M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2BX1M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2BB1X1M (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI21X1M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module XOR3XLM (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI21BX1M (
	A0, 
	A1, 
	B0N, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0N;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OA21X1M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI2BB1X1M (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKNAND2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI221XLM (
	A0, 
	A1, 
	B0, 
	B1, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI21XLM (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2BB1XLM (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI221X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2XLM (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2BXLM (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2BXLM (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2B2XLM (
	A0, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OR4X1M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4X1M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI211X1M (
	A0, 
	A1, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2B2X1M (
	A0, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFTRX1M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	QN, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   output QN;
   inout VSS;
   inout VDD;
endmodule

module AO22XLM (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX4X1M (
	S1, 
	S0, 
	D, 
	C, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S1;
   input S0;
   input D;
   input C;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI21BX2M (
	A0, 
	A1, 
	B0N, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0N;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKINVX12M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI2BB2XLM (
	A0N, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3X1M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4BBX1M (
	AN, 
	BN, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input BN;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4BX1M (
	AN, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI33X2M (
	A0, 
	A1, 
	A2, 
	B0, 
	B1, 
	B2, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   input B1;
   input B2;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OR3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR4X1M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2BX1M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4XLM (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module ADDHX1M (
	A, 
	B, 
	S, 
	CO, 
	VSS, 
	VDD);
   input A;
   input B;
   output S;
   output CO;
   inout VSS;
   inout VDD;
endmodule

module AO22X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFSQX1M (
	SI, 
	SE, 
	D, 
	CK, 
	SN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input SN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module MX2X3M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module TLATNCAX20M (
	E, 
	CK, 
	ECK, 
	VSS, 
	VDD);
   input E;
   input CK;
   output ECK;
   inout VSS;
   inout VDD;
endmodule

/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : K-2015.06
// Date      : Sun Sep  4 03:28:42 2022
/////////////////////////////////////////////////////////////
module MUX2_4 (
	IN0, 
	IN1, 
	SL, 
	MUX_out, 
	VDD, 
	VSS);
   input IN0;
   input IN1;
   input SL;
   output MUX_out;
   inout VDD;
   inout VSS;

   // Module instantiations
   MX2X2M U1 (
	.S0(SL),
	.B(IN1),
	.A(IN0),
	.Y(MUX_out), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module MUX2_3 (
	IN0, 
	IN1, 
	SL, 
	MUX_out, 
	VDD, 
	VSS);
   input IN0;
   input IN1;
   input SL;
   output MUX_out;
   inout VDD;
   inout VSS;

   // Module instantiations
   MX2X8M U1 (
	.S0(SL),
	.B(IN1),
	.A(IN0),
	.Y(MUX_out), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module MUX2_2 (
	IN0, 
	IN1, 
	SL, 
	MUX_out, 
	VDD, 
	VSS);
   input IN0;
   input IN1;
   input SL;
   output MUX_out;
   inout VDD;
   inout VSS;

   // Module instantiations
   MX2X12M U1 (
	.S0(SL),
	.B(IN1),
	.A(IN0),
	.Y(MUX_out), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module MUX2_1 (
	IN0, 
	IN1, 
	SL, 
	MUX_out, 
	VDD, 
	VSS);
   input IN0;
   input IN1;
   input SL;
   output MUX_out;
   inout VDD;
   inout VSS;

   // Module instantiations
   AO2B2X2M U1 (
	.A0(IN0),
	.A1N(SL),
	.B0(SL),
	.B1(IN1),
	.Y(MUX_out), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module MUX2_0 (
	IN0, 
	IN1, 
	SL, 
	MUX_out, 
	VDD, 
	VSS);
   input IN0;
   input IN1;
   input SL;
   output MUX_out;
   inout VDD;
   inout VSS;

   // Module instantiations
   AO2B2X2M U1 (
	.A0(IN0),
	.A1N(SL),
	.B0(SL),
	.B1(IN1),
	.Y(MUX_out), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module FSM_1_SYS_CTRL_test_1 (
	CLK, 
	RST, 
	Rx_valid, 
	RX_out, 
	RdEn, 
	Addr, 
	WrEn, 
	Gate_En, 
	Wr_D, 
	Func, 
	ALU_EN, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	p3, 
	REF_CLK_M__L4_N0, 
	p4, 
	p5, 
	p6, 
	VDD, 
	VSS);
   input CLK;
   input RST;
   input Rx_valid;
   input [7:0] RX_out;
   output RdEn;
   output [7:0] Addr;
   output WrEn;
   output Gate_En;
   output [7:0] Wr_D;
   output [7:0] Func;
   output ALU_EN;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   input p2;
   input p3;
   input REF_CLK_M__L4_N0;
   input p4;
   input p5;
   input p6;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire [7:0] Addr_reg;
   wire [2:0] current_state;
   wire [2:0] next_state;

   assign test_so = current_state[2] ;

   // Module instantiations
   SDFFRQX1M \current_state_reg[0]  (
	.SI(Addr_reg[7]),
	.SE(test_se),
	.D(next_state[0]),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(current_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[7]  (
	.SI(Addr_reg[6]),
	.SE(test_se),
	.D(Addr[7]),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(Addr_reg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[6]  (
	.SI(Addr_reg[5]),
	.SE(test_se),
	.D(Addr[6]),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(Addr_reg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[5]  (
	.SI(Addr_reg[4]),
	.SE(test_se),
	.D(Addr[5]),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(Addr_reg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[4]  (
	.SI(Addr_reg[3]),
	.SE(p1),
	.D(Addr[4]),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(Addr_reg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[3]  (
	.SI(Addr_reg[2]),
	.SE(p1),
	.D(Addr[3]),
	.CK(CLK),
	.RN(p2),
	.Q(Addr_reg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[2]  (
	.SI(Addr_reg[1]),
	.SE(p4),
	.D(Addr[2]),
	.CK(CLK),
	.RN(p2),
	.Q(Addr_reg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[1]  (
	.SI(Addr_reg[0]),
	.SE(p4),
	.D(Addr[1]),
	.CK(CLK),
	.RN(p5),
	.Q(Addr_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Addr_reg_reg[0]  (
	.SI(test_si),
	.SE(p4),
	.D(Addr[0]),
	.CK(REF_CLK_M__L4_N0),
	.RN(p6),
	.Q(Addr_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \current_state_reg[1]  (
	.SI(n65),
	.SE(p3),
	.D(next_state[1]),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(current_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \current_state_reg[2]  (
	.SI(n66),
	.SE(p3),
	.D(next_state[2]),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(current_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X4M U14 (
	.A(n42),
	.B(n49),
	.Y(Func[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U15 (
	.A0N(Addr_reg[2]),
	.A1N(n45),
	.B0(n64),
	.B1(n41),
	.Y(Addr[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U16 (
	.A0N(Addr_reg[3]),
	.A1N(n45),
	.B0(n64),
	.B1(n40),
	.Y(Addr[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U28 (
	.A(n49),
	.B(n60),
	.Y(ALU_EN), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U29 (
	.A0(n64),
	.A1(n43),
	.B0(n50),
	.C0(n47),
	.Y(Addr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U30 (
	.A0N(Addr_reg[1]),
	.A1N(n45),
	.B0(n64),
	.B1(n42),
	.Y(Addr[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U31 (
	.A(n63),
	.B(n60),
	.Y(WrEn), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U34 (
	.A(n41),
	.B(n49),
	.Y(Func[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U35 (
	.A(n40),
	.B(n49),
	.Y(Func[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U36 (
	.A(Rx_valid),
	.Y(n60), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U37 (
	.A(n43),
	.B(n49),
	.Y(Func[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2BB1X2M U38 (
	.A0N(n20),
	.A1N(n60),
	.B0(ALU_EN),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U39 (
	.A0(n60),
	.A1(n46),
	.B0(n29),
	.C0(n59),
	.Y(RdEn), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U40 (
	.A(ALU_EN),
	.Y(n59), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U41 (
	.AN(n33),
	.B(n24),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U42 (
	.A(n44),
	.Y(n63), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U43 (
	.AN(n45),
	.B(n20),
	.C(n21),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U44 (
	.A(n63),
	.B(n43),
	.Y(Wr_D[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U45 (
	.A(n63),
	.B(n42),
	.Y(Wr_D[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U46 (
	.A(n63),
	.B(n41),
	.Y(Wr_D[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U47 (
	.A(n63),
	.B(n40),
	.Y(Wr_D[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U48 (
	.A(n63),
	.B(n36),
	.Y(Wr_D[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U49 (
	.A(n63),
	.B(n39),
	.Y(Wr_D[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U50 (
	.A(n63),
	.B(n38),
	.Y(Wr_D[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U51 (
	.A(n63),
	.B(n37),
	.Y(Wr_D[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U52 (
	.A(current_state[2]),
	.B(current_state[0]),
	.C(current_state[1]),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U53 (
	.A(RX_out[2]),
	.B(Rx_valid),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U54 (
	.A(RX_out[3]),
	.B(Rx_valid),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U56 (
	.A(Addr_reg[0]),
	.B(n45),
	.Y(n50), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U57 (
	.A(n51),
	.Y(n64), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U58 (
	.A0(n66),
	.A1(current_state[2]),
	.A2(current_state[0]),
	.B0(n46),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U59 (
	.A(current_state[2]),
	.B(n65),
	.C(current_state[1]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U60 (
	.A(n65),
	.B(n66),
	.C(current_state[2]),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U61 (
	.A(current_state[0]),
	.Y(n65), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U62 (
	.A(current_state[1]),
	.Y(n66), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U64 (
	.A(n65),
	.B(current_state[2]),
	.C(n66),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4BX1M U65 (
	.AN(RX_out[3]),
	.B(n36),
	.C(n32),
	.D(current_state[0]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U66 (
	.A(current_state[0]),
	.B(n66),
	.C(current_state[2]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U67 (
	.A(RX_out[1]),
	.B(Rx_valid),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U68 (
	.A(RX_out[0]),
	.B(Rx_valid),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U69 (
	.A(Rx_valid),
	.B(RX_out[7]),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U70 (
	.A(RX_out[2]),
	.B(RX_out[4]),
	.C(RX_out[6]),
	.D(n48),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U71 (
	.A(n62),
	.B(RX_out[5]),
	.C(RX_out[1]),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U72 (
	.A(RX_out[0]),
	.Y(n62), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U73 (
	.A(current_state[2]),
	.B(current_state[1]),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U74 (
	.A(RX_out[5]),
	.B(RX_out[1]),
	.C(n30),
	.D(n24),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U75 (
	.A(RX_out[6]),
	.B(RX_out[2]),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U76 (
	.A0(n60),
	.A1(n21),
	.B0(n27),
	.C0(n61),
	.Y(next_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U77 (
	.A0(n65),
	.A1(n60),
	.B0(current_state[1]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U78 (
	.A(n28),
	.Y(n61), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U79 (
	.A0(RX_out[0]),
	.A1(RX_out[4]),
	.A2(n26),
	.B0(n29),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U80 (
	.A0N(Addr_reg[4]),
	.A1N(n45),
	.B0(n64),
	.B1(n39),
	.Y(Addr[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U81 (
	.A0N(Addr_reg[5]),
	.A1N(n45),
	.B0(n64),
	.B1(n38),
	.Y(Addr[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U82 (
	.A0N(Addr_reg[6]),
	.A1N(n45),
	.B0(n64),
	.B1(n37),
	.Y(Addr[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U83 (
	.A0N(Addr_reg[7]),
	.A1N(n45),
	.B0(n64),
	.B1(n36),
	.Y(Addr[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U84 (
	.A(n33),
	.B(n34),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U85 (
	.A(RX_out[2]),
	.B(n62),
	.C(RX_out[6]),
	.D(n35),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U86 (
	.A(RX_out[1]),
	.B(RX_out[5]),
	.C(RX_out[4]),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U87 (
	.A(n47),
	.B(n29),
	.Y(Gate_En), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U88 (
	.A(n20),
	.B(n21),
	.C(n22),
	.D(n23),
	.Y(next_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U89 (
	.A0(n24),
	.A1(n25),
	.B0(current_state[2]),
	.B1(n60),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U90 (
	.AN(n26),
	.B(RX_out[0]),
	.C(RX_out[4]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U91 (
	.A0N(n25),
	.A1N(n24),
	.B0(n31),
	.Y(next_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI33X2M U92 (
	.A0(n32),
	.A1(n60),
	.A2(current_state[0]),
	.B0(current_state[1]),
	.B1(n65),
	.B2(Rx_valid),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U93 (
	.A(RX_out[4]),
	.B(Rx_valid),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U94 (
	.A(RX_out[5]),
	.B(Rx_valid),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U95 (
	.A(RX_out[6]),
	.B(Rx_valid),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module FSM_2_SYS_CTRL_test_1 (
	CLK, 
	RST, 
	Rd_D, 
	Rd_D_VLD, 
	ALU_OUT, 
	ALU_VLD, 
	BUSY, 
	TX_VLD, 
	TX_IN, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	VDD, 
	VSS);
   input CLK;
   input RST;
   input [7:0] Rd_D;
   input Rd_D_VLD;
   input [15:0] ALU_OUT;
   input ALU_VLD;
   input BUSY;
   output TX_VLD;
   output [7:0] TX_IN;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_OFN49_current_state_0_;
   wire N75;
   wire N76;
   wire N77;
   wire N78;
   wire N79;
   wire N80;
   wire N81;
   wire N82;
   wire N88;
   wire N89;
   wire N90;
   wire N91;
   wire N92;
   wire N93;
   wire N94;
   wire N95;
   wire \finish[3] ;
   wire \finish[2] ;
   wire \finish[1] ;
   wire \finish[0] ;
   wire N86;
   wire N102;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire [2:0] current_state;
   wire [2:0] next_state;

   assign test_so = n55 ;

   // Module instantiations
   BUFX2M FE_OFC49_current_state_0_ (
	.A(current_state[0]),
	.Y(FE_OFN49_current_state_0_), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \current_state_reg[1]  (
	.SI(FE_OFN49_current_state_0_),
	.SE(test_se),
	.D(next_state[1]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \current_state_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(next_state[0]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \current_state_reg[2]  (
	.SI(current_state[1]),
	.SE(p1),
	.D(next_state[2]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3XLM U4 (
	.A(n70),
	.B(current_state[1]),
	.C(n22),
	.Y(next_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U10 (
	.A(BUSY),
	.Y(n70), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U11 (
	.A0(n70),
	.A1(n59),
	.B0(n17),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U12 (
	.A0N(n31),
	.A1N(n69),
	.B0(n20),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U13 (
	.AN(n17),
	.B(N102),
	.C(\finish[3] ),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U14 (
	.A(\finish[2] ),
	.B(n18),
	.Y(\finish[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U15 (
	.A(\finish[1] ),
	.B(n18),
	.Y(\finish[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U16 (
	.A(\finish[0] ),
	.B(n18),
	.Y(\finish[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U17 (
	.A(N102),
	.Y(n59), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U18 (
	.A(N86),
	.B(n17),
	.Y(\finish[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U19 (
	.A(ALU_OUT[7]),
	.Y(n67), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U20 (
	.A(ALU_OUT[1]),
	.Y(n61), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U21 (
	.A(ALU_OUT[2]),
	.Y(n62), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U22 (
	.A(ALU_OUT[3]),
	.Y(n63), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U23 (
	.A(ALU_OUT[4]),
	.Y(n64), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U24 (
	.A(ALU_OUT[5]),
	.Y(n65), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U25 (
	.A(ALU_OUT[6]),
	.Y(n66), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U26 (
	.A(ALU_OUT[0]),
	.Y(n60), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U27 (
	.S0(FE_OFN49_current_state_0_),
	.B(N88),
	.A(ALU_OUT[0]),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U28 (
	.A0(n59),
	.A1(n67),
	.B0(n70),
	.B1(n60),
	.Y(N88), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U29 (
	.A0(n69),
	.A1(current_state[2]),
	.A2(n23),
	.B0(n21),
	.Y(next_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U30 (
	.A(BUSY),
	.B(n24),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U31 (
	.AN(Rd_D_VLD),
	.B(ALU_VLD),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B1X2M U32 (
	.A0(Rd_D_VLD),
	.A1N(n20),
	.B0(n21),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U33 (
	.A(BUSY),
	.B(n19),
	.Y(N86), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U34 (
	.A0(n25),
	.A1(n26),
	.B0(current_state[2]),
	.Y(next_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U35 (
	.A(BUSY),
	.B(current_state[1]),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI33X2M U36 (
	.A0(n24),
	.A1(n70),
	.A2(FE_OFN49_current_state_0_),
	.B0(n68),
	.B1(n69),
	.B2(n27),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U38 (
	.AN(n19),
	.B(BUSY),
	.Y(N102), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U40 (
	.AN(Rd_D_VLD),
	.B(ALU_VLD),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U41 (
	.A(current_state[1]),
	.Y(n69), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U42 (
	.A(FE_OFN49_current_state_0_),
	.B(n55),
	.C(current_state[1]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U43 (
	.A(FE_OFN49_current_state_0_),
	.B(current_state[2]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U44 (
	.A(n68),
	.B(current_state[2]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U45 (
	.A(FE_OFN49_current_state_0_),
	.Y(n68), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U46 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n9),
	.B(n47),
	.A(n8),
	.Y(TX_IN[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U47 (
	.A(Rd_D[0]),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U48 (
	.A(n39),
	.B(n55),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U49 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n11),
	.B(n48),
	.A(n10),
	.Y(TX_IN[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U50 (
	.A(Rd_D[1]),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U51 (
	.A(n40),
	.B(n55),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U52 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n13),
	.B(n49),
	.A(n12),
	.Y(TX_IN[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U53 (
	.A(Rd_D[2]),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U54 (
	.A(n41),
	.B(n55),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U55 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n15),
	.B(n50),
	.A(n14),
	.Y(TX_IN[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U56 (
	.A(Rd_D[3]),
	.Y(n50), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U57 (
	.A(n42),
	.B(n55),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U58 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n32),
	.B(n51),
	.A(n16),
	.Y(TX_IN[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U59 (
	.A(Rd_D[4]),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U60 (
	.A(n43),
	.B(n55),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U61 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n34),
	.B(n52),
	.A(n33),
	.Y(TX_IN[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U62 (
	.A(Rd_D[5]),
	.Y(n52), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U63 (
	.A(n44),
	.B(n55),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U64 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n36),
	.B(n53),
	.A(n35),
	.Y(TX_IN[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U65 (
	.A(Rd_D[6]),
	.Y(n53), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U66 (
	.A(n45),
	.B(n55),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   MXI3X1M U67 (
	.S1(current_state[1]),
	.S0(n7),
	.C(n38),
	.B(n54),
	.A(n37),
	.Y(TX_IN[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U68 (
	.A(Rd_D[7]),
	.Y(n54), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U69 (
	.A(n46),
	.B(n55),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U70 (
	.A(FE_OFN49_current_state_0_),
	.B(current_state[2]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U71 (
	.A0(n28),
	.A1(n17),
	.B0(n21),
	.C0(n29),
	.Y(TX_VLD), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U72 (
	.A(N102),
	.B(N86),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U73 (
	.A0(n30),
	.A1(n69),
	.B0(n27),
	.B1(n20),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U74 (
	.A0(n55),
	.A1(FE_OFN49_current_state_0_),
	.A2(BUSY),
	.B0(current_state[2]),
	.B1(n68),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U75 (
	.A(current_state[2]),
	.Y(n55), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U77 (
	.A(N75),
	.B(n55),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U78 (
	.A0N(Rd_D[0]),
	.A1N(n27),
	.B0(n60),
	.B1(n31),
	.Y(N75), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U79 (
	.A(N76),
	.B(n55),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U80 (
	.A0N(Rd_D[1]),
	.A1N(n27),
	.B0(n61),
	.B1(n31),
	.Y(N76), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U81 (
	.A(N77),
	.B(n55),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U82 (
	.A0N(Rd_D[2]),
	.A1N(n27),
	.B0(n62),
	.B1(n31),
	.Y(N77), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U83 (
	.A(N78),
	.B(n55),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U84 (
	.A0N(Rd_D[3]),
	.A1N(n27),
	.B0(n63),
	.B1(n31),
	.Y(N78), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U85 (
	.A(N79),
	.B(n55),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U86 (
	.A0N(Rd_D[4]),
	.A1N(n27),
	.B0(n64),
	.B1(n31),
	.Y(N79), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U87 (
	.A(N80),
	.B(n55),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U88 (
	.A0N(Rd_D[5]),
	.A1N(n27),
	.B0(n65),
	.B1(n31),
	.Y(N80), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U89 (
	.A(N81),
	.B(n55),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U90 (
	.A0N(Rd_D[6]),
	.A1N(n27),
	.B0(n66),
	.B1(n31),
	.Y(N81), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U91 (
	.A(N82),
	.B(n55),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U92 (
	.A0N(Rd_D[7]),
	.A1N(n27),
	.B0(n67),
	.B1(n31),
	.Y(N82), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U93 (
	.S0(FE_OFN49_current_state_0_),
	.B(N89),
	.A(ALU_OUT[1]),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U94 (
	.A0N(ALU_OUT[8]),
	.A1N(N102),
	.B0(n70),
	.B1(n61),
	.Y(N89), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U95 (
	.S0(FE_OFN49_current_state_0_),
	.B(N90),
	.A(ALU_OUT[2]),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U96 (
	.A0N(ALU_OUT[9]),
	.A1N(N102),
	.B0(n70),
	.B1(n62),
	.Y(N90), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U97 (
	.S0(FE_OFN49_current_state_0_),
	.B(N91),
	.A(ALU_OUT[3]),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U98 (
	.A0N(ALU_OUT[10]),
	.A1N(N102),
	.B0(n70),
	.B1(n63),
	.Y(N91), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U99 (
	.S0(FE_OFN49_current_state_0_),
	.B(N92),
	.A(ALU_OUT[4]),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U100 (
	.A0N(ALU_OUT[11]),
	.A1N(N102),
	.B0(n70),
	.B1(n64),
	.Y(N92), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U101 (
	.S0(FE_OFN49_current_state_0_),
	.B(N93),
	.A(ALU_OUT[5]),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U102 (
	.A0N(ALU_OUT[12]),
	.A1N(N102),
	.B0(n70),
	.B1(n65),
	.Y(N93), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U103 (
	.S0(FE_OFN49_current_state_0_),
	.B(N94),
	.A(ALU_OUT[6]),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U104 (
	.A0N(ALU_OUT[13]),
	.A1N(N102),
	.B0(n70),
	.B1(n66),
	.Y(N94), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U105 (
	.S0(FE_OFN49_current_state_0_),
	.B(N95),
	.A(ALU_OUT[7]),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U106 (
	.A0N(ALU_OUT[14]),
	.A1N(N102),
	.B0(n70),
	.B1(n67),
	.Y(N95), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module SYS_CTRL_test_1 (
	CLK, 
	RST, 
	Rd_D, 
	Rd_D_VLD, 
	ALU_OUT, 
	ALU_VLD, 
	BUSY, 
	TX_VLD, 
	TX_IN, 
	Rx_valid, 
	RX_out, 
	RdEn, 
	Addr, 
	WrEn, 
	Gate_En, 
	Wr_D, 
	Func, 
	ALU_EN, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	p3, 
	p4, 
	REF_CLK_M__L4_N0, 
	p5, 
	p6, 
	p7, 
	VDD, 
	VSS);
   input CLK;
   input RST;
   input [7:0] Rd_D;
   input Rd_D_VLD;
   input [15:0] ALU_OUT;
   input ALU_VLD;
   input BUSY;
   output TX_VLD;
   output [7:0] TX_IN;
   input Rx_valid;
   input [7:0] RX_out;
   output RdEn;
   output [7:0] Addr;
   output WrEn;
   output Gate_En;
   output [7:0] Wr_D;
   output [7:0] Func;
   output ALU_EN;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   input p2;
   input p3;
   input p4;
   input REF_CLK_M__L4_N0;
   input p5;
   input p6;
   input p7;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n2;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;
   wire SYNOPSYS_UNCONNECTED__3;

   // Module instantiations
   FSM_1_SYS_CTRL_test_1 u_FSM_1_SYS_CTRL (
	.CLK(CLK),
	.RST(RST),
	.Rx_valid(Rx_valid),
	.RX_out(RX_out),
	.RdEn(RdEn),
	.Addr(Addr),
	.WrEn(WrEn),
	.Gate_En(Gate_En),
	.Wr_D(Wr_D),
	.Func({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		SYNOPSYS_UNCONNECTED__2,
		SYNOPSYS_UNCONNECTED__3,
		Func[3],
		Func[2],
		Func[1],
		Func[0] }),
	.ALU_EN(ALU_EN),
	.test_si(test_si),
	.test_so(n2),
	.test_se(test_se),
	.p1(p2),
	.p2(p3),
	.p3(p4),
	.REF_CLK_M__L4_N0(REF_CLK_M__L4_N0),
	.p4(p5),
	.p5(p6),
	.p6(p7), 
	.VDD(VDD), 
	.VSS(VSS));
   FSM_2_SYS_CTRL_test_1 u_FSM_2_SYS_CTRL (
	.CLK(REF_CLK_M__L4_N0),
	.RST(RST),
	.Rd_D(Rd_D),
	.Rd_D_VLD(Rd_D_VLD),
	.ALU_OUT(ALU_OUT),
	.ALU_VLD(ALU_VLD),
	.BUSY(BUSY),
	.TX_VLD(TX_VLD),
	.TX_IN(TX_IN),
	.test_si(n2),
	.test_so(test_so),
	.test_se(p4),
	.p1(p1), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module REG_FILE_00000008_00000010_test_1 (
	WrData, 
	Address, 
	WrEn, 
	RdEn, 
	CLK, 
	RST, 
	RdData, 
	Rd_VLD, 
	Reg_0, 
	Reg_1, 
	Reg_2, 
	Reg_3, 
	test_si3, 
	test_si2, 
	test_si1, 
	test_so3, 
	test_so2, 
	test_so1, 
	test_se, 
	p1, 
	p2, 
	p3, 
	p4, 
	p5, 
	p6, 
	p7, 
	p8, 
	p9, 
	p10, 
	p11, 
	p12, 
	p13, 
	p14, 
	p15, 
	REF_CLK_M__L4_N0, 
	p16, 
	p17, 
	p18, 
	p19, 
	p20, 
	p21, 
	p22, 
	p23, 
	p24, 
	p25, 
	p26, 
	p27, 
	p28, 
	p29, 
	p30, 
	VDD, 
	VSS);
   input [7:0] WrData;
   input [3:0] Address;
   input WrEn;
   input RdEn;
   input CLK;
   input RST;
   output [7:0] RdData;
   output Rd_VLD;
   output [7:0] Reg_0;
   output [7:0] Reg_1;
   output [7:0] Reg_2;
   output [7:0] Reg_3;
   input test_si3;
   input test_si2;
   input test_si1;
   output test_so3;
   output test_so2;
   output test_so1;
   input test_se;
   input p1;
   input p2;
   input p3;
   input p4;
   input p5;
   input p6;
   input p7;
   input p8;
   input p9;
   input p10;
   input p11;
   input p12;
   input p13;
   input p14;
   input p15;
   input REF_CLK_M__L4_N0;
   input p16;
   input p17;
   input p18;
   input p19;
   input p20;
   input p21;
   input p22;
   input p23;
   input p24;
   input p25;
   input p26;
   input p27;
   input p28;
   input p29;
   input p30;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_OFN39_SO_1_;
   wire FE_OFN37_SO_2_;
   wire \Reg_File[15][7] ;
   wire \Reg_File[15][6] ;
   wire \Reg_File[15][5] ;
   wire \Reg_File[15][4] ;
   wire \Reg_File[15][2] ;
   wire \Reg_File[15][1] ;
   wire \Reg_File[15][0] ;
   wire \Reg_File[14][7] ;
   wire \Reg_File[14][6] ;
   wire \Reg_File[14][5] ;
   wire \Reg_File[14][4] ;
   wire \Reg_File[14][3] ;
   wire \Reg_File[14][2] ;
   wire \Reg_File[14][1] ;
   wire \Reg_File[14][0] ;
   wire \Reg_File[11][7] ;
   wire \Reg_File[11][6] ;
   wire \Reg_File[11][5] ;
   wire \Reg_File[11][4] ;
   wire \Reg_File[11][3] ;
   wire \Reg_File[11][2] ;
   wire \Reg_File[11][1] ;
   wire \Reg_File[11][0] ;
   wire \Reg_File[10][7] ;
   wire \Reg_File[10][6] ;
   wire \Reg_File[10][5] ;
   wire \Reg_File[10][4] ;
   wire \Reg_File[10][3] ;
   wire \Reg_File[10][2] ;
   wire \Reg_File[10][1] ;
   wire \Reg_File[10][0] ;
   wire \Reg_File[5][7] ;
   wire \Reg_File[5][6] ;
   wire \Reg_File[5][5] ;
   wire \Reg_File[5][4] ;
   wire \Reg_File[5][3] ;
   wire \Reg_File[5][2] ;
   wire \Reg_File[5][1] ;
   wire \Reg_File[5][0] ;
   wire \Reg_File[4][7] ;
   wire \Reg_File[4][6] ;
   wire \Reg_File[4][5] ;
   wire \Reg_File[4][4] ;
   wire \Reg_File[4][3] ;
   wire \Reg_File[4][1] ;
   wire \Reg_File[4][0] ;
   wire N109;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n347;
   wire n348;
   wire n349;
   wire n350;
   wire n351;
   wire n352;
   wire n353;
   wire n354;
   wire n355;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire n373;
   wire n374;
   wire n375;
   wire n376;
   wire n377;
   wire n378;
   wire n379;
   wire n380;
   wire n381;
   wire n382;
   wire n383;
   wire n384;
   wire n385;
   wire n386;
   wire n387;
   wire n388;
   wire n389;
   wire n390;
   wire n391;
   wire n392;
   wire n393;
   wire n394;
   wire n395;
   wire n396;
   wire n397;
   wire n398;
   wire n399;
   wire n400;
   wire n401;
   wire n402;
   wire n403;
   wire n404;
   wire n405;
   wire n406;
   wire n407;
   wire n408;
   wire n409;
   wire n410;
   wire n411;
   wire n412;
   wire n413;
   wire n414;
   wire n415;
   wire n416;
   wire n417;
   wire n418;
   wire n419;
   wire n420;
   wire n421;
   wire n422;
   wire n423;
   wire n424;
   wire n425;
   wire n426;
   wire n427;
   wire n428;
   wire n429;
   wire n430;
   wire n431;
   wire n432;
   wire n433;
   wire n434;
   wire n435;
   wire n436;
   wire n437;
   wire n438;
   wire n439;
   wire n440;
   wire n441;
   wire n442;
   wire n443;
   wire n444;
   wire n445;
   wire n446;
   wire n447;
   wire n448;
   wire n449;
   wire n450;
   wire n451;
   wire n452;
   wire n453;
   wire n454;
   wire n455;
   wire n456;
   wire n457;
   wire n458;
   wire n459;
   wire n460;
   wire n461;
   wire n462;
   wire n463;
   wire n464;
   wire n465;
   wire n466;
   wire n467;
   wire n468;
   wire n469;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n603;
   wire n604;
   wire n605;
   wire n606;
   wire n607;
   wire n608;
   wire n609;
   wire n610;
   wire n611;
   wire n612;
   wire n613;
   wire n614;
   wire n615;
   wire n616;
   wire n617;
   wire n618;
   wire n619;
   wire n620;
   wire n621;
   wire n622;
   wire n623;
   wire n624;
   wire n625;
   wire n626;
   wire n627;
   wire n628;
   wire n629;
   wire n630;
   wire n631;
   wire n632;
   wire n633;
   wire n634;
   wire n635;
   wire n636;
   wire n637;
   wire n638;
   wire n639;
   wire n640;
   wire n641;
   wire n642;
   wire n643;
   wire n644;
   wire n645;
   wire n646;
   wire n647;
   wire n648;
   wire n649;
   wire n650;
   wire n651;
   wire n652;
   wire n653;
   wire n654;
   wire n655;
   wire n656;
   wire n657;
   wire n658;
   wire n659;
   wire n660;
   wire n661;
   wire n662;
   wire n663;
   wire n664;
   wire n665;
   wire n666;
   wire n667;
   wire n668;

   assign test_so3 = \Reg_File[15][7]  ;

   // Module instantiations
   BUFX10M FE_OFC40_SO_1_ (
	.A(FE_OFN39_SO_1_),
	.Y(test_so2), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX10M FE_OFC38_SO_2_ (
	.A(FE_OFN37_SO_2_),
	.Y(test_so1), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[6]  (
	.SI(RdData[5]),
	.SE(p25),
	.D(n202),
	.CK(CLK),
	.E(n210),
	.Q(RdData[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[5]  (
	.SI(RdData[4]),
	.SE(p25),
	.D(n209),
	.CK(CLK),
	.E(n210),
	.Q(RdData[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[4]  (
	.SI(RdData[3]),
	.SE(p25),
	.D(n208),
	.CK(CLK),
	.E(n210),
	.Q(RdData[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[3]  (
	.SI(RdData[2]),
	.SE(p25),
	.D(n207),
	.CK(CLK),
	.E(n210),
	.Q(RdData[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[2]  (
	.SI(RdData[1]),
	.SE(p25),
	.D(n206),
	.CK(CLK),
	.E(n210),
	.Q(RdData[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[1]  (
	.SI(RdData[0]),
	.SE(p25),
	.D(n205),
	.CK(CLK),
	.E(n210),
	.Q(RdData[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[0]  (
	.SI(test_si1),
	.SE(p25),
	.D(n204),
	.CK(CLK),
	.E(n210),
	.Q(RdData[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M \RdData_reg[7]  (
	.SI(RdData[6]),
	.SE(p25),
	.D(n203),
	.CK(CLK),
	.E(n210),
	.Q(RdData[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSX1M \Reg_File_reg[2][4]  (
	.SI(n198),
	.SE(p22),
	.D(n362),
	.CK(REF_CLK_M__L4_N0),
	.SN(p13),
	.Q(Reg_2[4]),
	.QN(n197), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSX1M \Reg_File_reg[2][3]  (
	.SI(n199),
	.SE(p22),
	.D(n361),
	.CK(REF_CLK_M__L4_N0),
	.SN(p13),
	.Q(Reg_2[3]),
	.QN(n198), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSX1M \Reg_File_reg[2][2]  (
	.SI(Reg_2[1]),
	.SE(p1),
	.D(n360),
	.CK(REF_CLK_M__L4_N0),
	.SN(p13),
	.Q(Reg_2[2]),
	.QN(n199), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSX1M \Reg_File_reg[2][0]  (
	.SI(Reg_1[7]),
	.SE(p3),
	.D(n358),
	.CK(REF_CLK_M__L4_N0),
	.SN(p13),
	.Q(Reg_2[0]),
	.QN(n201), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSX1M \Reg_File_reg[3][3]  (
	.SI(n191),
	.SE(p22),
	.D(n369),
	.CK(REF_CLK_M__L4_N0),
	.SN(p13),
	.Q(Reg_3[3]),
	.QN(n190), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][7]  (
	.SI(n646),
	.SE(p8),
	.D(n413),
	.CK(CLK),
	.RN(p5),
	.Q(n645),
	.QN(n162), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][6]  (
	.SI(n647),
	.SE(p8),
	.D(n412),
	.CK(CLK),
	.RN(p5),
	.Q(n646),
	.QN(n163), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][5]  (
	.SI(n648),
	.SE(p8),
	.D(n411),
	.CK(CLK),
	.RN(p5),
	.Q(n647),
	.QN(n164), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][4]  (
	.SI(n649),
	.SE(p8),
	.D(n410),
	.CK(CLK),
	.RN(p29),
	.Q(n648),
	.QN(n165), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][3]  (
	.SI(n650),
	.SE(p8),
	.D(n409),
	.CK(CLK),
	.RN(p29),
	.Q(n649),
	.QN(n166), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][2]  (
	.SI(n651),
	.SE(p8),
	.D(n408),
	.CK(CLK),
	.RN(p29),
	.Q(n650),
	.QN(n167), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][1]  (
	.SI(n652),
	.SE(p8),
	.D(n407),
	.CK(CLK),
	.RN(p29),
	.Q(n651),
	.QN(n168), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[8][0]  (
	.SI(n653),
	.SE(p7),
	.D(n406),
	.CK(CLK),
	.RN(p29),
	.Q(n652),
	.QN(n169), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][7]  (
	.SI(n630),
	.SE(p6),
	.D(n445),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n629),
	.QN(n146), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][6]  (
	.SI(n631),
	.SE(p7),
	.D(n444),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n630),
	.QN(n147), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][5]  (
	.SI(n632),
	.SE(p6),
	.D(n443),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n631),
	.QN(n148), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][4]  (
	.SI(n633),
	.SE(p6),
	.D(n442),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n632),
	.QN(n149), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][3]  (
	.SI(n634),
	.SE(p6),
	.D(n441),
	.CK(REF_CLK_M__L4_N0),
	.RN(p12),
	.Q(n633),
	.QN(n150), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][2]  (
	.SI(n635),
	.SE(p6),
	.D(n440),
	.CK(REF_CLK_M__L4_N0),
	.RN(p12),
	.Q(n634),
	.QN(n151), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][1]  (
	.SI(n636),
	.SE(test_se),
	.D(n439),
	.CK(CLK),
	.RN(p5),
	.Q(n635),
	.QN(n152), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[12][0]  (
	.SI(\Reg_File[11][7] ),
	.SE(p6),
	.D(n438),
	.CK(CLK),
	.RN(p5),
	.Q(n636),
	.QN(n153), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][7]  (
	.SI(n662),
	.SE(p2),
	.D(n397),
	.CK(CLK),
	.RN(p30),
	.Q(n661),
	.QN(n178), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][6]  (
	.SI(n663),
	.SE(p2),
	.D(n396),
	.CK(CLK),
	.RN(p28),
	.Q(n662),
	.QN(n179), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][5]  (
	.SI(n664),
	.SE(p2),
	.D(n395),
	.CK(CLK),
	.RN(p28),
	.Q(n663),
	.QN(n180), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][4]  (
	.SI(n665),
	.SE(p2),
	.D(n394),
	.CK(CLK),
	.RN(p28),
	.Q(n664),
	.QN(n181), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][3]  (
	.SI(n666),
	.SE(p2),
	.D(n393),
	.CK(CLK),
	.RN(p28),
	.Q(n665),
	.QN(n182), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][2]  (
	.SI(n667),
	.SE(p18),
	.D(n392),
	.CK(CLK),
	.RN(p28),
	.Q(n666),
	.QN(n183), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][1]  (
	.SI(n668),
	.SE(p16),
	.D(n391),
	.CK(CLK),
	.RN(p30),
	.Q(n667),
	.QN(n184), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[6][0]  (
	.SI(\Reg_File[5][7] ),
	.SE(p18),
	.D(n390),
	.CK(CLK),
	.RN(p30),
	.Q(n668),
	.QN(n185), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][7]  (
	.SI(n638),
	.SE(p10),
	.D(n421),
	.CK(CLK),
	.RN(p5),
	.Q(n637),
	.QN(n154), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][6]  (
	.SI(n639),
	.SE(p9),
	.D(n420),
	.CK(CLK),
	.RN(p5),
	.Q(n638),
	.QN(n155), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][5]  (
	.SI(n640),
	.SE(p8),
	.D(n419),
	.CK(CLK),
	.RN(p5),
	.Q(n639),
	.QN(n156), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][4]  (
	.SI(n641),
	.SE(p9),
	.D(n418),
	.CK(CLK),
	.RN(p5),
	.Q(n640),
	.QN(n157), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][3]  (
	.SI(n642),
	.SE(p8),
	.D(n417),
	.CK(CLK),
	.RN(p5),
	.Q(n641),
	.QN(n158), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][2]  (
	.SI(n643),
	.SE(p8),
	.D(n416),
	.CK(CLK),
	.RN(p5),
	.Q(n642),
	.QN(n159), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][1]  (
	.SI(n644),
	.SE(p8),
	.D(n415),
	.CK(CLK),
	.RN(p5),
	.Q(n643),
	.QN(n160), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[9][0]  (
	.SI(n645),
	.SE(p8),
	.D(n414),
	.CK(CLK),
	.RN(p5),
	.Q(n644),
	.QN(n161), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][7]  (
	.SI(n622),
	.SE(test_se),
	.D(n453),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n621),
	.QN(n138), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][6]  (
	.SI(n623),
	.SE(test_se),
	.D(n452),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n622),
	.QN(n139), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][5]  (
	.SI(n624),
	.SE(p6),
	.D(n451),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n623),
	.QN(n140), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][4]  (
	.SI(n625),
	.SE(test_se),
	.D(n450),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n624),
	.QN(n141), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][3]  (
	.SI(n626),
	.SE(test_se),
	.D(n449),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n625),
	.QN(n142), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][2]  (
	.SI(n627),
	.SE(p6),
	.D(n448),
	.CK(REF_CLK_M__L4_N0),
	.RN(p4),
	.Q(n626),
	.QN(n143), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][1]  (
	.SI(n628),
	.SE(test_se),
	.D(n447),
	.CK(CLK),
	.RN(p4),
	.Q(n627),
	.QN(n144), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[13][0]  (
	.SI(n629),
	.SE(test_se),
	.D(n446),
	.CK(CLK),
	.RN(p4),
	.Q(n628),
	.QN(n145), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][7]  (
	.SI(n654),
	.SE(p20),
	.D(n405),
	.CK(CLK),
	.RN(p29),
	.Q(n653),
	.QN(n170), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][6]  (
	.SI(n655),
	.SE(p18),
	.D(n404),
	.CK(CLK),
	.RN(p29),
	.Q(n654),
	.QN(n171), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][5]  (
	.SI(n656),
	.SE(p2),
	.D(n403),
	.CK(CLK),
	.RN(p30),
	.Q(n655),
	.QN(n172), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][4]  (
	.SI(n657),
	.SE(p2),
	.D(n402),
	.CK(CLK),
	.RN(p28),
	.Q(n656),
	.QN(n173), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][3]  (
	.SI(n658),
	.SE(p2),
	.D(n401),
	.CK(CLK),
	.RN(p28),
	.Q(n657),
	.QN(n174), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][2]  (
	.SI(n659),
	.SE(p7),
	.D(n400),
	.CK(CLK),
	.RN(p30),
	.Q(n658),
	.QN(n175), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][1]  (
	.SI(n660),
	.SE(p7),
	.D(n399),
	.CK(CLK),
	.RN(p29),
	.Q(n659),
	.QN(n176), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[7][0]  (
	.SI(n661),
	.SE(p8),
	.D(n398),
	.CK(CLK),
	.RN(p29),
	.Q(n660),
	.QN(n177), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[2][7]  (
	.SI(n195),
	.SE(p22),
	.D(n365),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(Reg_2[7]),
	.QN(n194), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[2][6]  (
	.SI(n196),
	.SE(p22),
	.D(n364),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(Reg_2[6]),
	.QN(n195), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[2][5]  (
	.SI(n197),
	.SE(p22),
	.D(n363),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(Reg_2[5]),
	.QN(n196), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[2][1]  (
	.SI(n201),
	.SE(p22),
	.D(n359),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(Reg_2[1]),
	.QN(n200), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[3][7]  (
	.SI(Reg_3[6]),
	.SE(p22),
	.D(n373),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_3[7]),
	.QN(n186), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[3][6]  (
	.SI(Reg_3[5]),
	.SE(p22),
	.D(n372),
	.CK(CLK),
	.RN(p15),
	.Q(Reg_3[6]),
	.QN(n187), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[3][5]  (
	.SI(Reg_3[4]),
	.SE(p22),
	.D(n371),
	.CK(CLK),
	.RN(p15),
	.Q(Reg_3[5]),
	.QN(n188), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[3][4]  (
	.SI(n190),
	.SE(p22),
	.D(n370),
	.CK(REF_CLK_M__L4_N0),
	.RN(p27),
	.Q(Reg_3[4]),
	.QN(n189), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[3][2]  (
	.SI(n192),
	.SE(p22),
	.D(n368),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(Reg_3[2]),
	.QN(n191), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[3][1]  (
	.SI(n193),
	.SE(p24),
	.D(n367),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(Reg_3[1]),
	.QN(n192), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Reg_File_reg[3][0]  (
	.SI(Reg_2[7]),
	.SE(p24),
	.D(n366),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(Reg_3[0]),
	.QN(n193), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][7]  (
	.SI(Reg_0[6]),
	.SE(p25),
	.D(n349),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_0[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][7]  (
	.SI(Reg_1[6]),
	.SE(p23),
	.D(n357),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_1[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][5]  (
	.SI(Reg_1[4]),
	.SE(p25),
	.D(n355),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_1[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][2]  (
	.SI(Reg_1[1]),
	.SE(p25),
	.D(n352),
	.CK(CLK),
	.RN(p29),
	.Q(Reg_1[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][1]  (
	.SI(Reg_1[0]),
	.SE(p25),
	.D(n351),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_1[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][0]  (
	.SI(Reg_0[7]),
	.SE(p25),
	.D(n350),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M Rd_VLD_reg (
	.SI(RdData[7]),
	.SE(p25),
	.D(N109),
	.CK(REF_CLK_M__L4_N0),
	.RN(p15),
	.Q(Rd_VLD), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][7]  (
	.SI(\Reg_File[4][6] ),
	.SE(p18),
	.D(n381),
	.CK(CLK),
	.RN(p30),
	.Q(\Reg_File[4][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][6]  (
	.SI(\Reg_File[4][5] ),
	.SE(p18),
	.D(n380),
	.CK(CLK),
	.RN(p30),
	.Q(\Reg_File[4][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][5]  (
	.SI(\Reg_File[4][4] ),
	.SE(p18),
	.D(n379),
	.CK(CLK),
	.RN(p28),
	.Q(\Reg_File[4][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][4]  (
	.SI(\Reg_File[4][3] ),
	.SE(p21),
	.D(n378),
	.CK(CLK),
	.RN(p28),
	.Q(\Reg_File[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][3]  (
	.SI(test_si2),
	.SE(p18),
	.D(n377),
	.CK(CLK),
	.RN(p28),
	.Q(\Reg_File[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][2]  (
	.SI(\Reg_File[4][1] ),
	.SE(p16),
	.D(n376),
	.CK(CLK),
	.RN(p29),
	.Q(FE_OFN37_SO_2_), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][1]  (
	.SI(\Reg_File[4][0] ),
	.SE(p16),
	.D(n375),
	.CK(CLK),
	.RN(p30),
	.Q(\Reg_File[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[4][0]  (
	.SI(Reg_3[7]),
	.SE(p22),
	.D(n374),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][7]  (
	.SI(\Reg_File[14][6] ),
	.SE(p22),
	.D(n461),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(\Reg_File[14][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][6]  (
	.SI(\Reg_File[14][5] ),
	.SE(p22),
	.D(n460),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(\Reg_File[14][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][5]  (
	.SI(\Reg_File[14][4] ),
	.SE(p22),
	.D(n459),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(\Reg_File[14][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][4]  (
	.SI(\Reg_File[14][3] ),
	.SE(p22),
	.D(n458),
	.CK(REF_CLK_M__L4_N0),
	.RN(p14),
	.Q(\Reg_File[14][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][3]  (
	.SI(\Reg_File[14][2] ),
	.SE(p22),
	.D(n457),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(\Reg_File[14][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][2]  (
	.SI(\Reg_File[14][1] ),
	.SE(p6),
	.D(n456),
	.CK(CLK),
	.RN(p13),
	.Q(\Reg_File[14][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][1]  (
	.SI(\Reg_File[14][0] ),
	.SE(p6),
	.D(n455),
	.CK(CLK),
	.RN(p5),
	.Q(\Reg_File[14][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[14][0]  (
	.SI(n621),
	.SE(p6),
	.D(n454),
	.CK(REF_CLK_M__L4_N0),
	.RN(RST),
	.Q(\Reg_File[14][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][7]  (
	.SI(\Reg_File[10][6] ),
	.SE(p16),
	.D(n429),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][6]  (
	.SI(\Reg_File[10][5] ),
	.SE(p17),
	.D(n428),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][5]  (
	.SI(\Reg_File[10][4] ),
	.SE(p11),
	.D(n427),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][4]  (
	.SI(\Reg_File[10][3] ),
	.SE(p10),
	.D(n426),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][3]  (
	.SI(\Reg_File[10][2] ),
	.SE(p11),
	.D(n425),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][2]  (
	.SI(\Reg_File[10][1] ),
	.SE(p10),
	.D(n424),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][1]  (
	.SI(\Reg_File[10][0] ),
	.SE(p10),
	.D(n423),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[10][0]  (
	.SI(n637),
	.SE(p11),
	.D(n422),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[10][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][7]  (
	.SI(\Reg_File[15][6] ),
	.SE(p6),
	.D(n469),
	.CK(REF_CLK_M__L4_N0),
	.RN(p14),
	.Q(\Reg_File[15][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][6]  (
	.SI(\Reg_File[15][5] ),
	.SE(p6),
	.D(n468),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(\Reg_File[15][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][5]  (
	.SI(\Reg_File[15][4] ),
	.SE(p6),
	.D(n467),
	.CK(REF_CLK_M__L4_N0),
	.RN(p14),
	.Q(\Reg_File[15][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][4]  (
	.SI(test_si3),
	.SE(p6),
	.D(n466),
	.CK(REF_CLK_M__L4_N0),
	.RN(p14),
	.Q(\Reg_File[15][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][3]  (
	.SI(\Reg_File[15][2] ),
	.SE(p22),
	.D(n465),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(FE_OFN39_SO_1_), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][2]  (
	.SI(\Reg_File[15][1] ),
	.SE(p22),
	.D(n464),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(\Reg_File[15][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][1]  (
	.SI(\Reg_File[15][0] ),
	.SE(p22),
	.D(n463),
	.CK(CLK),
	.RN(p13),
	.Q(\Reg_File[15][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[15][0]  (
	.SI(\Reg_File[14][7] ),
	.SE(p22),
	.D(n462),
	.CK(REF_CLK_M__L4_N0),
	.RN(p13),
	.Q(\Reg_File[15][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][7]  (
	.SI(\Reg_File[11][6] ),
	.SE(p7),
	.D(n437),
	.CK(CLK),
	.RN(p5),
	.Q(\Reg_File[11][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][6]  (
	.SI(\Reg_File[11][5] ),
	.SE(p16),
	.D(n436),
	.CK(CLK),
	.RN(p5),
	.Q(\Reg_File[11][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][5]  (
	.SI(\Reg_File[11][4] ),
	.SE(p16),
	.D(n435),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[11][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][4]  (
	.SI(\Reg_File[11][3] ),
	.SE(p17),
	.D(n434),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[11][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][3]  (
	.SI(\Reg_File[11][2] ),
	.SE(p10),
	.D(n433),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[11][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][2]  (
	.SI(\Reg_File[11][1] ),
	.SE(p10),
	.D(n432),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[11][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][1]  (
	.SI(\Reg_File[11][0] ),
	.SE(p7),
	.D(n431),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[11][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[11][0]  (
	.SI(\Reg_File[10][7] ),
	.SE(p7),
	.D(n430),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[11][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][7]  (
	.SI(\Reg_File[5][6] ),
	.SE(p18),
	.D(n389),
	.CK(CLK),
	.RN(p30),
	.Q(\Reg_File[5][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][6]  (
	.SI(\Reg_File[5][5] ),
	.SE(p18),
	.D(n388),
	.CK(CLK),
	.RN(p28),
	.Q(\Reg_File[5][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][5]  (
	.SI(\Reg_File[5][4] ),
	.SE(p18),
	.D(n387),
	.CK(CLK),
	.RN(p28),
	.Q(\Reg_File[5][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][4]  (
	.SI(\Reg_File[5][3] ),
	.SE(p18),
	.D(n386),
	.CK(CLK),
	.RN(p28),
	.Q(\Reg_File[5][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][3]  (
	.SI(\Reg_File[5][2] ),
	.SE(p18),
	.D(n385),
	.CK(CLK),
	.RN(p30),
	.Q(\Reg_File[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][2]  (
	.SI(\Reg_File[5][1] ),
	.SE(p18),
	.D(n384),
	.CK(CLK),
	.RN(p30),
	.Q(\Reg_File[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][1]  (
	.SI(\Reg_File[5][0] ),
	.SE(p16),
	.D(n383),
	.CK(CLK),
	.RN(p30),
	.Q(\Reg_File[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \Reg_File_reg[5][0]  (
	.SI(\Reg_File[4][7] ),
	.SE(p18),
	.D(n382),
	.CK(CLK),
	.RN(p29),
	.Q(\Reg_File[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][1]  (
	.SI(Reg_0[0]),
	.SE(p25),
	.D(n343),
	.CK(CLK),
	.RN(p29),
	.Q(Reg_0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][4]  (
	.SI(Reg_0[3]),
	.SE(p26),
	.D(n346),
	.CK(CLK),
	.RN(p29),
	.Q(Reg_0[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][6]  (
	.SI(Reg_0[5]),
	.SE(p25),
	.D(n348),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_0[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][2]  (
	.SI(Reg_0[1]),
	.SE(p19),
	.D(n344),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_0[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][5]  (
	.SI(Reg_0[4]),
	.SE(p26),
	.D(n347),
	.CK(CLK),
	.RN(p29),
	.Q(Reg_0[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][3]  (
	.SI(Reg_0[2]),
	.SE(p26),
	.D(n345),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_0[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[0][0]  (
	.SI(Rd_VLD),
	.SE(p25),
	.D(n342),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][6]  (
	.SI(Reg_1[5]),
	.SE(p25),
	.D(n356),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_1[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][3]  (
	.SI(Reg_1[2]),
	.SE(p25),
	.D(n353),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_1[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Reg_File_reg[1][4]  (
	.SI(Reg_1[3]),
	.SE(p25),
	.D(n354),
	.CK(CLK),
	.RN(p27),
	.Q(Reg_1[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U140 (
	.A0N(n313),
	.A1N(Reg_1[5]),
	.B0(n618),
	.B1(n313),
	.Y(n355), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U141 (
	.A(n247),
	.B(n248),
	.C(n249),
	.D(n250),
	.Y(n202), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U142 (
	.A(n222),
	.B(n223),
	.C(n224),
	.D(n225),
	.Y(n203), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U143 (
	.A(n301),
	.B(n302),
	.C(n303),
	.D(n304),
	.Y(n204), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U144 (
	.A(n292),
	.B(n293),
	.C(n294),
	.D(n295),
	.Y(n205), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U145 (
	.A(n283),
	.B(n284),
	.C(n285),
	.D(n286),
	.Y(n206), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U146 (
	.A(n274),
	.B(n275),
	.C(n276),
	.D(n277),
	.Y(n207), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U147 (
	.A(n265),
	.B(n266),
	.C(n267),
	.D(n268),
	.Y(n208), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U148 (
	.A(n256),
	.B(n257),
	.C(n258),
	.D(n259),
	.Y(n209), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U149 (
	.A(N109),
	.B(p15),
	.Y(n210), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U288 (
	.AN(Address[3]),
	.B(n611),
	.Y(n327), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U289 (
	.A(n611),
	.B(Address[3]),
	.Y(n314), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U290 (
	.AN(Address[2]),
	.B(Address[1]),
	.Y(n319), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U291 (
	.AN(Address[3]),
	.B(Address[0]),
	.Y(n325), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U292 (
	.AN(Address[2]),
	.B(n613),
	.Y(n322), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U293 (
	.A(Address[2]),
	.B(Address[1]),
	.Y(n312), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U294 (
	.A(Address[3]),
	.B(Address[0]),
	.Y(n311), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U295 (
	.A(n613),
	.B(Address[2]),
	.Y(n316), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U296 (
	.A0N(n313),
	.A1N(Reg_1[0]),
	.B0(n612),
	.B1(n313),
	.Y(n350), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U297 (
	.A0N(n313),
	.A1N(Reg_1[1]),
	.B0(n614),
	.B1(n313),
	.Y(n351), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U298 (
	.A0N(n313),
	.A1N(Reg_1[2]),
	.B0(n615),
	.B1(n313),
	.Y(n352), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U299 (
	.A0N(n313),
	.A1N(Reg_1[3]),
	.B0(n616),
	.B1(n313),
	.Y(n353), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U300 (
	.A0N(n313),
	.A1N(Reg_1[4]),
	.B0(n617),
	.B1(n313),
	.Y(n354), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U301 (
	.A0N(n309),
	.A1N(Reg_0[6]),
	.B0(n309),
	.B1(n619),
	.Y(n348), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2XLM U302 (
	.A0N(Reg_0[7]),
	.A1N(n309),
	.B0(n309),
	.B1(n620),
	.Y(n349), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U303 (
	.A(n315),
	.Y(n610), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U304 (
	.A(n317),
	.Y(n609), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U305 (
	.A(n321),
	.Y(n608), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U306 (
	.A(n323),
	.Y(n607), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U307 (
	.A(n324),
	.Y(n606), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U308 (
	.A(n326),
	.Y(n605), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U309 (
	.A(n330),
	.Y(n604), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U310 (
	.A(n331),
	.Y(n603), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U312 (
	.A(n310),
	.B(n232),
	.Y(n328), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U314 (
	.A(n310),
	.B(n227),
	.Y(n332), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U316 (
	.AN(n244),
	.B(n310),
	.Y(n315), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U317 (
	.AN(n245),
	.B(n310),
	.Y(n317), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U318 (
	.AN(n239),
	.B(n310),
	.Y(n321), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U319 (
	.AN(n240),
	.B(n310),
	.Y(n323), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U320 (
	.AN(n234),
	.B(n310),
	.Y(n324), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U321 (
	.AN(n235),
	.B(n310),
	.Y(n326), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U322 (
	.AN(n229),
	.B(n310),
	.Y(n330), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U323 (
	.AN(n230),
	.B(n310),
	.Y(n331), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U325 (
	.A(n310),
	.B(n241),
	.Y(n313), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U327 (
	.A(n310),
	.B(n236),
	.Y(n320), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U329 (
	.A(n310),
	.B(n231),
	.Y(n329), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U331 (
	.A(n310),
	.B(n226),
	.Y(n333), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U333 (
	.A(n310),
	.B(n237),
	.Y(n318), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U335 (
	.A(n310),
	.B(n242),
	.Y(n309), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U344 (
	.A(n311),
	.B(n316),
	.Y(n244), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U345 (
	.A(n312),
	.B(n325),
	.Y(n234), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U346 (
	.A(n319),
	.B(n325),
	.Y(n229), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U347 (
	.A(n314),
	.B(n316),
	.Y(n245), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U348 (
	.A(n311),
	.B(n322),
	.Y(n239), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U349 (
	.A(n312),
	.B(n327),
	.Y(n235), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U350 (
	.A(n314),
	.B(n322),
	.Y(n240), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U351 (
	.A(n319),
	.B(n327),
	.Y(n230), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX4M U352 (
	.AN(WrEn),
	.B(RdEn),
	.Y(n310), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U353 (
	.A(n311),
	.B(n312),
	.Y(n242), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U354 (
	.A(n316),
	.B(n325),
	.Y(n232), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U355 (
	.A(n311),
	.B(n319),
	.Y(n237), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U356 (
	.A(n314),
	.B(n312),
	.Y(n241), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U357 (
	.A(n325),
	.B(n322),
	.Y(n227), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U358 (
	.A(n314),
	.B(n319),
	.Y(n236), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U359 (
	.A(n322),
	.B(n327),
	.Y(n226), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U360 (
	.A(n316),
	.B(n327),
	.Y(n231), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U361 (
	.AN(RdEn),
	.B(WrEn),
	.Y(N109), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U365 (
	.A(Address[0]),
	.Y(n611), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U366 (
	.A(Address[1]),
	.Y(n613), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U367 (
	.A(WrData[0]),
	.Y(n612), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U368 (
	.A(WrData[1]),
	.Y(n614), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U369 (
	.A(WrData[2]),
	.Y(n615), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U370 (
	.A(WrData[3]),
	.Y(n616), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U371 (
	.A(WrData[7]),
	.Y(n620), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U372 (
	.A(WrData[4]),
	.Y(n617), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U373 (
	.A(WrData[5]),
	.Y(n618), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U374 (
	.A(WrData[6]),
	.Y(n619), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U376 (
	.A0(Reg_1[0]),
	.A1(n241),
	.B0(Reg_0[0]),
	.B1(n242),
	.C0(n308),
	.Y(n301), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U377 (
	.A0(n244),
	.A1(n201),
	.B0(n245),
	.B1(n193),
	.Y(n308), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U378 (
	.A0(Reg_1[1]),
	.A1(n241),
	.B0(Reg_0[1]),
	.B1(n242),
	.C0(n299),
	.Y(n292), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U379 (
	.A0(n244),
	.A1(n200),
	.B0(n245),
	.B1(n192),
	.Y(n299), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U380 (
	.A0(Reg_1[2]),
	.A1(n241),
	.B0(Reg_0[2]),
	.B1(n242),
	.C0(n290),
	.Y(n283), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U381 (
	.A0(n244),
	.A1(n199),
	.B0(n245),
	.B1(n191),
	.Y(n290), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U382 (
	.A0(Reg_1[3]),
	.A1(n241),
	.B0(Reg_0[3]),
	.B1(n242),
	.C0(n281),
	.Y(n274), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U383 (
	.A0(n244),
	.A1(n198),
	.B0(n245),
	.B1(n190),
	.Y(n281), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U384 (
	.A0(Reg_1[4]),
	.A1(n241),
	.B0(Reg_0[4]),
	.B1(n242),
	.C0(n272),
	.Y(n265), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U385 (
	.A0(n244),
	.A1(n197),
	.B0(n245),
	.B1(n189),
	.Y(n272), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U386 (
	.A0(Reg_1[5]),
	.A1(n241),
	.B0(Reg_0[5]),
	.B1(n242),
	.C0(n263),
	.Y(n256), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U387 (
	.A0(n244),
	.A1(n196),
	.B0(n245),
	.B1(n188),
	.Y(n263), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U388 (
	.A0(Reg_1[6]),
	.A1(n241),
	.B0(Reg_0[6]),
	.B1(n242),
	.C0(n254),
	.Y(n247), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U389 (
	.A0(n244),
	.A1(n195),
	.B0(n245),
	.B1(n187),
	.Y(n254), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U390 (
	.A0(Reg_1[7]),
	.A1(n241),
	.B0(Reg_0[7]),
	.B1(n242),
	.C0(n243),
	.Y(n222), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U391 (
	.A0(n244),
	.A1(n194),
	.B0(n245),
	.B1(n186),
	.Y(n243), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U392 (
	.A0(\Reg_File[15][0] ),
	.A1(n226),
	.B0(\Reg_File[14][0] ),
	.B1(n227),
	.C0(n305),
	.Y(n304), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U393 (
	.A0(n229),
	.A1(n153),
	.B0(n230),
	.B1(n145),
	.Y(n305), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U394 (
	.A0(\Reg_File[15][1] ),
	.A1(n226),
	.B0(\Reg_File[14][1] ),
	.B1(n227),
	.C0(n296),
	.Y(n295), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U395 (
	.A0(n229),
	.A1(n152),
	.B0(n230),
	.B1(n144),
	.Y(n296), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U396 (
	.A0(\Reg_File[15][2] ),
	.A1(n226),
	.B0(\Reg_File[14][2] ),
	.B1(n227),
	.C0(n287),
	.Y(n286), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U397 (
	.A0(n229),
	.A1(n151),
	.B0(n230),
	.B1(n143),
	.Y(n287), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U398 (
	.A0(test_so2),
	.A1(n226),
	.B0(\Reg_File[14][3] ),
	.B1(n227),
	.C0(n278),
	.Y(n277), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U399 (
	.A0(n229),
	.A1(n150),
	.B0(n230),
	.B1(n142),
	.Y(n278), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U400 (
	.A0(\Reg_File[15][4] ),
	.A1(n226),
	.B0(\Reg_File[14][4] ),
	.B1(n227),
	.C0(n269),
	.Y(n268), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U401 (
	.A0(n229),
	.A1(n149),
	.B0(n230),
	.B1(n141),
	.Y(n269), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U402 (
	.A0(\Reg_File[15][5] ),
	.A1(n226),
	.B0(\Reg_File[14][5] ),
	.B1(n227),
	.C0(n260),
	.Y(n259), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U403 (
	.A0(n229),
	.A1(n148),
	.B0(n230),
	.B1(n140),
	.Y(n260), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U404 (
	.A0(\Reg_File[15][6] ),
	.A1(n226),
	.B0(\Reg_File[14][6] ),
	.B1(n227),
	.C0(n251),
	.Y(n250), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U405 (
	.A0(n229),
	.A1(n147),
	.B0(n230),
	.B1(n139),
	.Y(n251), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U406 (
	.A0(\Reg_File[15][7] ),
	.A1(n226),
	.B0(\Reg_File[14][7] ),
	.B1(n227),
	.C0(n228),
	.Y(n225), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U407 (
	.A0(n229),
	.A1(n146),
	.B0(n230),
	.B1(n138),
	.Y(n228), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U408 (
	.A0(n234),
	.A1(n169),
	.B0(n235),
	.B1(n161),
	.Y(n306), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U409 (
	.A0(n234),
	.A1(n168),
	.B0(n235),
	.B1(n160),
	.Y(n297), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U410 (
	.A0(n234),
	.A1(n167),
	.B0(n235),
	.B1(n159),
	.Y(n288), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U411 (
	.A0(n234),
	.A1(n166),
	.B0(n235),
	.B1(n158),
	.Y(n279), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U412 (
	.A0(n234),
	.A1(n165),
	.B0(n235),
	.B1(n157),
	.Y(n270), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U413 (
	.A0(n234),
	.A1(n164),
	.B0(n235),
	.B1(n156),
	.Y(n261), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U414 (
	.A0(n234),
	.A1(n163),
	.B0(n235),
	.B1(n155),
	.Y(n252), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U415 (
	.A0(n234),
	.A1(n162),
	.B0(n235),
	.B1(n154),
	.Y(n233), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U416 (
	.A0(n239),
	.A1(n185),
	.B0(n240),
	.B1(n177),
	.Y(n307), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U417 (
	.A0(n239),
	.A1(n184),
	.B0(n240),
	.B1(n176),
	.Y(n298), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U418 (
	.A0(n239),
	.A1(n183),
	.B0(n240),
	.B1(n175),
	.Y(n289), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U419 (
	.A0(n239),
	.A1(n182),
	.B0(n240),
	.B1(n174),
	.Y(n280), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U420 (
	.A0(n239),
	.A1(n181),
	.B0(n240),
	.B1(n173),
	.Y(n271), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U421 (
	.A0(n239),
	.A1(n180),
	.B0(n240),
	.B1(n172),
	.Y(n262), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U422 (
	.A0(n239),
	.A1(n179),
	.B0(n240),
	.B1(n171),
	.Y(n253), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U423 (
	.A0(n239),
	.A1(n178),
	.B0(n240),
	.B1(n170),
	.Y(n238), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U424 (
	.A0(n614),
	.A1(n315),
	.B0(n610),
	.B1(n200),
	.Y(n359), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U425 (
	.A0(n618),
	.A1(n315),
	.B0(n610),
	.B1(n196),
	.Y(n363), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U426 (
	.A0(n619),
	.A1(n315),
	.B0(n610),
	.B1(n195),
	.Y(n364), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U427 (
	.A0(n620),
	.A1(n315),
	.B0(n610),
	.B1(n194),
	.Y(n365), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U428 (
	.A0(n612),
	.A1(n317),
	.B0(n609),
	.B1(n193),
	.Y(n366), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U429 (
	.A0(n614),
	.A1(n317),
	.B0(n609),
	.B1(n192),
	.Y(n367), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U430 (
	.A0(n615),
	.A1(n317),
	.B0(n609),
	.B1(n191),
	.Y(n368), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U431 (
	.A0(n617),
	.A1(n317),
	.B0(n609),
	.B1(n189),
	.Y(n370), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U432 (
	.A0(n618),
	.A1(n317),
	.B0(n609),
	.B1(n188),
	.Y(n371), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U433 (
	.A0(n619),
	.A1(n317),
	.B0(n609),
	.B1(n187),
	.Y(n372), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U434 (
	.A0(n620),
	.A1(n317),
	.B0(n609),
	.B1(n186),
	.Y(n373), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U435 (
	.A0(n612),
	.A1(n321),
	.B0(n608),
	.B1(n185),
	.Y(n390), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U436 (
	.A0(n614),
	.A1(n321),
	.B0(n608),
	.B1(n184),
	.Y(n391), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U437 (
	.A0(n615),
	.A1(n321),
	.B0(n608),
	.B1(n183),
	.Y(n392), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U438 (
	.A0(n616),
	.A1(n321),
	.B0(n608),
	.B1(n182),
	.Y(n393), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U439 (
	.A0(n617),
	.A1(n321),
	.B0(n608),
	.B1(n181),
	.Y(n394), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U440 (
	.A0(n618),
	.A1(n321),
	.B0(n608),
	.B1(n180),
	.Y(n395), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U441 (
	.A0(n619),
	.A1(n321),
	.B0(n608),
	.B1(n179),
	.Y(n396), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U442 (
	.A0(n620),
	.A1(n321),
	.B0(n608),
	.B1(n178),
	.Y(n397), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U443 (
	.A0(n612),
	.A1(n323),
	.B0(n607),
	.B1(n177),
	.Y(n398), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U444 (
	.A0(n614),
	.A1(n323),
	.B0(n607),
	.B1(n176),
	.Y(n399), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U445 (
	.A0(n615),
	.A1(n323),
	.B0(n607),
	.B1(n175),
	.Y(n400), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U446 (
	.A0(n616),
	.A1(n323),
	.B0(n607),
	.B1(n174),
	.Y(n401), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U447 (
	.A0(n617),
	.A1(n323),
	.B0(n607),
	.B1(n173),
	.Y(n402), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U448 (
	.A0(n618),
	.A1(n323),
	.B0(n607),
	.B1(n172),
	.Y(n403), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U449 (
	.A0(n619),
	.A1(n323),
	.B0(n607),
	.B1(n171),
	.Y(n404), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U450 (
	.A0(n620),
	.A1(n323),
	.B0(n607),
	.B1(n170),
	.Y(n405), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U451 (
	.A0(n612),
	.A1(n324),
	.B0(n606),
	.B1(n169),
	.Y(n406), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U452 (
	.A0(n614),
	.A1(n324),
	.B0(n606),
	.B1(n168),
	.Y(n407), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U453 (
	.A0(n615),
	.A1(n324),
	.B0(n606),
	.B1(n167),
	.Y(n408), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U454 (
	.A0(n616),
	.A1(n324),
	.B0(n606),
	.B1(n166),
	.Y(n409), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U455 (
	.A0(n617),
	.A1(n324),
	.B0(n606),
	.B1(n165),
	.Y(n410), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U456 (
	.A0(n618),
	.A1(n324),
	.B0(n606),
	.B1(n164),
	.Y(n411), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U457 (
	.A0(n619),
	.A1(n324),
	.B0(n606),
	.B1(n163),
	.Y(n412), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U458 (
	.A0(n620),
	.A1(n324),
	.B0(n606),
	.B1(n162),
	.Y(n413), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U459 (
	.A0(n612),
	.A1(n326),
	.B0(n605),
	.B1(n161),
	.Y(n414), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U460 (
	.A0(n614),
	.A1(n326),
	.B0(n605),
	.B1(n160),
	.Y(n415), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U461 (
	.A0(n615),
	.A1(n326),
	.B0(n605),
	.B1(n159),
	.Y(n416), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U462 (
	.A0(n616),
	.A1(n326),
	.B0(n605),
	.B1(n158),
	.Y(n417), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U463 (
	.A0(n617),
	.A1(n326),
	.B0(n605),
	.B1(n157),
	.Y(n418), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U464 (
	.A0(n618),
	.A1(n326),
	.B0(n605),
	.B1(n156),
	.Y(n419), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U465 (
	.A0(n619),
	.A1(n326),
	.B0(n605),
	.B1(n155),
	.Y(n420), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U466 (
	.A0(n620),
	.A1(n326),
	.B0(n605),
	.B1(n154),
	.Y(n421), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U467 (
	.A0(n612),
	.A1(n330),
	.B0(n604),
	.B1(n153),
	.Y(n438), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U468 (
	.A0(n614),
	.A1(n330),
	.B0(n604),
	.B1(n152),
	.Y(n439), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U469 (
	.A0(n615),
	.A1(n330),
	.B0(n604),
	.B1(n151),
	.Y(n440), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U470 (
	.A0(n616),
	.A1(n330),
	.B0(n604),
	.B1(n150),
	.Y(n441), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U471 (
	.A0(n617),
	.A1(n330),
	.B0(n604),
	.B1(n149),
	.Y(n442), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U472 (
	.A0(n618),
	.A1(n330),
	.B0(n604),
	.B1(n148),
	.Y(n443), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U473 (
	.A0(n619),
	.A1(n330),
	.B0(n604),
	.B1(n147),
	.Y(n444), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U474 (
	.A0(n620),
	.A1(n330),
	.B0(n604),
	.B1(n146),
	.Y(n445), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U475 (
	.A0(n612),
	.A1(n331),
	.B0(n603),
	.B1(n145),
	.Y(n446), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U476 (
	.A0(n614),
	.A1(n331),
	.B0(n603),
	.B1(n144),
	.Y(n447), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U477 (
	.A0(n615),
	.A1(n331),
	.B0(n603),
	.B1(n143),
	.Y(n448), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U478 (
	.A0(n616),
	.A1(n331),
	.B0(n603),
	.B1(n142),
	.Y(n449), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U479 (
	.A0(n617),
	.A1(n331),
	.B0(n603),
	.B1(n141),
	.Y(n450), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U480 (
	.A0(n618),
	.A1(n331),
	.B0(n603),
	.B1(n140),
	.Y(n451), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U481 (
	.A0(n619),
	.A1(n331),
	.B0(n603),
	.B1(n139),
	.Y(n452), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U482 (
	.A0(n620),
	.A1(n331),
	.B0(n603),
	.B1(n138),
	.Y(n453), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U483 (
	.A0(n612),
	.A1(n315),
	.B0(n610),
	.B1(n201),
	.Y(n358), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U484 (
	.A0(n615),
	.A1(n315),
	.B0(n610),
	.B1(n199),
	.Y(n360), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U485 (
	.A0(n616),
	.A1(n315),
	.B0(n610),
	.B1(n198),
	.Y(n361), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U486 (
	.A0(n617),
	.A1(n315),
	.B0(n610),
	.B1(n197),
	.Y(n362), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U487 (
	.A0(n616),
	.A1(n317),
	.B0(n609),
	.B1(n190),
	.Y(n369), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U488 (
	.A0N(n320),
	.A1N(\Reg_File[5][1] ),
	.B0(n614),
	.B1(n320),
	.Y(n383), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U489 (
	.A0N(n320),
	.A1N(\Reg_File[5][2] ),
	.B0(n615),
	.B1(n320),
	.Y(n384), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U490 (
	.A0N(n328),
	.A1N(\Reg_File[10][1] ),
	.B0(n614),
	.B1(n328),
	.Y(n423), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U491 (
	.A0N(n328),
	.A1N(\Reg_File[10][2] ),
	.B0(n615),
	.B1(n328),
	.Y(n424), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U492 (
	.A0N(n329),
	.A1N(\Reg_File[11][1] ),
	.B0(n614),
	.B1(n329),
	.Y(n431), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U493 (
	.A0N(n329),
	.A1N(\Reg_File[11][2] ),
	.B0(n615),
	.B1(n329),
	.Y(n432), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U494 (
	.A0N(n332),
	.A1N(\Reg_File[14][1] ),
	.B0(n614),
	.B1(n332),
	.Y(n455), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U495 (
	.A0N(n332),
	.A1N(\Reg_File[14][2] ),
	.B0(n615),
	.B1(n332),
	.Y(n456), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U496 (
	.A0N(n333),
	.A1N(\Reg_File[15][1] ),
	.B0(n614),
	.B1(n333),
	.Y(n463), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U497 (
	.A0N(n333),
	.A1N(\Reg_File[15][2] ),
	.B0(n615),
	.B1(n333),
	.Y(n464), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U498 (
	.A0N(n320),
	.A1N(\Reg_File[5][0] ),
	.B0(n612),
	.B1(n320),
	.Y(n382), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U499 (
	.A0N(n328),
	.A1N(\Reg_File[10][0] ),
	.B0(n612),
	.B1(n328),
	.Y(n422), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U500 (
	.A0N(n329),
	.A1N(\Reg_File[11][0] ),
	.B0(n612),
	.B1(n329),
	.Y(n430), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U501 (
	.A0N(n332),
	.A1N(\Reg_File[14][0] ),
	.B0(n612),
	.B1(n332),
	.Y(n454), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U502 (
	.A0N(n333),
	.A1N(\Reg_File[15][0] ),
	.B0(n612),
	.B1(n333),
	.Y(n462), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U503 (
	.A0N(n320),
	.A1N(\Reg_File[5][3] ),
	.B0(n616),
	.B1(n320),
	.Y(n385), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U504 (
	.A0N(n328),
	.A1N(\Reg_File[10][3] ),
	.B0(n616),
	.B1(n328),
	.Y(n425), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U505 (
	.A0N(n329),
	.A1N(\Reg_File[11][3] ),
	.B0(n616),
	.B1(n329),
	.Y(n433), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U506 (
	.A0N(n332),
	.A1N(\Reg_File[14][3] ),
	.B0(n616),
	.B1(n332),
	.Y(n457), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U507 (
	.A0N(n333),
	.A1N(test_so2),
	.B0(n616),
	.B1(n333),
	.Y(n465), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U508 (
	.A0N(n313),
	.A1N(Reg_1[7]),
	.B0(n620),
	.B1(n313),
	.Y(n357), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U509 (
	.A0N(n320),
	.A1N(\Reg_File[5][7] ),
	.B0(n620),
	.B1(n320),
	.Y(n389), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U510 (
	.A0N(n328),
	.A1N(\Reg_File[10][7] ),
	.B0(n620),
	.B1(n328),
	.Y(n429), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U511 (
	.A0N(n329),
	.A1N(\Reg_File[11][7] ),
	.B0(n620),
	.B1(n329),
	.Y(n437), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U512 (
	.A0N(n332),
	.A1N(\Reg_File[14][7] ),
	.B0(n620),
	.B1(n332),
	.Y(n461), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U513 (
	.A0N(n333),
	.A1N(\Reg_File[15][7] ),
	.B0(n620),
	.B1(n333),
	.Y(n469), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U514 (
	.A0N(n320),
	.A1N(\Reg_File[5][4] ),
	.B0(n617),
	.B1(n320),
	.Y(n386), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U515 (
	.A0N(n328),
	.A1N(\Reg_File[10][4] ),
	.B0(n617),
	.B1(n328),
	.Y(n426), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U516 (
	.A0N(n329),
	.A1N(\Reg_File[11][4] ),
	.B0(n617),
	.B1(n329),
	.Y(n434), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U517 (
	.A0N(n332),
	.A1N(\Reg_File[14][4] ),
	.B0(n617),
	.B1(n332),
	.Y(n458), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U518 (
	.A0N(n333),
	.A1N(\Reg_File[15][4] ),
	.B0(n617),
	.B1(n333),
	.Y(n466), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U519 (
	.A0N(n313),
	.A1N(Reg_1[6]),
	.B0(n619),
	.B1(n313),
	.Y(n356), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U520 (
	.A0N(n320),
	.A1N(\Reg_File[5][5] ),
	.B0(n618),
	.B1(n320),
	.Y(n387), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U521 (
	.A0N(n320),
	.A1N(\Reg_File[5][6] ),
	.B0(n619),
	.B1(n320),
	.Y(n388), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U522 (
	.A0N(n328),
	.A1N(\Reg_File[10][5] ),
	.B0(n618),
	.B1(n328),
	.Y(n427), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U523 (
	.A0N(n328),
	.A1N(\Reg_File[10][6] ),
	.B0(n619),
	.B1(n328),
	.Y(n428), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U524 (
	.A0N(n329),
	.A1N(\Reg_File[11][5] ),
	.B0(n618),
	.B1(n329),
	.Y(n435), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U525 (
	.A0N(n329),
	.A1N(\Reg_File[11][6] ),
	.B0(n619),
	.B1(n329),
	.Y(n436), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U526 (
	.A0N(n332),
	.A1N(\Reg_File[14][5] ),
	.B0(n618),
	.B1(n332),
	.Y(n459), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U527 (
	.A0N(n332),
	.A1N(\Reg_File[14][6] ),
	.B0(n619),
	.B1(n332),
	.Y(n460), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U528 (
	.A0N(n333),
	.A1N(\Reg_File[15][5] ),
	.B0(n618),
	.B1(n333),
	.Y(n467), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U529 (
	.A0N(n333),
	.A1N(\Reg_File[15][6] ),
	.B0(n619),
	.B1(n333),
	.Y(n468), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U530 (
	.A0(\Reg_File[5][0] ),
	.A1(n236),
	.B0(\Reg_File[4][0] ),
	.B1(n237),
	.C0(n307),
	.Y(n302), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U531 (
	.A0(\Reg_File[11][0] ),
	.A1(n231),
	.B0(\Reg_File[10][0] ),
	.B1(n232),
	.C0(n306),
	.Y(n303), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U532 (
	.A0(\Reg_File[5][1] ),
	.A1(n236),
	.B0(\Reg_File[4][1] ),
	.B1(n237),
	.C0(n298),
	.Y(n293), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U533 (
	.A0(\Reg_File[11][1] ),
	.A1(n231),
	.B0(\Reg_File[10][1] ),
	.B1(n232),
	.C0(n297),
	.Y(n294), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U534 (
	.A0(\Reg_File[5][2] ),
	.A1(n236),
	.B0(test_so1),
	.B1(n237),
	.C0(n289),
	.Y(n284), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U535 (
	.A0(\Reg_File[11][2] ),
	.A1(n231),
	.B0(\Reg_File[10][2] ),
	.B1(n232),
	.C0(n288),
	.Y(n285), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U536 (
	.A0(\Reg_File[5][3] ),
	.A1(n236),
	.B0(\Reg_File[4][3] ),
	.B1(n237),
	.C0(n280),
	.Y(n275), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U537 (
	.A0(\Reg_File[11][3] ),
	.A1(n231),
	.B0(\Reg_File[10][3] ),
	.B1(n232),
	.C0(n279),
	.Y(n276), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U538 (
	.A0(\Reg_File[5][4] ),
	.A1(n236),
	.B0(\Reg_File[4][4] ),
	.B1(n237),
	.C0(n271),
	.Y(n266), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221X1M U539 (
	.A0(\Reg_File[11][4] ),
	.A1(n231),
	.B0(\Reg_File[10][4] ),
	.B1(n232),
	.C0(n270),
	.Y(n267), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U540 (
	.A0(\Reg_File[5][5] ),
	.A1(n236),
	.B0(\Reg_File[4][5] ),
	.B1(n237),
	.C0(n262),
	.Y(n257), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U541 (
	.A0(\Reg_File[11][5] ),
	.A1(n231),
	.B0(\Reg_File[10][5] ),
	.B1(n232),
	.C0(n261),
	.Y(n258), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U542 (
	.A0(\Reg_File[5][6] ),
	.A1(n236),
	.B0(\Reg_File[4][6] ),
	.B1(n237),
	.C0(n253),
	.Y(n248), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U543 (
	.A0(\Reg_File[11][6] ),
	.A1(n231),
	.B0(\Reg_File[10][6] ),
	.B1(n232),
	.C0(n252),
	.Y(n249), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U544 (
	.A0(\Reg_File[5][7] ),
	.A1(n236),
	.B0(\Reg_File[4][7] ),
	.B1(n237),
	.C0(n238),
	.Y(n223), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U545 (
	.A0(\Reg_File[11][7] ),
	.A1(n231),
	.B0(\Reg_File[10][7] ),
	.B1(n232),
	.C0(n233),
	.Y(n224), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U546 (
	.A0N(n309),
	.A1N(Reg_0[1]),
	.B0(n309),
	.B1(n614),
	.Y(n343), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U547 (
	.A0N(n309),
	.A1N(Reg_0[2]),
	.B0(n309),
	.B1(n615),
	.Y(n344), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U548 (
	.A0N(n309),
	.A1N(Reg_0[0]),
	.B0(n309),
	.B1(n612),
	.Y(n342), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U549 (
	.A0N(n309),
	.A1N(Reg_0[3]),
	.B0(n309),
	.B1(n616),
	.Y(n345), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U550 (
	.A0N(n309),
	.A1N(Reg_0[4]),
	.B0(n309),
	.B1(n617),
	.Y(n346), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U551 (
	.A0N(n309),
	.A1N(Reg_0[5]),
	.B0(n309),
	.B1(n618),
	.Y(n347), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U552 (
	.A0N(n318),
	.A1N(\Reg_File[4][1] ),
	.B0(n614),
	.B1(n318),
	.Y(n375), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U553 (
	.A0N(n318),
	.A1N(test_so1),
	.B0(n615),
	.B1(n318),
	.Y(n376), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U554 (
	.A0N(n318),
	.A1N(\Reg_File[4][0] ),
	.B0(n612),
	.B1(n318),
	.Y(n374), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U555 (
	.A0N(n318),
	.A1N(\Reg_File[4][3] ),
	.B0(n616),
	.B1(n318),
	.Y(n377), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U556 (
	.A0N(n318),
	.A1N(\Reg_File[4][7] ),
	.B0(n620),
	.B1(n318),
	.Y(n381), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U557 (
	.A0N(n318),
	.A1N(\Reg_File[4][4] ),
	.B0(n617),
	.B1(n318),
	.Y(n378), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U558 (
	.A0N(n318),
	.A1N(\Reg_File[4][5] ),
	.B0(n618),
	.B1(n318),
	.Y(n379), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U559 (
	.A0N(n318),
	.A1N(\Reg_File[4][6] ),
	.B0(n619),
	.B1(n318),
	.Y(n380), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module MUX4x1_DATA_WIDTH16 (
	IN1, 
	IN2, 
	IN3, 
	IN4, 
	Sel1, 
	Sel2, 
	Sel3, 
	Sel4, 
	OUT, 
	VDD, 
	VSS);
   input [15:0] IN1;
   input [15:0] IN2;
   input [15:0] IN3;
   input [15:0] IN4;
   input Sel1;
   input Sel2;
   input Sel3;
   input Sel4;
   output [15:0] OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire HTIE_LTIEHI_NET;
   wire LTIE_LTIELO_NET;
   wire FE_OFN51_n6;
   wire FE_OFN50_n5;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;

   // Module instantiations
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOM LTIE_LTIELO (
	.Y(LTIE_LTIELO_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX2M FE_OFC51_n6 (
	.A(n6),
	.Y(FE_OFN51_n6), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX2M FE_OFC50_n5 (
	.A(n5),
	.Y(FE_OFN50_n5), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4BX1M U3 (
	.AN(Sel2),
	.B(Sel1),
	.C(Sel3),
	.D(Sel4),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4BX1M U5 (
	.AN(Sel4),
	.B(Sel1),
	.C(Sel2),
	.D(Sel3),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4BX1M U7 (
	.AN(Sel1),
	.B(Sel2),
	.C(Sel3),
	.D(Sel4),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4BX1M U9 (
	.AN(Sel3),
	.B(Sel1),
	.C(Sel2),
	.D(Sel4),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U11 (
	.A0(LTIE_LTIELO_NET),
	.A1(FE_OFN50_n5),
	.B0(IN1[8]),
	.B1(FE_OFN51_n6),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U12 (
	.A0(LTIE_LTIELO_NET),
	.A1(FE_OFN50_n5),
	.B0(IN1[9]),
	.B1(FE_OFN51_n6),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U13 (
	.A0(LTIE_LTIELO_NET),
	.A1(FE_OFN50_n5),
	.B0(IN1[10]),
	.B1(FE_OFN51_n6),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U14 (
	.A0(LTIE_LTIELO_NET),
	.A1(FE_OFN50_n5),
	.B0(IN1[11]),
	.B1(FE_OFN51_n6),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U15 (
	.A0(LTIE_LTIELO_NET),
	.A1(FE_OFN50_n5),
	.B0(IN1[12]),
	.B1(FE_OFN51_n6),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U16 (
	.A0(LTIE_LTIELO_NET),
	.A1(FE_OFN50_n5),
	.B0(IN1[13]),
	.B1(FE_OFN51_n6),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U17 (
	.A0(LTIE_LTIELO_NET),
	.A1(FE_OFN50_n5),
	.B0(IN1[14]),
	.B1(FE_OFN51_n6),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U19 (
	.A(n35),
	.B(n36),
	.Y(OUT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U20 (
	.A0(IN2[0]),
	.A1(FE_OFN50_n5),
	.B0(IN1[0]),
	.B1(FE_OFN51_n6),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U21 (
	.A0(IN4[0]),
	.A1(n3),
	.B0(IN3[0]),
	.B1(n4),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U22 (
	.A(n21),
	.B(n22),
	.Y(OUT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U23 (
	.A0(IN2[1]),
	.A1(FE_OFN50_n5),
	.B0(IN1[1]),
	.B1(FE_OFN51_n6),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U24 (
	.A0(IN4[1]),
	.A1(n3),
	.B0(IN3[1]),
	.B1(n4),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U25 (
	.A(n9),
	.B(n10),
	.Y(OUT[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U26 (
	.A0(IN4[7]),
	.A1(n3),
	.B0(LTIE_LTIELO_NET),
	.B1(n4),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U27 (
	.A0(IN2[7]),
	.A1(FE_OFN50_n5),
	.B0(IN1[7]),
	.B1(FE_OFN51_n6),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U28 (
	.A(n19),
	.B(n20),
	.Y(OUT[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U29 (
	.A0(IN4[2]),
	.A1(n3),
	.B0(LTIE_LTIELO_NET),
	.B1(n4),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U30 (
	.A0(IN2[2]),
	.A1(FE_OFN50_n5),
	.B0(IN1[2]),
	.B1(FE_OFN51_n6),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U31 (
	.A(n17),
	.B(n18),
	.Y(OUT[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U32 (
	.A0(IN4[3]),
	.A1(n3),
	.B0(LTIE_LTIELO_NET),
	.B1(n4),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U33 (
	.A0(IN2[3]),
	.A1(FE_OFN50_n5),
	.B0(IN1[3]),
	.B1(FE_OFN51_n6),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U34 (
	.A(n15),
	.B(n16),
	.Y(OUT[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U35 (
	.A0(IN4[4]),
	.A1(n3),
	.B0(LTIE_LTIELO_NET),
	.B1(n4),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U36 (
	.A0(IN2[4]),
	.A1(FE_OFN50_n5),
	.B0(IN1[4]),
	.B1(FE_OFN51_n6),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U37 (
	.A(n13),
	.B(n14),
	.Y(OUT[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U38 (
	.A0(IN4[5]),
	.A1(n3),
	.B0(LTIE_LTIELO_NET),
	.B1(n4),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U39 (
	.A0(IN2[5]),
	.A1(FE_OFN50_n5),
	.B0(IN1[5]),
	.B1(FE_OFN51_n6),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U40 (
	.A(n11),
	.B(n12),
	.Y(OUT[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U41 (
	.A0(IN4[6]),
	.A1(n3),
	.B0(LTIE_LTIELO_NET),
	.B1(n4),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U42 (
	.A0(IN2[6]),
	.A1(FE_OFN50_n5),
	.B0(IN1[6]),
	.B1(FE_OFN51_n6),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U43 (
	.A(n7),
	.B(HTIE_LTIEHI_NET),
	.Y(OUT[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U45 (
	.A(n1),
	.B(HTIE_LTIEHI_NET),
	.Y(OUT[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U47 (
	.A(n33),
	.B(HTIE_LTIEHI_NET),
	.Y(OUT[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U49 (
	.A(n31),
	.B(HTIE_LTIEHI_NET),
	.Y(OUT[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U51 (
	.A(n29),
	.B(HTIE_LTIEHI_NET),
	.Y(OUT[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U53 (
	.A(n27),
	.B(HTIE_LTIEHI_NET),
	.Y(OUT[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U55 (
	.A(n25),
	.B(HTIE_LTIEHI_NET),
	.Y(OUT[14]), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module MUX4x1_DATA_WIDTH1 (
	IN1, 
	IN2, 
	IN3, 
	IN4, 
	Sel1, 
	Sel2, 
	Sel3, 
	Sel4, 
	OUT, 
	VDD, 
	VSS);
   input [0:0] IN1;
   input [0:0] IN2;
   input [0:0] IN3;
   input [0:0] IN4;
   input Sel1;
   input Sel2;
   input Sel3;
   input Sel4;
   output [0:0] OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n2;
   wire n3;
   wire n4;

   // Module instantiations
   NOR3X2M U2 (
	.A(Sel1),
	.B(Sel3),
	.C(Sel2),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U3 (
	.A(Sel2),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U4 (
	.A(Sel1),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U5 (
	.A0(Sel3),
	.A1(n8),
	.B0(n9),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U6 (
	.A(Sel3),
	.B(IN3[0]),
	.C(n4),
	.D(n3),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI33X2M U7 (
	.A0(IN1[0]),
	.A1(n3),
	.A2(Sel1),
	.B0(IN2[0]),
	.B1(n4),
	.B2(Sel2),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U8 (
	.A(n5),
	.Y(OUT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U9 (
	.A0(Sel4),
	.A1(IN4[0]),
	.A2(n6),
	.B0(n7),
	.B1(n2),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U10 (
	.A(Sel4),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Decoder_Unit (
	ALU_FUN_MS, 
	Arith_En, 
	Logic_En, 
	CMP_EN, 
	SHIFT_EN, 
	VDD, 
	VSS);
   input [1:0] ALU_FUN_MS;
   output Arith_En;
   output Logic_En;
   output CMP_EN;
   output SHIFT_EN;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n2;
   wire n1;

   // Module instantiations
   NOR2BX2M U3 (
	.AN(ALU_FUN_MS[1]),
	.B(ALU_FUN_MS[0]),
	.Y(CMP_EN), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U4 (
	.A(n1),
	.B(ALU_FUN_MS[1]),
	.Y(Logic_En), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U5 (
	.A(ALU_FUN_MS[0]),
	.B(n2),
	.Y(Arith_En), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U6 (
	.A(n1),
	.B(n2),
	.Y(SHIFT_EN), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U7 (
	.A(Logic_En),
	.B(CMP_EN),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U8 (
	.A(ALU_FUN_MS[0]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ARITHMETIC_UNIT_DATA_WIDTH8_DW_div_uns_0 (
	a, 
	b, 
	quotient, 
	remainder, 
	divide_by_0, 
	VDD, 
	VSS);
   input [7:0] a;
   input [7:0] b;
   output [7:0] quotient;
   output [7:0] remainder;
   output divide_by_0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire \u_div/SumTmp[1][0] ;
   wire \u_div/SumTmp[1][1] ;
   wire \u_div/SumTmp[1][2] ;
   wire \u_div/SumTmp[1][3] ;
   wire \u_div/SumTmp[1][4] ;
   wire \u_div/SumTmp[1][5] ;
   wire \u_div/SumTmp[1][6] ;
   wire \u_div/SumTmp[2][0] ;
   wire \u_div/SumTmp[2][1] ;
   wire \u_div/SumTmp[2][2] ;
   wire \u_div/SumTmp[2][3] ;
   wire \u_div/SumTmp[2][4] ;
   wire \u_div/SumTmp[2][5] ;
   wire \u_div/SumTmp[3][0] ;
   wire \u_div/SumTmp[3][1] ;
   wire \u_div/SumTmp[3][2] ;
   wire \u_div/SumTmp[3][3] ;
   wire \u_div/SumTmp[3][4] ;
   wire \u_div/SumTmp[4][0] ;
   wire \u_div/SumTmp[4][1] ;
   wire \u_div/SumTmp[4][2] ;
   wire \u_div/SumTmp[4][3] ;
   wire \u_div/SumTmp[5][0] ;
   wire \u_div/SumTmp[5][1] ;
   wire \u_div/SumTmp[5][2] ;
   wire \u_div/SumTmp[6][0] ;
   wire \u_div/SumTmp[6][1] ;
   wire \u_div/SumTmp[7][0] ;
   wire \u_div/CryTmp[0][1] ;
   wire \u_div/CryTmp[0][2] ;
   wire \u_div/CryTmp[0][3] ;
   wire \u_div/CryTmp[0][4] ;
   wire \u_div/CryTmp[0][5] ;
   wire \u_div/CryTmp[0][6] ;
   wire \u_div/CryTmp[0][7] ;
   wire \u_div/CryTmp[1][1] ;
   wire \u_div/CryTmp[1][2] ;
   wire \u_div/CryTmp[1][3] ;
   wire \u_div/CryTmp[1][4] ;
   wire \u_div/CryTmp[1][5] ;
   wire \u_div/CryTmp[1][6] ;
   wire \u_div/CryTmp[1][7] ;
   wire \u_div/CryTmp[2][1] ;
   wire \u_div/CryTmp[2][2] ;
   wire \u_div/CryTmp[2][3] ;
   wire \u_div/CryTmp[2][4] ;
   wire \u_div/CryTmp[2][5] ;
   wire \u_div/CryTmp[2][6] ;
   wire \u_div/CryTmp[3][1] ;
   wire \u_div/CryTmp[3][2] ;
   wire \u_div/CryTmp[3][3] ;
   wire \u_div/CryTmp[3][4] ;
   wire \u_div/CryTmp[3][5] ;
   wire \u_div/CryTmp[4][1] ;
   wire \u_div/CryTmp[4][2] ;
   wire \u_div/CryTmp[4][3] ;
   wire \u_div/CryTmp[4][4] ;
   wire \u_div/CryTmp[5][1] ;
   wire \u_div/CryTmp[5][2] ;
   wire \u_div/CryTmp[5][3] ;
   wire \u_div/CryTmp[6][1] ;
   wire \u_div/CryTmp[6][2] ;
   wire \u_div/CryTmp[7][1] ;
   wire \u_div/PartRem[1][1] ;
   wire \u_div/PartRem[1][2] ;
   wire \u_div/PartRem[1][3] ;
   wire \u_div/PartRem[1][4] ;
   wire \u_div/PartRem[1][5] ;
   wire \u_div/PartRem[1][6] ;
   wire \u_div/PartRem[1][7] ;
   wire \u_div/PartRem[2][1] ;
   wire \u_div/PartRem[2][2] ;
   wire \u_div/PartRem[2][3] ;
   wire \u_div/PartRem[2][4] ;
   wire \u_div/PartRem[2][5] ;
   wire \u_div/PartRem[2][6] ;
   wire \u_div/PartRem[3][1] ;
   wire \u_div/PartRem[3][2] ;
   wire \u_div/PartRem[3][3] ;
   wire \u_div/PartRem[3][4] ;
   wire \u_div/PartRem[3][5] ;
   wire \u_div/PartRem[4][1] ;
   wire \u_div/PartRem[4][2] ;
   wire \u_div/PartRem[4][3] ;
   wire \u_div/PartRem[4][4] ;
   wire \u_div/PartRem[5][1] ;
   wire \u_div/PartRem[5][2] ;
   wire \u_div/PartRem[5][3] ;
   wire \u_div/PartRem[6][1] ;
   wire \u_div/PartRem[6][2] ;
   wire \u_div/PartRem[7][1] ;
   wire n2;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;

   // Module instantiations
   ADDFX2M \u_div/u_fa_PartRem_0_0_6  (
	.A(\u_div/PartRem[1][6] ),
	.B(n6),
	.CI(\u_div/CryTmp[0][6] ),
	.CO(\u_div/CryTmp[0][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_6_1  (
	.A(\u_div/PartRem[7][1] ),
	.B(n11),
	.CI(\u_div/CryTmp[6][1] ),
	.S(\u_div/SumTmp[6][1] ),
	.CO(\u_div/CryTmp[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_1  (
	.A(\u_div/PartRem[3][1] ),
	.B(n11),
	.CI(\u_div/CryTmp[2][1] ),
	.S(\u_div/SumTmp[2][1] ),
	.CO(\u_div/CryTmp[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_1  (
	.A(\u_div/PartRem[4][1] ),
	.B(n11),
	.CI(\u_div/CryTmp[3][1] ),
	.S(\u_div/SumTmp[3][1] ),
	.CO(\u_div/CryTmp[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_4_1  (
	.A(\u_div/PartRem[5][1] ),
	.B(n11),
	.CI(\u_div/CryTmp[4][1] ),
	.S(\u_div/SumTmp[4][1] ),
	.CO(\u_div/CryTmp[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_5_1  (
	.A(\u_div/PartRem[6][1] ),
	.B(n11),
	.CI(\u_div/CryTmp[5][1] ),
	.S(\u_div/SumTmp[5][1] ),
	.CO(\u_div/CryTmp[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_1  (
	.A(\u_div/PartRem[1][1] ),
	.B(n11),
	.CI(\u_div/CryTmp[0][1] ),
	.CO(\u_div/CryTmp[0][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_3  (
	.A(\u_div/PartRem[2][3] ),
	.B(n9),
	.CI(\u_div/CryTmp[1][3] ),
	.S(\u_div/SumTmp[1][3] ),
	.CO(\u_div/CryTmp[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_2  (
	.A(\u_div/PartRem[2][2] ),
	.B(n10),
	.CI(\u_div/CryTmp[1][2] ),
	.S(\u_div/SumTmp[1][2] ),
	.CO(\u_div/CryTmp[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_3  (
	.A(\u_div/PartRem[3][3] ),
	.B(n9),
	.CI(\u_div/CryTmp[2][3] ),
	.S(\u_div/SumTmp[2][3] ),
	.CO(\u_div/CryTmp[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_2  (
	.A(\u_div/PartRem[3][2] ),
	.B(n10),
	.CI(\u_div/CryTmp[2][2] ),
	.S(\u_div/SumTmp[2][2] ),
	.CO(\u_div/CryTmp[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_3  (
	.A(\u_div/PartRem[4][3] ),
	.B(n9),
	.CI(\u_div/CryTmp[3][3] ),
	.S(\u_div/SumTmp[3][3] ),
	.CO(\u_div/CryTmp[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_2  (
	.A(\u_div/PartRem[4][2] ),
	.B(n10),
	.CI(\u_div/CryTmp[3][2] ),
	.S(\u_div/SumTmp[3][2] ),
	.CO(\u_div/CryTmp[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_4_2  (
	.A(\u_div/PartRem[5][2] ),
	.B(n10),
	.CI(\u_div/CryTmp[4][2] ),
	.S(\u_div/SumTmp[4][2] ),
	.CO(\u_div/CryTmp[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_6  (
	.A(\u_div/PartRem[2][6] ),
	.B(n6),
	.CI(\u_div/CryTmp[1][6] ),
	.S(\u_div/SumTmp[1][6] ),
	.CO(\u_div/CryTmp[1][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_2  (
	.A(\u_div/PartRem[1][2] ),
	.B(n10),
	.CI(\u_div/CryTmp[0][2] ),
	.CO(\u_div/CryTmp[0][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_3  (
	.A(\u_div/PartRem[1][3] ),
	.B(n9),
	.CI(\u_div/CryTmp[0][3] ),
	.CO(\u_div/CryTmp[0][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_5  (
	.A(\u_div/PartRem[2][5] ),
	.B(n7),
	.CI(\u_div/CryTmp[1][5] ),
	.S(\u_div/SumTmp[1][5] ),
	.CO(\u_div/CryTmp[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_5  (
	.A(\u_div/PartRem[3][5] ),
	.B(n7),
	.CI(\u_div/CryTmp[2][5] ),
	.S(\u_div/SumTmp[2][5] ),
	.CO(\u_div/CryTmp[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_1  (
	.A(\u_div/PartRem[2][1] ),
	.B(n11),
	.CI(\u_div/CryTmp[1][1] ),
	.S(\u_div/SumTmp[1][1] ),
	.CO(\u_div/CryTmp[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_4  (
	.A(\u_div/PartRem[4][4] ),
	.B(n8),
	.CI(\u_div/CryTmp[3][4] ),
	.S(\u_div/SumTmp[3][4] ),
	.CO(\u_div/CryTmp[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_4  (
	.A(\u_div/PartRem[3][4] ),
	.B(n8),
	.CI(\u_div/CryTmp[2][4] ),
	.S(\u_div/SumTmp[2][4] ),
	.CO(\u_div/CryTmp[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_4  (
	.A(\u_div/PartRem[2][4] ),
	.B(n8),
	.CI(\u_div/CryTmp[1][4] ),
	.S(\u_div/SumTmp[1][4] ),
	.CO(\u_div/CryTmp[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_4_3  (
	.A(\u_div/PartRem[5][3] ),
	.B(n9),
	.CI(\u_div/CryTmp[4][3] ),
	.S(\u_div/SumTmp[4][3] ),
	.CO(\u_div/CryTmp[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_5  (
	.A(\u_div/PartRem[1][5] ),
	.B(n7),
	.CI(\u_div/CryTmp[0][5] ),
	.CO(\u_div/CryTmp[0][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_4  (
	.A(\u_div/PartRem[1][4] ),
	.B(n8),
	.CI(\u_div/CryTmp[0][4] ),
	.CO(\u_div/CryTmp[0][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_7  (
	.A(\u_div/PartRem[1][7] ),
	.B(n5),
	.CI(\u_div/CryTmp[0][7] ),
	.CO(quotient[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_5_2  (
	.A(\u_div/PartRem[6][2] ),
	.B(n10),
	.CI(\u_div/CryTmp[5][2] ),
	.S(\u_div/SumTmp[5][2] ),
	.CO(\u_div/CryTmp[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U1 (
	.A(b[4]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U2 (
	.A(b[3]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X2M U3 (
	.A(n15),
	.B(n8),
	.C(n7),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U4 (
	.A(\u_div/CryTmp[5][3] ),
	.B(n13),
	.Y(quotient[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U5 (
	.A(\u_div/CryTmp[4][4] ),
	.B(n14),
	.Y(quotient[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U6 (
	.A(b[6]),
	.B(b[7]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U7 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][0] ),
	.A(a[2]),
	.Y(\u_div/PartRem[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U9 (
	.A(b[5]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U10 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][1] ),
	.A(\u_div/PartRem[2][1] ),
	.Y(\u_div/PartRem[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X2M U11 (
	.A(n13),
	.B(n10),
	.C(\u_div/CryTmp[6][2] ),
	.Y(quotient[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4X2M U12 (
	.A(\u_div/CryTmp[7][1] ),
	.B(n13),
	.C(n11),
	.D(n10),
	.Y(quotient[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U13 (
	.A(n14),
	.B(n9),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U14 (
	.A(\u_div/CryTmp[2][6] ),
	.B(n15),
	.Y(quotient[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U15 (
	.A(\u_div/CryTmp[1][7] ),
	.B(n5),
	.Y(quotient[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U16 (
	.A(\u_div/CryTmp[3][5] ),
	.B(n2),
	.Y(quotient[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U17 (
	.A(n12),
	.B(a[7]),
	.Y(\u_div/CryTmp[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U18 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][4] ),
	.A(\u_div/PartRem[3][4] ),
	.Y(\u_div/PartRem[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U19 (
	.A(b[2]),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X1M U20 (
	.A(n12),
	.B(a[5]),
	.Y(\u_div/CryTmp[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X1M U21 (
	.A(n12),
	.B(a[4]),
	.Y(\u_div/CryTmp[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X1M U22 (
	.A(n12),
	.B(a[3]),
	.Y(\u_div/CryTmp[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X1M U23 (
	.A(n12),
	.B(a[2]),
	.Y(\u_div/CryTmp[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X1M U24 (
	.A(n12),
	.B(a[1]),
	.Y(\u_div/CryTmp[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X1M U25 (
	.A(n12),
	.B(a[6]),
	.Y(\u_div/CryTmp[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U26 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][3] ),
	.A(\u_div/PartRem[4][3] ),
	.Y(\u_div/PartRem[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U27 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][2] ),
	.A(\u_div/PartRem[4][2] ),
	.Y(\u_div/PartRem[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U28 (
	.A(b[0]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U29 (
	.A(b[1]),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U30 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][2] ),
	.A(\u_div/PartRem[5][2] ),
	.Y(\u_div/PartRem[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U31 (
	.S0(quotient[5]),
	.B(\u_div/SumTmp[5][2] ),
	.A(\u_div/PartRem[6][2] ),
	.Y(\u_div/PartRem[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U32 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][3] ),
	.A(\u_div/PartRem[3][3] ),
	.Y(\u_div/PartRem[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U33 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][3] ),
	.A(\u_div/PartRem[5][3] ),
	.Y(\u_div/PartRem[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U34 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][1] ),
	.A(\u_div/PartRem[5][1] ),
	.Y(\u_div/PartRem[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U35 (
	.S0(quotient[5]),
	.B(\u_div/SumTmp[5][1] ),
	.A(\u_div/PartRem[6][1] ),
	.Y(\u_div/PartRem[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U36 (
	.S0(quotient[6]),
	.B(\u_div/SumTmp[6][1] ),
	.A(\u_div/PartRem[7][1] ),
	.Y(\u_div/PartRem[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U37 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][1] ),
	.A(\u_div/PartRem[4][1] ),
	.Y(\u_div/PartRem[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2XLM U38 (
	.A(n12),
	.B(a[7]),
	.Y(\u_div/SumTmp[7][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2XLM U39 (
	.A(n12),
	.B(a[3]),
	.Y(\u_div/SumTmp[3][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U40 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][0] ),
	.A(a[3]),
	.Y(\u_div/PartRem[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2XLM U41 (
	.A(n12),
	.B(a[1]),
	.Y(\u_div/SumTmp[1][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U42 (
	.A(n7),
	.B(n15),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2XLM U43 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][4] ),
	.A(\u_div/PartRem[4][4] ),
	.Y(\u_div/PartRem[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U45 (
	.A(n12),
	.B(a[2]),
	.Y(\u_div/SumTmp[2][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U46 (
	.A(n12),
	.B(a[4]),
	.Y(\u_div/SumTmp[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U47 (
	.A(n12),
	.B(a[6]),
	.Y(\u_div/SumTmp[6][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U48 (
	.A(n12),
	.B(a[5]),
	.Y(\u_div/SumTmp[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U49 (
	.A(b[0]),
	.B(n4),
	.Y(\u_div/CryTmp[0][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U50 (
	.A(a[0]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U51 (
	.A(b[6]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U52 (
	.A(b[7]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U53 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][6] ),
	.A(\u_div/PartRem[2][6] ),
	.Y(\u_div/PartRem[1][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U54 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][5] ),
	.A(\u_div/PartRem[3][5] ),
	.Y(\u_div/PartRem[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U55 (
	.S0(quotient[7]),
	.B(\u_div/SumTmp[7][0] ),
	.A(a[7]),
	.Y(\u_div/PartRem[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U56 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][5] ),
	.A(\u_div/PartRem[2][5] ),
	.Y(\u_div/PartRem[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U57 (
	.S0(quotient[6]),
	.B(\u_div/SumTmp[6][0] ),
	.A(a[6]),
	.Y(\u_div/PartRem[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U58 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][4] ),
	.A(\u_div/PartRem[2][4] ),
	.Y(\u_div/PartRem[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U59 (
	.S0(quotient[5]),
	.B(\u_div/SumTmp[5][0] ),
	.A(a[5]),
	.Y(\u_div/PartRem[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U60 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][3] ),
	.A(\u_div/PartRem[2][3] ),
	.Y(\u_div/PartRem[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U61 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][2] ),
	.A(\u_div/PartRem[3][2] ),
	.Y(\u_div/PartRem[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U62 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][0] ),
	.A(a[4]),
	.Y(\u_div/PartRem[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U63 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][2] ),
	.A(\u_div/PartRem[2][2] ),
	.Y(\u_div/PartRem[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U64 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][1] ),
	.A(\u_div/PartRem[3][1] ),
	.Y(\u_div/PartRem[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U65 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][0] ),
	.A(a[1]),
	.Y(\u_div/PartRem[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ARITHMETIC_UNIT_DATA_WIDTH8_DW01_sub_0 (
	A, 
	B, 
	CI, 
	DIFF, 
	CO, 
	VDD, 
	VSS);
   input [8:0] A;
   input [8:0] B;
   input CI;
   output [8:0] DIFF;
   output CO;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire [9:0] carry;

   // Module instantiations
   ADDFX2M U2_5 (
	.A(A[5]),
	.B(n5),
	.CI(carry[5]),
	.S(DIFF[5]),
	.CO(carry[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_3 (
	.A(A[3]),
	.B(n7),
	.CI(carry[3]),
	.S(DIFF[3]),
	.CO(carry[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_2 (
	.A(A[2]),
	.B(n8),
	.CI(carry[2]),
	.S(DIFF[2]),
	.CO(carry[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_6 (
	.A(A[6]),
	.B(n4),
	.CI(carry[6]),
	.S(DIFF[6]),
	.CO(carry[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_4 (
	.A(A[4]),
	.B(n6),
	.CI(carry[4]),
	.S(DIFF[4]),
	.CO(carry[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_1 (
	.A(A[1]),
	.B(n9),
	.CI(carry[1]),
	.S(DIFF[1]),
	.CO(carry[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_7 (
	.A(A[7]),
	.B(n3),
	.CI(carry[7]),
	.S(DIFF[7]),
	.CO(carry[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U1 (
	.A(B[5]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U2 (
	.A(B[0]),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U3 (
	.A(B[2]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U4 (
	.A(B[3]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U5 (
	.A(B[4]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U6 (
	.AN(n10),
	.B(n1),
	.Y(carry[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U7 (
	.A(carry[8]),
	.Y(DIFF[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U8 (
	.A(n10),
	.B(A[0]),
	.Y(DIFF[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U9 (
	.A(A[0]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U10 (
	.A(B[7]),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U11 (
	.A(B[1]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U12 (
	.A(B[6]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ARITHMETIC_UNIT_DATA_WIDTH8_DW01_add_0 (
	A, 
	B, 
	CI, 
	SUM, 
	CO, 
	VDD, 
	VSS);
   input [8:0] A;
   input [8:0] B;
   input CI;
   output [8:0] SUM;
   output CO;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire [8:1] carry;

   // Module instantiations
   ADDFX2M U1_7 (
	.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(SUM[7]),
	.CO(SUM[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_5 (
	.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_3 (
	.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_2 (
	.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_6 (
	.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_4 (
	.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_1 (
	.A(A[1]),
	.B(B[1]),
	.CI(n1),
	.S(SUM[1]),
	.CO(carry[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U1 (
	.A(B[0]),
	.B(A[0]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2XLM U2 (
	.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ARITHMETIC_UNIT_DATA_WIDTH8_DW01_add_1 (
	A, 
	B, 
	CI, 
	SUM, 
	CO, 
	VDD, 
	VSS);
   input [13:0] A;
   input [13:0] B;
   input CI;
   output [13:0] SUM;
   output CO;
   inout VDD;
   inout VSS;

   // Internal wires
   wire \A[5] ;
   wire \A[4] ;
   wire \A[3] ;
   wire \A[2] ;
   wire \A[1] ;
   wire \A[0] ;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;

   assign SUM[6] = A[6] ;
   assign SUM[5] = \A[5]  ;
   assign \A[5]  = A[5] ;
   assign SUM[4] = \A[4]  ;
   assign \A[4]  = A[4] ;
   assign SUM[3] = \A[3]  ;
   assign \A[3]  = A[3] ;
   assign SUM[2] = \A[2]  ;
   assign \A[2]  = A[2] ;
   assign SUM[1] = \A[1]  ;
   assign \A[1]  = A[1] ;
   assign SUM[0] = \A[0]  ;
   assign \A[0]  = A[0] ;

   // Module instantiations
   NAND2X2M U2 (
	.A(A[7]),
	.B(B[7]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U3 (
	.A(B[13]),
	.B(n9),
	.Y(SUM[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U4 (
	.A(A[7]),
	.B(B[7]),
	.Y(SUM[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U5 (
	.A(n1),
	.B(n2),
	.Y(SUM[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U6 (
	.A(n3),
	.B(n4),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U7 (
	.A(n5),
	.B(n6),
	.Y(SUM[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U8 (
	.AN(n7),
	.B(n8),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X1M U9 (
	.A0N(n10),
	.A1N(A[12]),
	.B0(n11),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X1M U10 (
	.A0(A[12]),
	.A1(n10),
	.B0(B[12]),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U11 (
	.A(B[12]),
	.B(A[12]),
	.C(n10),
	.Y(SUM[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21BX1M U12 (
	.A0(n12),
	.A1(n13),
	.B0N(n14),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U13 (
	.A(n13),
	.B(n15),
	.Y(SUM[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U14 (
	.A(n14),
	.B(n12),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U15 (
	.A(B[11]),
	.B(A[11]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U16 (
	.A(B[11]),
	.B(A[11]),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   OA21X1M U17 (
	.A0(n16),
	.A1(n17),
	.B0(n18),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U18 (
	.A(n19),
	.B(n17),
	.Y(SUM[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2BB1X1M U19 (
	.A0N(n1),
	.A1N(n4),
	.B0(n3),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U20 (
	.A(B[9]),
	.B(A[9]),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U21 (
	.A(B[9]),
	.B(A[9]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   OA21X1M U22 (
	.A0(n6),
	.A1(n7),
	.B0(n8),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U23 (
	.A(B[8]),
	.B(A[8]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U24 (
	.A(B[8]),
	.B(A[8]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U25 (
	.AN(n16),
	.B(n18),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U26 (
	.A(B[10]),
	.B(A[10]),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U27 (
	.A(B[10]),
	.B(A[10]),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ARITHMETIC_UNIT_DATA_WIDTH8_DW02_mult_0 (
	A, 
	B, 
	TC, 
	PRODUCT, 
	VDD, 
	VSS);
   input [7:0] A;
   input [7:0] B;
   input TC;
   output [15:0] PRODUCT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire \ab[7][7] ;
   wire \ab[7][6] ;
   wire \ab[7][5] ;
   wire \ab[7][4] ;
   wire \ab[7][3] ;
   wire \ab[7][2] ;
   wire \ab[7][1] ;
   wire \ab[7][0] ;
   wire \ab[6][7] ;
   wire \ab[6][6] ;
   wire \ab[6][5] ;
   wire \ab[6][4] ;
   wire \ab[6][3] ;
   wire \ab[6][2] ;
   wire \ab[6][1] ;
   wire \ab[6][0] ;
   wire \ab[5][7] ;
   wire \ab[5][6] ;
   wire \ab[5][5] ;
   wire \ab[5][4] ;
   wire \ab[5][3] ;
   wire \ab[5][2] ;
   wire \ab[5][1] ;
   wire \ab[5][0] ;
   wire \ab[4][7] ;
   wire \ab[4][6] ;
   wire \ab[4][5] ;
   wire \ab[4][4] ;
   wire \ab[4][3] ;
   wire \ab[4][2] ;
   wire \ab[4][1] ;
   wire \ab[4][0] ;
   wire \ab[3][7] ;
   wire \ab[3][6] ;
   wire \ab[3][5] ;
   wire \ab[3][4] ;
   wire \ab[3][3] ;
   wire \ab[3][2] ;
   wire \ab[3][1] ;
   wire \ab[3][0] ;
   wire \ab[2][7] ;
   wire \ab[2][6] ;
   wire \ab[2][5] ;
   wire \ab[2][4] ;
   wire \ab[2][3] ;
   wire \ab[2][2] ;
   wire \ab[2][1] ;
   wire \ab[2][0] ;
   wire \ab[1][7] ;
   wire \ab[1][6] ;
   wire \ab[1][5] ;
   wire \ab[1][4] ;
   wire \ab[1][3] ;
   wire \ab[1][2] ;
   wire \ab[1][1] ;
   wire \ab[1][0] ;
   wire \ab[0][7] ;
   wire \ab[0][6] ;
   wire \ab[0][5] ;
   wire \ab[0][4] ;
   wire \ab[0][3] ;
   wire \ab[0][2] ;
   wire \ab[0][1] ;
   wire \CARRYB[7][6] ;
   wire \CARRYB[7][5] ;
   wire \CARRYB[7][4] ;
   wire \CARRYB[7][3] ;
   wire \CARRYB[7][2] ;
   wire \CARRYB[7][1] ;
   wire \CARRYB[7][0] ;
   wire \CARRYB[6][6] ;
   wire \CARRYB[6][5] ;
   wire \CARRYB[6][4] ;
   wire \CARRYB[6][3] ;
   wire \CARRYB[6][2] ;
   wire \CARRYB[6][1] ;
   wire \CARRYB[6][0] ;
   wire \CARRYB[5][6] ;
   wire \CARRYB[5][5] ;
   wire \CARRYB[5][4] ;
   wire \CARRYB[5][3] ;
   wire \CARRYB[5][2] ;
   wire \CARRYB[5][1] ;
   wire \CARRYB[5][0] ;
   wire \CARRYB[4][6] ;
   wire \CARRYB[4][5] ;
   wire \CARRYB[4][4] ;
   wire \CARRYB[4][3] ;
   wire \CARRYB[4][2] ;
   wire \CARRYB[4][1] ;
   wire \CARRYB[4][0] ;
   wire \CARRYB[3][6] ;
   wire \CARRYB[3][5] ;
   wire \CARRYB[3][4] ;
   wire \CARRYB[3][3] ;
   wire \CARRYB[3][2] ;
   wire \CARRYB[3][1] ;
   wire \CARRYB[3][0] ;
   wire \CARRYB[2][6] ;
   wire \CARRYB[2][5] ;
   wire \CARRYB[2][4] ;
   wire \CARRYB[2][3] ;
   wire \CARRYB[2][2] ;
   wire \CARRYB[2][1] ;
   wire \CARRYB[2][0] ;
   wire \SUMB[7][6] ;
   wire \SUMB[7][5] ;
   wire \SUMB[7][4] ;
   wire \SUMB[7][3] ;
   wire \SUMB[7][2] ;
   wire \SUMB[7][1] ;
   wire \SUMB[7][0] ;
   wire \SUMB[6][6] ;
   wire \SUMB[6][5] ;
   wire \SUMB[6][4] ;
   wire \SUMB[6][3] ;
   wire \SUMB[6][2] ;
   wire \SUMB[6][1] ;
   wire \SUMB[5][6] ;
   wire \SUMB[5][5] ;
   wire \SUMB[5][4] ;
   wire \SUMB[5][3] ;
   wire \SUMB[5][2] ;
   wire \SUMB[5][1] ;
   wire \SUMB[4][6] ;
   wire \SUMB[4][5] ;
   wire \SUMB[4][4] ;
   wire \SUMB[4][3] ;
   wire \SUMB[4][2] ;
   wire \SUMB[4][1] ;
   wire \SUMB[3][6] ;
   wire \SUMB[3][5] ;
   wire \SUMB[3][4] ;
   wire \SUMB[3][3] ;
   wire \SUMB[3][2] ;
   wire \SUMB[3][1] ;
   wire \SUMB[2][6] ;
   wire \SUMB[2][5] ;
   wire \SUMB[2][4] ;
   wire \SUMB[2][3] ;
   wire \SUMB[2][2] ;
   wire \SUMB[2][1] ;
   wire \SUMB[1][6] ;
   wire \SUMB[1][5] ;
   wire \SUMB[1][4] ;
   wire \SUMB[1][3] ;
   wire \SUMB[1][2] ;
   wire \SUMB[1][1] ;
   wire \A1[12] ;
   wire \A1[11] ;
   wire \A1[10] ;
   wire \A1[9] ;
   wire \A1[8] ;
   wire \A1[7] ;
   wire \A1[6] ;
   wire \A1[4] ;
   wire \A1[3] ;
   wire \A1[2] ;
   wire \A1[1] ;
   wire \A1[0] ;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;

   // Module instantiations
   ADDFX2M S3_6_6 (
	.A(\ab[6][6] ),
	.B(\CARRYB[5][6] ),
	.CI(\ab[5][7] ),
	.S(\SUMB[6][6] ),
	.CO(\CARRYB[6][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_5_6 (
	.A(\ab[5][6] ),
	.B(\CARRYB[4][6] ),
	.CI(\ab[4][7] ),
	.S(\SUMB[5][6] ),
	.CO(\CARRYB[5][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S5_6 (
	.A(\ab[7][6] ),
	.B(\CARRYB[6][6] ),
	.CI(\ab[6][7] ),
	.S(\SUMB[7][6] ),
	.CO(\CARRYB[7][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_5 (
	.A(\ab[7][5] ),
	.B(\CARRYB[6][5] ),
	.CI(\SUMB[6][6] ),
	.S(\SUMB[7][5] ),
	.CO(\CARRYB[7][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_5 (
	.A(\ab[6][5] ),
	.B(\CARRYB[5][5] ),
	.CI(\SUMB[5][6] ),
	.S(\SUMB[6][5] ),
	.CO(\CARRYB[6][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_4 (
	.A(\ab[6][4] ),
	.B(\CARRYB[5][4] ),
	.CI(\SUMB[5][5] ),
	.S(\SUMB[6][4] ),
	.CO(\CARRYB[6][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_5 (
	.A(\ab[5][5] ),
	.B(\CARRYB[4][5] ),
	.CI(\SUMB[4][6] ),
	.S(\SUMB[5][5] ),
	.CO(\CARRYB[5][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_4_6 (
	.A(\ab[4][6] ),
	.B(\CARRYB[3][6] ),
	.CI(\ab[3][7] ),
	.S(\SUMB[4][6] ),
	.CO(\CARRYB[4][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_4 (
	.A(\ab[4][4] ),
	.B(\CARRYB[3][4] ),
	.CI(\SUMB[3][5] ),
	.S(\SUMB[4][4] ),
	.CO(\CARRYB[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_3_6 (
	.A(\ab[3][6] ),
	.B(\CARRYB[2][6] ),
	.CI(\ab[2][7] ),
	.S(\SUMB[3][6] ),
	.CO(\CARRYB[3][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_5 (
	.A(\ab[3][5] ),
	.B(\CARRYB[2][5] ),
	.CI(\SUMB[2][6] ),
	.S(\SUMB[3][5] ),
	.CO(\CARRYB[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_2_6 (
	.A(\ab[2][6] ),
	.B(n9),
	.CI(\ab[1][7] ),
	.S(\SUMB[2][6] ),
	.CO(\CARRYB[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_4 (
	.A(\ab[3][4] ),
	.B(\CARRYB[2][4] ),
	.CI(\SUMB[2][5] ),
	.S(\SUMB[3][4] ),
	.CO(\CARRYB[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_5 (
	.A(\ab[2][5] ),
	.B(n8),
	.CI(\SUMB[1][6] ),
	.S(\SUMB[2][5] ),
	.CO(\CARRYB[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_4 (
	.A(\ab[2][4] ),
	.B(n7),
	.CI(\SUMB[1][5] ),
	.S(\SUMB[2][4] ),
	.CO(\CARRYB[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_3 (
	.A(\ab[6][3] ),
	.B(\CARRYB[5][3] ),
	.CI(\SUMB[5][4] ),
	.S(\SUMB[6][3] ),
	.CO(\CARRYB[6][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_2 (
	.A(\ab[6][2] ),
	.B(\CARRYB[5][2] ),
	.CI(\SUMB[5][3] ),
	.S(\SUMB[6][2] ),
	.CO(\CARRYB[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_4 (
	.A(\ab[5][4] ),
	.B(\CARRYB[4][4] ),
	.CI(\SUMB[4][5] ),
	.S(\SUMB[5][4] ),
	.CO(\CARRYB[5][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_3 (
	.A(\ab[5][3] ),
	.B(\CARRYB[4][3] ),
	.CI(\SUMB[4][4] ),
	.S(\SUMB[5][3] ),
	.CO(\CARRYB[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_1 (
	.A(\ab[6][1] ),
	.B(\CARRYB[5][1] ),
	.CI(\SUMB[5][2] ),
	.S(\SUMB[6][1] ),
	.CO(\CARRYB[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_6_0 (
	.A(\ab[6][0] ),
	.B(\CARRYB[5][0] ),
	.CI(\SUMB[5][1] ),
	.S(\A1[4] ),
	.CO(\CARRYB[6][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_5 (
	.A(\ab[4][5] ),
	.B(\CARRYB[3][5] ),
	.CI(\SUMB[3][6] ),
	.S(\SUMB[4][5] ),
	.CO(\CARRYB[4][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_2 (
	.A(\ab[5][2] ),
	.B(\CARRYB[4][2] ),
	.CI(\SUMB[4][3] ),
	.S(\SUMB[5][2] ),
	.CO(\CARRYB[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_1 (
	.A(\ab[5][1] ),
	.B(\CARRYB[4][1] ),
	.CI(\SUMB[4][2] ),
	.S(\SUMB[5][1] ),
	.CO(\CARRYB[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_5_0 (
	.A(\ab[5][0] ),
	.B(\CARRYB[4][0] ),
	.CI(\SUMB[4][1] ),
	.S(\A1[3] ),
	.CO(\CARRYB[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_3 (
	.A(\ab[4][3] ),
	.B(\CARRYB[3][3] ),
	.CI(\SUMB[3][4] ),
	.S(\SUMB[4][3] ),
	.CO(\CARRYB[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_2 (
	.A(\ab[4][2] ),
	.B(\CARRYB[3][2] ),
	.CI(\SUMB[3][3] ),
	.S(\SUMB[4][2] ),
	.CO(\CARRYB[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_1 (
	.A(\ab[4][1] ),
	.B(\CARRYB[3][1] ),
	.CI(\SUMB[3][2] ),
	.S(\SUMB[4][1] ),
	.CO(\CARRYB[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_4_0 (
	.A(\ab[4][0] ),
	.B(\CARRYB[3][0] ),
	.CI(\SUMB[3][1] ),
	.S(\A1[2] ),
	.CO(\CARRYB[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_3 (
	.A(\ab[3][3] ),
	.B(\CARRYB[2][3] ),
	.CI(\SUMB[2][4] ),
	.S(\SUMB[3][3] ),
	.CO(\CARRYB[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_2 (
	.A(\ab[3][2] ),
	.B(\CARRYB[2][2] ),
	.CI(\SUMB[2][3] ),
	.S(\SUMB[3][2] ),
	.CO(\CARRYB[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_1 (
	.A(\ab[3][1] ),
	.B(\CARRYB[2][1] ),
	.CI(\SUMB[2][2] ),
	.S(\SUMB[3][1] ),
	.CO(\CARRYB[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_3_0 (
	.A(\ab[3][0] ),
	.B(\CARRYB[2][0] ),
	.CI(\SUMB[2][1] ),
	.S(\A1[1] ),
	.CO(\CARRYB[3][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_3 (
	.A(\ab[2][3] ),
	.B(n3),
	.CI(\SUMB[1][4] ),
	.S(\SUMB[2][3] ),
	.CO(\CARRYB[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_2 (
	.A(\ab[2][2] ),
	.B(n6),
	.CI(\SUMB[1][3] ),
	.S(\SUMB[2][2] ),
	.CO(\CARRYB[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_1 (
	.A(\ab[2][1] ),
	.B(n5),
	.CI(\SUMB[1][2] ),
	.S(\SUMB[2][1] ),
	.CO(\CARRYB[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_2_0 (
	.A(\ab[2][0] ),
	.B(n4),
	.CI(\SUMB[1][1] ),
	.S(\A1[0] ),
	.CO(\CARRYB[2][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_2 (
	.A(\ab[7][2] ),
	.B(\CARRYB[6][2] ),
	.CI(\SUMB[6][3] ),
	.S(\SUMB[7][2] ),
	.CO(\CARRYB[7][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_1 (
	.A(\ab[7][1] ),
	.B(\CARRYB[6][1] ),
	.CI(\SUMB[6][2] ),
	.S(\SUMB[7][1] ),
	.CO(\CARRYB[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_0 (
	.A(\ab[7][0] ),
	.B(\CARRYB[6][0] ),
	.CI(\SUMB[6][1] ),
	.S(\SUMB[7][0] ),
	.CO(\CARRYB[7][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_4 (
	.A(\ab[7][4] ),
	.B(\CARRYB[6][4] ),
	.CI(\SUMB[6][5] ),
	.S(\SUMB[7][4] ),
	.CO(\CARRYB[7][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_3 (
	.A(\ab[7][3] ),
	.B(\CARRYB[6][3] ),
	.CI(\SUMB[6][4] ),
	.S(\SUMB[7][3] ),
	.CO(\CARRYB[7][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U2 (
	.A(\ab[0][4] ),
	.B(\ab[1][3] ),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U3 (
	.A(\ab[0][1] ),
	.B(\ab[1][0] ),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U4 (
	.A(\ab[0][2] ),
	.B(\ab[1][1] ),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U5 (
	.A(\ab[0][3] ),
	.B(\ab[1][2] ),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U6 (
	.A(\ab[0][5] ),
	.B(\ab[1][4] ),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U7 (
	.A(\ab[0][6] ),
	.B(\ab[1][5] ),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U8 (
	.A(\ab[0][7] ),
	.B(\ab[1][6] ),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U9 (
	.A(\CARRYB[7][6] ),
	.B(\ab[7][7] ),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U10 (
	.A(B[0]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U11 (
	.A(B[1]),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U12 (
	.A(B[2]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U13 (
	.A(B[3]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U14 (
	.A(B[4]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U15 (
	.A(A[7]),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX2M U16 (
	.A(A[6]),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U17 (
	.A(\CARRYB[7][1] ),
	.B(\SUMB[7][2] ),
	.Y(\A1[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U18 (
	.A(\CARRYB[7][2] ),
	.B(\SUMB[7][3] ),
	.Y(\A1[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U19 (
	.A(\CARRYB[7][3] ),
	.B(\SUMB[7][4] ),
	.Y(\A1[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U20 (
	.A(\CARRYB[7][1] ),
	.B(\SUMB[7][2] ),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U21 (
	.A(\CARRYB[7][0] ),
	.B(\SUMB[7][1] ),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U22 (
	.A(\CARRYB[7][2] ),
	.B(\SUMB[7][3] ),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U23 (
	.A(\CARRYB[7][4] ),
	.B(\SUMB[7][5] ),
	.Y(\A1[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U24 (
	.A(\CARRYB[7][5] ),
	.B(\SUMB[7][6] ),
	.Y(\A1[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U25 (
	.A(\CARRYB[7][3] ),
	.B(\SUMB[7][4] ),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U26 (
	.A(\CARRYB[7][4] ),
	.B(\SUMB[7][5] ),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U27 (
	.A(\CARRYB[7][6] ),
	.B(\ab[7][7] ),
	.Y(\A1[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U28 (
	.A(\CARRYB[7][5] ),
	.B(\SUMB[7][6] ),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U29 (
	.A(\ab[1][0] ),
	.B(\ab[0][1] ),
	.Y(PRODUCT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U30 (
	.A(\ab[1][1] ),
	.B(\ab[0][2] ),
	.Y(\SUMB[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U31 (
	.A(\ab[1][2] ),
	.B(\ab[0][3] ),
	.Y(\SUMB[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U32 (
	.A(\ab[1][3] ),
	.B(\ab[0][4] ),
	.Y(\SUMB[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U33 (
	.A(\ab[1][4] ),
	.B(\ab[0][5] ),
	.Y(\SUMB[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U34 (
	.A(\ab[1][5] ),
	.B(\ab[0][6] ),
	.Y(\SUMB[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U35 (
	.A(\ab[1][6] ),
	.B(\ab[0][7] ),
	.Y(\SUMB[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U36 (
	.A(\CARRYB[7][0] ),
	.B(\SUMB[7][1] ),
	.Y(\A1[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U37 (
	.A(A[1]),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U38 (
	.A(A[2]),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U39 (
	.A(A[0]),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U40 (
	.A(B[6]),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U41 (
	.A(B[5]),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U42 (
	.A(B[7]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U43 (
	.A(A[4]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U44 (
	.A(A[3]),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U45 (
	.A(A[5]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U47 (
	.A(n25),
	.B(n17),
	.Y(\ab[7][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U48 (
	.A(n25),
	.B(n18),
	.Y(\ab[7][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U49 (
	.A(n25),
	.B(n19),
	.Y(\ab[7][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U50 (
	.A(n25),
	.B(n20),
	.Y(\ab[7][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U51 (
	.A(n25),
	.B(n21),
	.Y(\ab[7][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U52 (
	.A(n25),
	.B(n22),
	.Y(\ab[7][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U53 (
	.A(n25),
	.B(n23),
	.Y(\ab[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U54 (
	.A(n25),
	.B(n24),
	.Y(\ab[7][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U55 (
	.A(n17),
	.B(n26),
	.Y(\ab[6][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U56 (
	.A(n18),
	.B(n26),
	.Y(\ab[6][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U57 (
	.A(n19),
	.B(n26),
	.Y(\ab[6][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U58 (
	.A(n20),
	.B(n26),
	.Y(\ab[6][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U59 (
	.A(n21),
	.B(n26),
	.Y(\ab[6][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U60 (
	.A(n22),
	.B(n26),
	.Y(\ab[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U61 (
	.A(n23),
	.B(n26),
	.Y(\ab[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U62 (
	.A(n24),
	.B(n26),
	.Y(\ab[6][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U63 (
	.A(n17),
	.B(n27),
	.Y(\ab[5][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U64 (
	.A(n18),
	.B(n27),
	.Y(\ab[5][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U65 (
	.A(n19),
	.B(n27),
	.Y(\ab[5][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U66 (
	.A(n20),
	.B(n27),
	.Y(\ab[5][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U67 (
	.A(n21),
	.B(n27),
	.Y(\ab[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U68 (
	.A(n22),
	.B(n27),
	.Y(\ab[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U69 (
	.A(n23),
	.B(n27),
	.Y(\ab[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U70 (
	.A(n24),
	.B(n27),
	.Y(\ab[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U71 (
	.A(n17),
	.B(n28),
	.Y(\ab[4][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U72 (
	.A(n18),
	.B(n28),
	.Y(\ab[4][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U73 (
	.A(n19),
	.B(n28),
	.Y(\ab[4][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U74 (
	.A(n20),
	.B(n28),
	.Y(\ab[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U75 (
	.A(n21),
	.B(n28),
	.Y(\ab[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U76 (
	.A(n22),
	.B(n28),
	.Y(\ab[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U77 (
	.A(n23),
	.B(n28),
	.Y(\ab[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U78 (
	.A(n24),
	.B(n28),
	.Y(\ab[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U79 (
	.A(n17),
	.B(n29),
	.Y(\ab[3][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U80 (
	.A(n18),
	.B(n29),
	.Y(\ab[3][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U81 (
	.A(n19),
	.B(n29),
	.Y(\ab[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U82 (
	.A(n20),
	.B(n29),
	.Y(\ab[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U83 (
	.A(n21),
	.B(n29),
	.Y(\ab[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U84 (
	.A(n22),
	.B(n29),
	.Y(\ab[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U85 (
	.A(n23),
	.B(n29),
	.Y(\ab[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U86 (
	.A(n24),
	.B(n29),
	.Y(\ab[3][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U87 (
	.A(n17),
	.B(n30),
	.Y(\ab[2][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U88 (
	.A(n18),
	.B(n30),
	.Y(\ab[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U89 (
	.A(n19),
	.B(n30),
	.Y(\ab[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U90 (
	.A(n20),
	.B(n30),
	.Y(\ab[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U91 (
	.A(n21),
	.B(n30),
	.Y(\ab[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U92 (
	.A(n22),
	.B(n30),
	.Y(\ab[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U93 (
	.A(n23),
	.B(n30),
	.Y(\ab[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U94 (
	.A(n24),
	.B(n30),
	.Y(\ab[2][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U95 (
	.A(n17),
	.B(n31),
	.Y(\ab[1][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U96 (
	.A(n18),
	.B(n31),
	.Y(\ab[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U97 (
	.A(n19),
	.B(n31),
	.Y(\ab[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U98 (
	.A(n20),
	.B(n31),
	.Y(\ab[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U99 (
	.A(n21),
	.B(n31),
	.Y(\ab[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U100 (
	.A(n22),
	.B(n31),
	.Y(\ab[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U101 (
	.A(n23),
	.B(n31),
	.Y(\ab[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U102 (
	.A(n24),
	.B(n31),
	.Y(\ab[1][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U103 (
	.A(n17),
	.B(n32),
	.Y(\ab[0][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U104 (
	.A(n18),
	.B(n32),
	.Y(\ab[0][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U105 (
	.A(n19),
	.B(n32),
	.Y(\ab[0][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U106 (
	.A(n20),
	.B(n32),
	.Y(\ab[0][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U107 (
	.A(n21),
	.B(n32),
	.Y(\ab[0][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U108 (
	.A(n22),
	.B(n32),
	.Y(\ab[0][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U109 (
	.A(n23),
	.B(n32),
	.Y(\ab[0][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U110 (
	.A(n24),
	.B(n32),
	.Y(PRODUCT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   ARITHMETIC_UNIT_DATA_WIDTH8_DW01_add_1 FS_1 (
	.A({ FE_UNCONNECTEDZ_0,
		\A1[12] ,
		\A1[11] ,
		\A1[10] ,
		\A1[9] ,
		\A1[8] ,
		\A1[7] ,
		\A1[6] ,
		\SUMB[7][0] ,
		\A1[4] ,
		\A1[3] ,
		\A1[2] ,
		\A1[1] ,
		\A1[0]  }),
	.B({ n10,
		n16,
		n15,
		n14,
		n13,
		n11,
		n12,
		FE_UNCONNECTEDZ_1,
		FE_UNCONNECTEDZ_2,
		FE_UNCONNECTEDZ_3,
		FE_UNCONNECTEDZ_4,
		FE_UNCONNECTEDZ_5,
		FE_UNCONNECTEDZ_6,
		FE_UNCONNECTEDZ_7 }),
	.SUM({ PRODUCT[15],
		PRODUCT[14],
		PRODUCT[13],
		PRODUCT[12],
		PRODUCT[11],
		PRODUCT[10],
		PRODUCT[9],
		PRODUCT[8],
		PRODUCT[7],
		PRODUCT[6],
		PRODUCT[5],
		PRODUCT[4],
		PRODUCT[3],
		PRODUCT[2] }), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module ARITHMETIC_UNIT_DATA_WIDTH8_test_1 (
	A_Arith, 
	B_Arith, 
	clk, 
	Arith_En, 
	ALU_FUN_LS, 
	Arith_OUT_reg, 
	Carry_OUT_reg, 
	Arith_Flag_reg, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] A_Arith;
   input [7:0] B_Arith;
   input clk;
   input Arith_En;
   input [1:0] ALU_FUN_LS;
   output [7:0] Arith_OUT_reg;
   output [7:0] Carry_OUT_reg;
   output Arith_Flag_reg;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N16;
   wire N17;
   wire N18;
   wire N19;
   wire N20;
   wire N21;
   wire N22;
   wire N23;
   wire N24;
   wire N25;
   wire N26;
   wire N27;
   wire N28;
   wire N29;
   wire N30;
   wire N31;
   wire N32;
   wire N33;
   wire N34;
   wire N35;
   wire N36;
   wire N37;
   wire N38;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire N43;
   wire N44;
   wire N45;
   wire N46;
   wire N47;
   wire N48;
   wire N49;
   wire N50;
   wire N51;
   wire N52;
   wire N53;
   wire N54;
   wire N55;
   wire N56;
   wire N57;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n63;
   wire n64;
   wire n65;
   wire n69;
   wire n70;
   wire [7:0] Arith_OUT;
   wire [7:0] Carry_OUT;

   // Module instantiations
   SDFFQX1M Arith_Flag_reg_reg (
	.SI(test_si),
	.SE(test_se),
	.D(Arith_En),
	.CK(clk),
	.Q(Arith_Flag_reg), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[5]  (
	.SI(Arith_OUT_reg[4]),
	.SE(test_se),
	.D(Arith_OUT[5]),
	.CK(clk),
	.Q(Arith_OUT_reg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[6]  (
	.SI(Arith_OUT_reg[5]),
	.SE(test_se),
	.D(Arith_OUT[6]),
	.CK(clk),
	.Q(Arith_OUT_reg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[7]  (
	.SI(Arith_OUT_reg[6]),
	.SE(test_se),
	.D(Arith_OUT[7]),
	.CK(clk),
	.Q(Arith_OUT_reg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[4]  (
	.SI(Arith_OUT_reg[3]),
	.SE(test_se),
	.D(Arith_OUT[4]),
	.CK(clk),
	.Q(Arith_OUT_reg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[1]  (
	.SI(Carry_OUT_reg[0]),
	.SE(test_se),
	.D(Carry_OUT[1]),
	.CK(clk),
	.Q(Carry_OUT_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[0]  (
	.SI(Arith_OUT_reg[7]),
	.SE(test_se),
	.D(n63),
	.CK(clk),
	.Q(Carry_OUT_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[2]  (
	.SI(Carry_OUT_reg[1]),
	.SE(test_se),
	.D(Carry_OUT[2]),
	.CK(clk),
	.Q(Carry_OUT_reg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[3]  (
	.SI(Carry_OUT_reg[2]),
	.SE(test_se),
	.D(Carry_OUT[3]),
	.CK(clk),
	.Q(Carry_OUT_reg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[4]  (
	.SI(Carry_OUT_reg[3]),
	.SE(test_se),
	.D(Carry_OUT[4]),
	.CK(clk),
	.Q(Carry_OUT_reg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[5]  (
	.SI(Carry_OUT_reg[4]),
	.SE(test_se),
	.D(Carry_OUT[5]),
	.CK(clk),
	.Q(Carry_OUT_reg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[3]  (
	.SI(Arith_OUT_reg[2]),
	.SE(test_se),
	.D(Arith_OUT[3]),
	.CK(clk),
	.Q(Arith_OUT_reg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[6]  (
	.SI(Carry_OUT_reg[5]),
	.SE(test_se),
	.D(Carry_OUT[6]),
	.CK(clk),
	.Q(Carry_OUT_reg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Carry_OUT_reg_reg[7]  (
	.SI(Carry_OUT_reg[6]),
	.SE(test_se),
	.D(Carry_OUT[7]),
	.CK(clk),
	.Q(Carry_OUT_reg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[2]  (
	.SI(Arith_OUT_reg[1]),
	.SE(test_se),
	.D(Arith_OUT[2]),
	.CK(clk),
	.Q(Arith_OUT_reg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[1]  (
	.SI(Arith_OUT_reg[0]),
	.SE(test_se),
	.D(Arith_OUT[1]),
	.CK(clk),
	.Q(Arith_OUT_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Arith_OUT_reg_reg[0]  (
	.SI(Arith_Flag_reg),
	.SE(test_se),
	.D(Arith_OUT[0]),
	.CK(clk),
	.Q(Arith_OUT_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX2M U40 (
	.AN(Arith_En),
	.B(n65),
	.C(n64),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U41 (
	.A0(N48),
	.A1(n26),
	.B0(n27),
	.Y(Carry_OUT[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U42 (
	.A0(N49),
	.A1(n26),
	.B0(n27),
	.Y(Carry_OUT[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U43 (
	.A0(N47),
	.A1(n26),
	.B0(n27),
	.Y(Carry_OUT[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U44 (
	.A0(N46),
	.A1(n26),
	.B0(n27),
	.Y(Carry_OUT[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U45 (
	.A0(N45),
	.A1(n26),
	.B0(n27),
	.Y(Carry_OUT[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U46 (
	.A0(N44),
	.A1(n26),
	.B0(n27),
	.Y(Carry_OUT[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U47 (
	.A0(N43),
	.A1(n26),
	.B0(n27),
	.Y(Carry_OUT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U48 (
	.A(ALU_FUN_LS[1]),
	.Y(n65), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U49 (
	.A(ALU_FUN_LS[0]),
	.Y(n64), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX4M U51 (
	.AN(Arith_En),
	.B(n65),
	.C(ALU_FUN_LS[0]),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX2M U53 (
	.AN(Arith_En),
	.B(ALU_FUN_LS[1]),
	.C(n64),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX2M U55 (
	.AN(Arith_En),
	.B(ALU_FUN_LS[0]),
	.C(ALU_FUN_LS[1]),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U56 (
	.A(n44),
	.B(n45),
	.Y(Arith_OUT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U57 (
	.A0(N35),
	.A1(n26),
	.B0(N26),
	.B1(n30),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U58 (
	.A0(N51),
	.A1(n33),
	.B0(N17),
	.B1(n29),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U59 (
	.A(n42),
	.B(n43),
	.Y(Arith_OUT[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U60 (
	.A0(N36),
	.A1(n26),
	.B0(N27),
	.B1(n30),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U61 (
	.A0(N52),
	.A1(n33),
	.B0(N18),
	.B1(n29),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U62 (
	.A(n40),
	.B(n41),
	.Y(Arith_OUT[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U63 (
	.A0(N37),
	.A1(n26),
	.B0(N28),
	.B1(n30),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U64 (
	.A0(N53),
	.A1(n33),
	.B0(N19),
	.B1(n29),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U65 (
	.A(n38),
	.B(n39),
	.Y(Arith_OUT[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U66 (
	.A0(N38),
	.A1(n26),
	.B0(N29),
	.B1(n30),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U67 (
	.A0(N54),
	.A1(n33),
	.B0(N20),
	.B1(n29),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U68 (
	.A(n36),
	.B(n37),
	.Y(Arith_OUT[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U69 (
	.A0(N39),
	.A1(n26),
	.B0(N30),
	.B1(n30),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U70 (
	.A0(N55),
	.A1(n33),
	.B0(N21),
	.B1(n29),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U71 (
	.A(n31),
	.B(n32),
	.Y(Arith_OUT[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U72 (
	.A0(N57),
	.A1(n33),
	.B0(N23),
	.B1(n29),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U73 (
	.A0(N41),
	.A1(n26),
	.B0(N32),
	.B1(n30),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U74 (
	.A(n28),
	.Y(n63), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U75 (
	.A0(N42),
	.A1(n26),
	.B0(N24),
	.B1(n29),
	.C0(n27),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U76 (
	.A(N33),
	.B(n30),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U77 (
	.A(n34),
	.B(n35),
	.Y(Arith_OUT[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U78 (
	.A0(N40),
	.A1(n26),
	.B0(N31),
	.B1(n30),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U79 (
	.A0(N56),
	.A1(n33),
	.B0(N22),
	.B1(n29),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U80 (
	.A(n46),
	.B(n47),
	.Y(Arith_OUT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U81 (
	.A0(N34),
	.A1(n26),
	.B0(N25),
	.B1(n30),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   AO2B2X2M U82 (
	.A0(N50),
	.A1N(n70),
	.B0(N16),
	.B1(n29),
	.Y(n69), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U84 (
	.A(n69),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U85 (
	.A(n33),
	.Y(n70), 
	.VSS(VSS), 
	.VDD(VDD));
   ARITHMETIC_UNIT_DATA_WIDTH8_DW_div_uns_0 div_27 (
	.a(A_Arith),
	.b(B_Arith),
	.quotient({ N57,
		N56,
		N55,
		N54,
		N53,
		N52,
		N51,
		N50 }), 
	.VDD(VDD), 
	.VSS(VSS));
   ARITHMETIC_UNIT_DATA_WIDTH8_DW01_sub_0 sub_25 (
	.A({ FE_UNCONNECTEDZ_0,
		A_Arith }),
	.B({ FE_UNCONNECTEDZ_1,
		B_Arith }),
	.DIFF({ N33,
		N32,
		N31,
		N30,
		N29,
		N28,
		N27,
		N26,
		N25 }), 
	.VDD(VDD), 
	.VSS(VSS));
   ARITHMETIC_UNIT_DATA_WIDTH8_DW01_add_0 add_24 (
	.A({ FE_UNCONNECTEDZ_2,
		A_Arith }),
	.B({ FE_UNCONNECTEDZ_3,
		B_Arith }),
	.SUM({ N24,
		N23,
		N22,
		N21,
		N20,
		N19,
		N18,
		N17,
		N16 }), 
	.VDD(VDD), 
	.VSS(VSS));
   ARITHMETIC_UNIT_DATA_WIDTH8_DW02_mult_0 mult_26 (
	.A(A_Arith),
	.B(B_Arith),
	.PRODUCT({ N49,
		N48,
		N47,
		N46,
		N45,
		N44,
		N43,
		N42,
		N41,
		N40,
		N39,
		N38,
		N37,
		N36,
		N35,
		N34 }), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module LOGIC_UNIT_DATA_WIDTH8_test_1 (
	A_Logic, 
	B_Logic, 
	clk, 
	Logic_En, 
	ALU_FUN_LS, 
	Logic_OUT_reg, 
	Logic_Flag_reg, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] A_Logic;
   input [7:0] B_Logic;
   input clk;
   input Logic_En;
   input [1:0] ALU_FUN_LS;
   output [7:0] Logic_OUT_reg;
   output Logic_Flag_reg;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire [7:0] Logic_OUT;

   // Module instantiations
   SDFFQX1M Logic_Flag_reg_reg (
	.SI(test_si),
	.SE(test_se),
	.D(Logic_En),
	.CK(clk),
	.Q(Logic_Flag_reg), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[7]  (
	.SI(Logic_OUT_reg[6]),
	.SE(test_se),
	.D(Logic_OUT[7]),
	.CK(clk),
	.Q(Logic_OUT_reg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[5]  (
	.SI(Logic_OUT_reg[4]),
	.SE(test_se),
	.D(Logic_OUT[5]),
	.CK(clk),
	.Q(Logic_OUT_reg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[2]  (
	.SI(Logic_OUT_reg[1]),
	.SE(test_se),
	.D(Logic_OUT[2]),
	.CK(clk),
	.Q(Logic_OUT_reg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[0]  (
	.SI(Logic_Flag_reg),
	.SE(test_se),
	.D(Logic_OUT[0]),
	.CK(clk),
	.Q(Logic_OUT_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[1]  (
	.SI(Logic_OUT_reg[0]),
	.SE(test_se),
	.D(Logic_OUT[1]),
	.CK(clk),
	.Q(Logic_OUT_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[4]  (
	.SI(Logic_OUT_reg[3]),
	.SE(test_se),
	.D(Logic_OUT[4]),
	.CK(clk),
	.Q(Logic_OUT_reg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[3]  (
	.SI(Logic_OUT_reg[2]),
	.SE(test_se),
	.D(Logic_OUT[3]),
	.CK(clk),
	.Q(Logic_OUT_reg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \Logic_OUT_reg_reg[6]  (
	.SI(Logic_OUT_reg[5]),
	.SE(test_se),
	.D(Logic_OUT[6]),
	.CK(clk),
	.Q(Logic_OUT_reg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U12 (
	.A0(n36),
	.A1(n23),
	.B0(B_Logic[5]),
	.B1(n37),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U13 (
	.A(B_Logic[5]),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221XLM U23 (
	.A0(A_Logic[6]),
	.A1(n28),
	.B0(n57),
	.B1(n29),
	.C0(n30),
	.Y(Logic_OUT[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21XLM U24 (
	.A0(A_Logic[6]),
	.A1(n34),
	.B0(n28),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U25 (
	.A0(n48),
	.A1(n55),
	.B0(B_Logic[1]),
	.B1(n49),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U26 (
	.A(B_Logic[1]),
	.Y(n55), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U27 (
	.A0(n51),
	.A1(n56),
	.B0(B_Logic[0]),
	.B1(n52),
	.Y(n50), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U28 (
	.A(B_Logic[0]),
	.Y(n56), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U29 (
	.A0(n45),
	.A1(n54),
	.B0(B_Logic[2]),
	.B1(n46),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U30 (
	.A(B_Logic[2]),
	.Y(n54), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U31 (
	.A0(n42),
	.A1(n53),
	.B0(B_Logic[3]),
	.B1(n43),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U32 (
	.A(B_Logic[3]),
	.Y(n53), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U33 (
	.A0(n39),
	.A1(n24),
	.B0(B_Logic[4]),
	.B1(n40),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U34 (
	.A(B_Logic[4]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1XLM U35 (
	.A0N(ALU_FUN_LS[0]),
	.A1N(A_Logic[7]),
	.B0(n27),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21XLM U36 (
	.A0(ALU_FUN_LS[0]),
	.A1(A_Logic[7]),
	.B0(B_Logic[7]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U37 (
	.A(A_Logic[6]),
	.Y(n57), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U38 (
	.A(Logic_En),
	.B(n21),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U39 (
	.A(Logic_En),
	.B(ALU_FUN_LS[1]),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U40 (
	.A(ALU_FUN_LS[1]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U42 (
	.A(ALU_FUN_LS[0]),
	.B(n21),
	.C(Logic_En),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U44 (
	.AN(ALU_FUN_LS[0]),
	.B(ALU_FUN_LS[1]),
	.C(Logic_En),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U45 (
	.A0(n33),
	.A1(n63),
	.B0(n29),
	.Y(n52), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U46 (
	.A0(n33),
	.A1(n62),
	.B0(n29),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U47 (
	.A0(n33),
	.A1(n61),
	.B0(n29),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U48 (
	.A0(n33),
	.A1(n60),
	.B0(n29),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U49 (
	.A0(n33),
	.A1(n59),
	.B0(n29),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U50 (
	.A0(n33),
	.A1(n58),
	.B0(n29),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U51 (
	.A0(n33),
	.A1(n57),
	.B0(n29),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U52 (
	.A0(A_Logic[1]),
	.A1(n28),
	.B0(n29),
	.B1(n62),
	.C0(n47),
	.Y(Logic_OUT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U53 (
	.A0(A_Logic[1]),
	.A1(n34),
	.B0(n28),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U54 (
	.A0(A_Logic[0]),
	.A1(n28),
	.B0(n29),
	.B1(n63),
	.C0(n50),
	.Y(Logic_OUT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U55 (
	.A0(A_Logic[0]),
	.A1(n34),
	.B0(n28),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U56 (
	.A0(A_Logic[2]),
	.A1(n28),
	.B0(n29),
	.B1(n61),
	.C0(n44),
	.Y(Logic_OUT[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U57 (
	.A0(A_Logic[2]),
	.A1(n34),
	.B0(n28),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U58 (
	.A0(A_Logic[3]),
	.A1(n28),
	.B0(n29),
	.B1(n60),
	.C0(n41),
	.Y(Logic_OUT[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U59 (
	.A0(A_Logic[3]),
	.A1(n34),
	.B0(n28),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U60 (
	.A0(A_Logic[4]),
	.A1(n28),
	.B0(n29),
	.B1(n59),
	.C0(n38),
	.Y(Logic_OUT[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U61 (
	.A0(A_Logic[4]),
	.A1(n34),
	.B0(n28),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U62 (
	.A0(A_Logic[5]),
	.A1(n28),
	.B0(n29),
	.B1(n58),
	.C0(n35),
	.Y(Logic_OUT[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U63 (
	.A0(A_Logic[5]),
	.A1(n34),
	.B0(n28),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U64 (
	.A0(n31),
	.A1(n22),
	.B0(B_Logic[6]),
	.B1(n32),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U65 (
	.A(B_Logic[6]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U66 (
	.AN(Logic_En),
	.B(n25),
	.Y(Logic_OUT[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U67 (
	.A(ALU_FUN_LS[1]),
	.B(n26),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U68 (
	.A(A_Logic[1]),
	.Y(n62), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U69 (
	.A(A_Logic[4]),
	.Y(n59), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U70 (
	.A(A_Logic[2]),
	.Y(n61), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U71 (
	.A(A_Logic[3]),
	.Y(n60), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U72 (
	.A(A_Logic[5]),
	.Y(n58), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U73 (
	.A(A_Logic[0]),
	.Y(n63), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module CMP_UNIT_DATA_WIDTH8_test_1 (
	A_Cmp, 
	B_Cmp, 
	clk, 
	CMP_EN, 
	ALU_FUN_LS, 
	CMP_OUT_reg, 
	CMP_Flag_reg, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] A_Cmp;
   input [7:0] B_Cmp;
   input clk;
   input CMP_EN;
   input [1:0] ALU_FUN_LS;
   output [7:0] CMP_OUT_reg;
   output CMP_Flag_reg;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N17;
   wire n8;
   wire n4;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire [1:0] CMP_OUT;

   // Module instantiations
   SDFFQX1M CMP_Flag_reg_reg (
	.SI(test_si),
	.SE(test_se),
	.D(CMP_EN),
	.CK(clk),
	.Q(CMP_Flag_reg), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \CMP_OUT_reg_reg[1]  (
	.SI(CMP_OUT_reg[0]),
	.SE(test_se),
	.D(CMP_OUT[1]),
	.CK(clk),
	.Q(CMP_OUT_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \CMP_OUT_reg_reg[0]  (
	.SI(CMP_Flag_reg),
	.SE(test_se),
	.D(CMP_OUT[0]),
	.CK(clk),
	.Q(CMP_OUT_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21XLM U5 (
	.A0(B_Cmp[5]),
	.A1(n28),
	.B0(n18),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2XLM U13 (
	.A(B_Cmp[5]),
	.B(n28),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X2M U14 (
	.A(n8),
	.B(ALU_FUN_LS[0]),
	.C(CMP_EN),
	.Y(CMP_OUT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BXLM U15 (
	.AN(A_Cmp[6]),
	.B(B_Cmp[6]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BXLM U19 (
	.AN(A_Cmp[0]),
	.B(B_Cmp[0]),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U20 (
	.A(B_Cmp[4]),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2XLM U21 (
	.A(B_Cmp[2]),
	.B(n26),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1XLM U22 (
	.A0N(n13),
	.A1N(A_Cmp[1]),
	.B0(B_Cmp[1]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2XLM U23 (
	.A(B_Cmp[3]),
	.B(n27),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BXLM U24 (
	.AN(A_Cmp[4]),
	.B(B_Cmp[4]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BXLM U25 (
	.AN(B_Cmp[7]),
	.B(A_Cmp[7]),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2XLM U26 (
	.A0(n9),
	.A1N(A_Cmp[1]),
	.B0(B_Cmp[1]),
	.B1(n9),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BXLM U27 (
	.AN(B_Cmp[0]),
	.B(A_Cmp[0]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U28 (
	.A0N(N17),
	.A1N(ALU_FUN_LS[1]),
	.B0(n4),
	.B1(ALU_FUN_LS[1]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   OR4X1M U29 (
	.A(n25),
	.B(n24),
	.C(N17),
	.D(n23),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X2M U30 (
	.A(N17),
	.B(ALU_FUN_LS[1]),
	.C(CMP_EN),
	.Y(CMP_OUT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U31 (
	.A(B_Cmp[6]),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U32 (
	.A(A_Cmp[2]),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U33 (
	.A(A_Cmp[3]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U34 (
	.A(A_Cmp[5]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X1M U35 (
	.A(n10),
	.B(n21),
	.C(n20),
	.D(n17),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U36 (
	.A(n16),
	.B(n11),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X1M U37 (
	.A0(A_Cmp[1]),
	.A1(n13),
	.B0(n12),
	.C0(n11),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U38 (
	.A0(B_Cmp[2]),
	.A1(n26),
	.B0(B_Cmp[3]),
	.B1(n27),
	.C0(n14),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U39 (
	.A0(n17),
	.A1(n16),
	.A2(n15),
	.B0(A_Cmp[4]),
	.B1(n29),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U40 (
	.A0(n21),
	.A1(n20),
	.A2(n19),
	.B0(A_Cmp[6]),
	.B1(n30),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U41 (
	.A0(B_Cmp[7]),
	.A1N(A_Cmp[7]),
	.B0(n23),
	.B1(n22),
	.Y(N17), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module SHIFT_UNIT_DATA_WIDTH8_test_1 (
	A_Shift, 
	B_Shift, 
	clk, 
	SHIFT_EN, 
	ALU_FUN_LS, 
	SHIFT_OUT_reg, 
	SHIFT_Flag_reg, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] A_Shift;
   input [7:0] B_Shift;
   input clk;
   input SHIFT_EN;
   input [1:0] ALU_FUN_LS;
   output [7:0] SHIFT_OUT_reg;
   output SHIFT_Flag_reg;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire [7:0] SHIFT_OUT;

   // Module instantiations
   SDFFTRX1M \SHIFT_OUT_reg_reg[7]  (
	.SI(SHIFT_OUT_reg[6]),
	.SE(test_se),
	.D(n36),
	.CK(clk),
	.RN(SHIFT_EN),
	.Q(SHIFT_OUT_reg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFTRX1M \SHIFT_OUT_reg_reg[0]  (
	.SI(SHIFT_Flag_reg),
	.SE(test_se),
	.D(n35),
	.CK(clk),
	.RN(SHIFT_EN),
	.Q(SHIFT_OUT_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M SHIFT_Flag_reg_reg (
	.SI(test_si),
	.SE(test_se),
	.D(SHIFT_EN),
	.CK(clk),
	.Q(SHIFT_Flag_reg), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \SHIFT_OUT_reg_reg[4]  (
	.SI(SHIFT_OUT_reg[3]),
	.SE(test_se),
	.D(SHIFT_OUT[4]),
	.CK(clk),
	.Q(SHIFT_OUT_reg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \SHIFT_OUT_reg_reg[3]  (
	.SI(SHIFT_OUT_reg[2]),
	.SE(test_se),
	.D(SHIFT_OUT[3]),
	.CK(clk),
	.Q(SHIFT_OUT_reg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \SHIFT_OUT_reg_reg[2]  (
	.SI(SHIFT_OUT_reg[1]),
	.SE(test_se),
	.D(SHIFT_OUT[2]),
	.CK(clk),
	.Q(SHIFT_OUT_reg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \SHIFT_OUT_reg_reg[1]  (
	.SI(SHIFT_OUT_reg[0]),
	.SE(test_se),
	.D(SHIFT_OUT[1]),
	.CK(clk),
	.Q(SHIFT_OUT_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \SHIFT_OUT_reg_reg[6]  (
	.SI(SHIFT_OUT_reg[5]),
	.SE(test_se),
	.D(SHIFT_OUT[6]),
	.CK(clk),
	.Q(SHIFT_OUT_reg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFQX1M \SHIFT_OUT_reg_reg[5]  (
	.SI(SHIFT_OUT_reg[4]),
	.SE(test_se),
	.D(SHIFT_OUT[5]),
	.CK(clk),
	.Q(SHIFT_OUT_reg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U21 (
	.A0(B_Shift[5]),
	.A1(n16),
	.B0(B_Shift[7]),
	.B1(n20),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U22 (
	.A0(A_Shift[5]),
	.A1(n17),
	.B0(A_Shift[7]),
	.B1(n21),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U23 (
	.A0(B_Shift[0]),
	.A1(n16),
	.B0(B_Shift[2]),
	.B1(n20),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U24 (
	.A0(B_Shift[1]),
	.A1(n16),
	.B0(B_Shift[3]),
	.B1(n20),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U25 (
	.A0(B_Shift[2]),
	.A1(n16),
	.B0(B_Shift[4]),
	.B1(n20),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U26 (
	.A0(B_Shift[3]),
	.A1(n16),
	.B0(n20),
	.B1(B_Shift[5]),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U27 (
	.A0(A_Shift[4]),
	.A1(n17),
	.B0(n21),
	.B1(A_Shift[6]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22XLM U28 (
	.A0(B_Shift[4]),
	.A1(n16),
	.B0(n20),
	.B1(B_Shift[6]),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22XLM U29 (
	.A0(B_Shift[1]),
	.A1(n20),
	.B0(A_Shift[1]),
	.B1(n21),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22XLM U30 (
	.A0(B_Shift[6]),
	.A1(n16),
	.B0(A_Shift[6]),
	.B1(n17),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U31 (
	.A(n39),
	.B(n38),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U32 (
	.A(SHIFT_EN),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U33 (
	.A(n39),
	.B(ALU_FUN_LS[0]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U34 (
	.A(ALU_FUN_LS[0]),
	.B(ALU_FUN_LS[1]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U35 (
	.A(n38),
	.B(ALU_FUN_LS[1]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U36 (
	.A(ALU_FUN_LS[1]),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U37 (
	.A(ALU_FUN_LS[0]),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U38 (
	.A0(n30),
	.A1(n31),
	.B0(n37),
	.Y(SHIFT_OUT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U39 (
	.A0(A_Shift[0]),
	.A1(n17),
	.B0(A_Shift[2]),
	.B1(n21),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U40 (
	.A0(n28),
	.A1(n29),
	.B0(n37),
	.Y(SHIFT_OUT[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U41 (
	.A0(A_Shift[1]),
	.A1(n17),
	.B0(A_Shift[3]),
	.B1(n21),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U42 (
	.A0(n26),
	.A1(n27),
	.B0(n37),
	.Y(SHIFT_OUT[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U43 (
	.A0(A_Shift[2]),
	.A1(n17),
	.B0(A_Shift[4]),
	.B1(n21),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U44 (
	.A0(n24),
	.A1(n25),
	.B0(n37),
	.Y(SHIFT_OUT[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U45 (
	.A0(A_Shift[3]),
	.A1(n17),
	.B0(n21),
	.B1(A_Shift[5]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U46 (
	.A0(n22),
	.A1(n23),
	.B0(n37),
	.Y(SHIFT_OUT[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U47 (
	.A0(n18),
	.A1(n19),
	.B0(n37),
	.Y(SHIFT_OUT[6]), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ALU_TOP_00000008_test_1 (
	A, 
	B, 
	ALU_FUNC, 
	CLK, 
	ALU_EN, 
	ALU_vld_OUT, 
	ALU_OUT, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] A;
   input [7:0] B;
   input [3:0] ALU_FUNC;
   input CLK;
   input ALU_EN;
   output ALU_vld_OUT;
   output [15:0] ALU_OUT;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire Arith_Enable;
   wire LOGIC_Enable;
   wire CMP_Enable;
   wire SHIFT_Enable;
   wire _4_net_;
   wire _5_net_;
   wire _6_net_;
   wire _7_net_;
   wire SHIFT_Flag;
   wire CMP_Flag;
   wire Logic_Flag;
   wire Arith_Flag;
   wire _8_net_;
   wire _9_net_;
   wire _10_net_;
   wire _11_net_;
   wire [7:0] SHIFT_OUT;
   wire [7:0] CMP_OUT;
   wire [7:0] Logic_OUT;
   wire [7:0] Carry_OUT;
   wire [7:0] Arith_OUT;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;
   wire SYNOPSYS_UNCONNECTED__3;
   wire SYNOPSYS_UNCONNECTED__4;
   wire SYNOPSYS_UNCONNECTED__5;

   assign test_so = SHIFT_OUT[7] ;

   // Module instantiations
   OR2X2M U2 (
	.A(ALU_EN),
	.B(LOGIC_Enable),
	.Y(_9_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U3 (
	.A(ALU_EN),
	.B(Arith_Enable),
	.Y(_8_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U4 (
	.A(ALU_EN),
	.B(SHIFT_Enable),
	.Y(_11_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U5 (
	.A(ALU_EN),
	.B(CMP_Enable),
	.Y(_10_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U6 (
	.A(CMP_Flag),
	.B(ALU_EN),
	.Y(_6_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U7 (
	.A(SHIFT_Flag),
	.B(ALU_EN),
	.Y(_7_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U8 (
	.A(Arith_Flag),
	.B(ALU_EN),
	.Y(_4_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U9 (
	.A(Logic_Flag),
	.B(ALU_EN),
	.Y(_5_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   MUX4x1_DATA_WIDTH16 u_ALUout_MUX4x1 (
	.IN1({ Carry_OUT,
		Arith_OUT }),
	.IN2({ FE_UNCONNECTEDZ_0,
		FE_UNCONNECTEDZ_1,
		FE_UNCONNECTEDZ_2,
		FE_UNCONNECTEDZ_3,
		FE_UNCONNECTEDZ_4,
		FE_UNCONNECTEDZ_5,
		FE_UNCONNECTEDZ_6,
		FE_UNCONNECTEDZ_7,
		Logic_OUT }),
	.IN3({ FE_UNCONNECTEDZ_8,
		FE_UNCONNECTEDZ_9,
		FE_UNCONNECTEDZ_10,
		FE_UNCONNECTEDZ_11,
		FE_UNCONNECTEDZ_12,
		FE_UNCONNECTEDZ_13,
		FE_UNCONNECTEDZ_14,
		FE_UNCONNECTEDZ_15,
		FE_UNCONNECTEDZ_16,
		FE_UNCONNECTEDZ_17,
		FE_UNCONNECTEDZ_18,
		FE_UNCONNECTEDZ_19,
		FE_UNCONNECTEDZ_20,
		FE_UNCONNECTEDZ_21,
		CMP_OUT[1],
		CMP_OUT[0] }),
	.IN4({ FE_UNCONNECTEDZ_22,
		FE_UNCONNECTEDZ_23,
		FE_UNCONNECTEDZ_24,
		FE_UNCONNECTEDZ_25,
		FE_UNCONNECTEDZ_26,
		FE_UNCONNECTEDZ_27,
		FE_UNCONNECTEDZ_28,
		FE_UNCONNECTEDZ_29,
		SHIFT_OUT }),
	.Sel1(Arith_Enable),
	.Sel2(LOGIC_Enable),
	.Sel3(CMP_Enable),
	.Sel4(SHIFT_Enable),
	.OUT(ALU_OUT), 
	.VDD(VDD), 
	.VSS(VSS));
   MUX4x1_DATA_WIDTH1 u_ALU_vld_MUX4x1 (
	.IN1({ _4_net_ }),
	.IN2({ _5_net_ }),
	.IN3({ _6_net_ }),
	.IN4({ _7_net_ }),
	.Sel1(Arith_Enable),
	.Sel2(LOGIC_Enable),
	.Sel3(CMP_Enable),
	.Sel4(SHIFT_Enable),
	.OUT({ ALU_vld_OUT }), 
	.VDD(VDD), 
	.VSS(VSS));
   Decoder_Unit U_Decoder_Unit (
	.ALU_FUN_MS({ ALU_FUNC[3],
		ALU_FUNC[2] }),
	.Arith_En(Arith_Enable),
	.Logic_En(LOGIC_Enable),
	.CMP_EN(CMP_Enable),
	.SHIFT_EN(SHIFT_Enable), 
	.VDD(VDD), 
	.VSS(VSS));
   ARITHMETIC_UNIT_DATA_WIDTH8_test_1 U_ARITHMETIC_UNIT (
	.A_Arith(A),
	.B_Arith(B),
	.clk(CLK),
	.Arith_En(_8_net_),
	.ALU_FUN_LS({ ALU_FUNC[1],
		ALU_FUNC[0] }),
	.Arith_OUT_reg(Arith_OUT),
	.Carry_OUT_reg(Carry_OUT),
	.Arith_Flag_reg(Arith_Flag),
	.test_si(test_si),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   LOGIC_UNIT_DATA_WIDTH8_test_1 U_LOGIC_UNIT (
	.A_Logic(A),
	.B_Logic(B),
	.clk(CLK),
	.Logic_En(_9_net_),
	.ALU_FUN_LS({ ALU_FUNC[1],
		ALU_FUNC[0] }),
	.Logic_OUT_reg(Logic_OUT),
	.Logic_Flag_reg(Logic_Flag),
	.test_si(CMP_OUT[1]),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   CMP_UNIT_DATA_WIDTH8_test_1 U_CMP_UNIT (
	.A_Cmp(A),
	.B_Cmp(B),
	.clk(CLK),
	.CMP_EN(_10_net_),
	.ALU_FUN_LS({ ALU_FUNC[1],
		ALU_FUNC[0] }),
	.CMP_OUT_reg({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		SYNOPSYS_UNCONNECTED__2,
		SYNOPSYS_UNCONNECTED__3,
		SYNOPSYS_UNCONNECTED__4,
		SYNOPSYS_UNCONNECTED__5,
		CMP_OUT[1],
		CMP_OUT[0] }),
	.CMP_Flag_reg(CMP_Flag),
	.test_si(Carry_OUT[7]),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   SHIFT_UNIT_DATA_WIDTH8_test_1 U_SHIFT_UNIT (
	.A_Shift(A),
	.B_Shift(B),
	.clk(CLK),
	.SHIFT_EN(_11_net_),
	.ALU_FUN_LS({ ALU_FUNC[1],
		ALU_FUNC[0] }),
	.SHIFT_OUT_reg(SHIFT_OUT),
	.SHIFT_Flag_reg(SHIFT_Flag),
	.test_si(Logic_OUT[7]),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module serializer_test_1 (
	P_DATA, 
	ser_en, 
	clk, 
	rst, 
	ser_done, 
	ser_data, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] P_DATA;
   input ser_en;
   input clk;
   input rst;
   output ser_done;
   output ser_data;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N3;
   wire N4;
   wire N5;
   wire N6;
   wire N18;
   wire N19;
   wire N20;
   wire N22;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire [7:0] P_DATA_reg;

   // Module instantiations
   SDFFRQX1M \ser_Count_reg[1]  (
	.SI(N3),
	.SE(test_se),
	.D(N20),
	.CK(clk),
	.RN(rst),
	.Q(N4), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \ser_Count_reg[2]  (
	.SI(N4),
	.SE(test_se),
	.D(n18),
	.CK(clk),
	.RN(rst),
	.Q(N5), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M ser_data_reg (
	.SI(N5),
	.SE(test_se),
	.D(N18),
	.CK(clk),
	.RN(rst),
	.Q(ser_data), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ser_Count_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(N19),
	.CK(clk),
	.RN(rst),
	.Q(N3), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U13 (
	.A(ser_en),
	.B(n9),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U14 (
	.A(ser_en),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U15 (
	.A(n17),
	.B(n9),
	.Y(N22), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U16 (
	.A(n10),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U17 (
	.A0(n19),
	.A1(N3),
	.A2(N4),
	.B0(N5),
	.B1(n19),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U18 (
	.A(n11),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U19 (
	.A(N4),
	.B(N3),
	.C(N5),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U20 (
	.A(N3),
	.B(n11),
	.Y(N19), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U21 (
	.A(n12),
	.B(n11),
	.Y(N20), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U22 (
	.A(N3),
	.B(N4),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U23 (
	.AN(P_DATA[0]),
	.B(n17),
	.Y(P_DATA_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U24 (
	.AN(P_DATA[4]),
	.B(n17),
	.Y(P_DATA_reg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U25 (
	.AN(P_DATA[2]),
	.B(n17),
	.Y(P_DATA_reg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U26 (
	.AN(P_DATA[6]),
	.B(n17),
	.Y(P_DATA_reg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U27 (
	.AN(P_DATA[3]),
	.B(n17),
	.Y(P_DATA_reg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U28 (
	.AN(P_DATA[7]),
	.B(n17),
	.Y(P_DATA_reg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U29 (
	.AN(P_DATA[1]),
	.B(n17),
	.Y(P_DATA_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U30 (
	.AN(P_DATA[5]),
	.B(n17),
	.Y(P_DATA_reg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U31 (
	.AN(N6),
	.B(n17),
	.Y(N18), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U32 (
	.S0(N5),
	.B(n15),
	.A(n16),
	.Y(N6), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U33 (
	.S1(N4),
	.S0(N3),
	.D(P_DATA_reg[7]),
	.C(P_DATA_reg[6]),
	.B(P_DATA_reg[5]),
	.A(P_DATA_reg[4]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U34 (
	.S1(N4),
	.S0(N3),
	.D(P_DATA_reg[3]),
	.C(P_DATA_reg[2]),
	.B(P_DATA_reg[1]),
	.A(P_DATA_reg[0]),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M ser_done_reg (
	.SI(ser_data),
	.SE(test_se),
	.D(N22),
	.CK(clk),
	.RN(rst),
	.Q(ser_done), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module FSM_TX_test_1 (
	Data_Valid, 
	rst, 
	PAR_EN, 
	ser_done, 
	clk, 
	ser_en, 
	PAR_Calc_en, 
	mux_sel, 
	busy, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input Data_Valid;
   input rst;
   input PAR_EN;
   input ser_done;
   input clk;
   output ser_en;
   output PAR_Calc_en;
   output [1:0] mux_sel;
   output busy;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n7;
   wire n8;
   wire n15;
   wire n16;
   wire n17;
   wire [2:0] curent_state;
   wire [2:0] next_state;

   assign test_so = n15 ;

   // Module instantiations
   SDFFRQX1M \curent_state_reg[2]  (
	.SI(curent_state[1]),
	.SE(test_se),
	.D(next_state[2]),
	.CK(clk),
	.RN(rst),
	.Q(curent_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \curent_state_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(next_state[0]),
	.CK(clk),
	.RN(rst),
	.Q(curent_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \curent_state_reg[1]  (
	.SI(n8),
	.SE(test_se),
	.D(next_state[1]),
	.CK(clk),
	.RN(rst),
	.Q(curent_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U6 (
	.A(n13),
	.B(n9),
	.Y(mux_sel[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U7 (
	.A0N(curent_state[1]),
	.A1N(curent_state[0]),
	.B0(n13),
	.Y(mux_sel[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U11 (
	.A(PAR_Calc_en),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21BX1M U12 (
	.A0(n9),
	.A1(n17),
	.B0N(ser_en),
	.Y(next_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U13 (
	.A(n8),
	.B(n15),
	.C(curent_state[1]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U14 (
	.A(curent_state[0]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U15 (
	.A(curent_state[2]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U16 (
	.A(curent_state[1]),
	.B(curent_state[2]),
	.C(n8),
	.Y(PAR_Calc_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U17 (
	.A(curent_state[0]),
	.B(curent_state[1]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U18 (
	.A(curent_state[2]),
	.B(n12),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U19 (
	.A0(ser_done),
	.A1(n9),
	.B0(n7),
	.Y(ser_en), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U20 (
	.A0(n17),
	.A1(n9),
	.A2(n16),
	.B0(n11),
	.Y(next_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U21 (
	.A(Data_Valid),
	.B(n12),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U22 (
	.A0(n16),
	.A1(PAR_EN),
	.A2(n9),
	.B0(n10),
	.Y(next_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U23 (
	.A(curent_state[1]),
	.B(n15),
	.C(curent_state[0]),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U24 (
	.A(ser_done),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U25 (
	.A(n14),
	.B(n9),
	.C(n7),
	.D(n10),
	.Y(busy), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U26 (
	.A(curent_state[2]),
	.B(n12),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U27 (
	.A(PAR_EN),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Par_Calc (
	PAR_TYP, 
	Data_Valid, 
	PAR_Calc_en, 
	P_DATA, 
	PAR_bit, 
	VDD, 
	VSS);
   input PAR_TYP;
   input Data_Valid;
   input PAR_Calc_en;
   input [7:0] P_DATA;
   output PAR_bit;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;

   // Module instantiations
   XNOR2X2M U2 (
	.A(P_DATA[3]),
	.B(P_DATA[2]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U3 (
	.A(P_DATA[7]),
	.B(P_DATA[6]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U4 (
	.A(PAR_Calc_en),
	.B(n1),
	.Y(PAR_bit), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U5 (
	.A(PAR_TYP),
	.B(n2),
	.C(n3),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U6 (
	.A(P_DATA[5]),
	.B(P_DATA[4]),
	.C(n5),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U7 (
	.A(P_DATA[1]),
	.B(P_DATA[0]),
	.C(n4),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module MUX_start_bit0_stop_bit1 (
	mux_sel, 
	ser_data, 
	clk, 
	PAR_bit, 
	TX_OUT, 
	VDD, 
	VSS);
   input [1:0] mux_sel;
   input ser_data;
   input clk;
   input PAR_bit;
   output TX_OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n3;
   wire n1;

   // Module instantiations
   AOI21BX2M U3 (
	.A0(ser_data),
	.A1(mux_sel[0]),
	.B0N(n1),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX12M U4 (
	.A(n3),
	.Y(TX_OUT), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X1M U5 (
	.A0(PAR_bit),
	.A1(mux_sel[0]),
	.B0(mux_sel[1]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module UART_TX_test_1 (
	P_DATA, 
	Data_Valid, 
	PAR_EN, 
	PAR_TYP, 
	clk, 
	rst, 
	TX_OUT_top, 
	busy_top, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] P_DATA;
   input Data_Valid;
   input PAR_EN;
   input PAR_TYP;
   input clk;
   input rst;
   output TX_OUT_top;
   output busy_top;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_OFN41_SO_0_;
   wire ser_en;
   wire ser_data;
   wire PAR_Calc_en;
   wire PAR_bit;
   wire n3;
   wire [1:0] mux_sel_top;

   // Module instantiations
   BUFX10M FE_OFC42_SO_0_ (
	.A(FE_OFN41_SO_0_),
	.Y(test_so), 
	.VSS(VSS), 
	.VDD(VDD));
   serializer_test_1 u_serializer (
	.P_DATA(P_DATA),
	.ser_en(ser_en),
	.clk(clk),
	.rst(rst),
	.ser_done(FE_OFN41_SO_0_),
	.ser_data(ser_data),
	.test_si(n3),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   FSM_TX_test_1 u_FSM (
	.Data_Valid(Data_Valid),
	.rst(rst),
	.PAR_EN(PAR_EN),
	.ser_done(test_so),
	.clk(clk),
	.ser_en(ser_en),
	.PAR_Calc_en(PAR_Calc_en),
	.mux_sel(mux_sel_top),
	.busy(busy_top),
	.test_si(test_si),
	.test_so(n3),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   Par_Calc u_Par_Calc (
	.PAR_TYP(PAR_TYP),
	.Data_Valid(Data_Valid),
	.PAR_Calc_en(PAR_Calc_en),
	.P_DATA(P_DATA),
	.PAR_bit(PAR_bit), 
	.VDD(VDD), 
	.VSS(VSS));
   MUX_start_bit0_stop_bit1 u_MUX (
	.mux_sel(mux_sel_top),
	.ser_data(ser_data),
	.clk(clk),
	.PAR_bit(PAR_bit),
	.TX_OUT(TX_OUT_top), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module FSM_RX_test_1 (
	RX_in, 
	PAR_en, 
	clk, 
	rst, 
	Par_err, 
	STR_err, 
	STP_err, 
	bit_cnt, 
	edge_cnt, 
	prescale, 
	par_chk_en, 
	enable, 
	dat_samp_en, 
	str_chk_en, 
	stp_chk_en, 
	data_valid, 
	deser_en, 
	PAR_CHK_New_bit, 
	reset_bit_cnt, 
	deser_New_bit, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input RX_in;
   input PAR_en;
   input clk;
   input rst;
   input Par_err;
   input STR_err;
   input STP_err;
   input [3:0] bit_cnt;
   input [4:0] edge_cnt;
   input [4:0] prescale;
   output par_chk_en;
   output enable;
   output dat_samp_en;
   output str_chk_en;
   output stp_chk_en;
   output data_valid;
   output deser_en;
   output PAR_CHK_New_bit;
   output reset_bit_cnt;
   output deser_New_bit;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_RN_7;
   wire N33;
   wire n13;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n4;
   wire n5;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n14;
   wire n15;
   wire n16;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire [2:0] curent_state;
   wire [2:0] next_state;

   assign PAR_CHK_New_bit = deser_New_bit ;
   assign deser_en = data_valid ;
   assign test_so = n33 ;

   // Module instantiations
   BUFX2M FE_OFC52_PAR_CHK_New_bit (
	.A(FE_RN_7),
	.Y(deser_New_bit), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U28 (
	.AN(STR_err),
	.B(n26),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \curent_state_reg[2]  (
	.SI(curent_state[1]),
	.SE(test_se),
	.D(next_state[2]),
	.CK(clk),
	.RN(rst),
	.Q(curent_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \curent_state_reg[1]  (
	.SI(curent_state[0]),
	.SE(test_se),
	.D(next_state[1]),
	.CK(clk),
	.RN(rst),
	.Q(curent_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \curent_state_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(next_state[0]),
	.CK(clk),
	.RN(rst),
	.Q(curent_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2BB2XLM U9 (
	.A0N(n18),
	.A1N(n14),
	.B0(n20),
	.B1(n32),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U10 (
	.A(n31),
	.B(N33),
	.C(n22),
	.Y(FE_RN_7), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4BX1M U11 (
	.AN(bit_cnt[3]),
	.B(n30),
	.C(bit_cnt[0]),
	.D(bit_cnt[2]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U12 (
	.A(str_chk_en),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X1M U13 (
	.A(N33),
	.B(Par_err),
	.C(n18),
	.Y(stp_chk_en), 
	.VSS(VSS), 
	.VDD(VDD));
   INVXLM U14 (
	.A(N33),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U15 (
	.A(n24),
	.B(N33),
	.Y(str_chk_en), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U16 (
	.A0(RX_in),
	.A1(n17),
	.B0(n24),
	.B1(n14),
	.C0(n23),
	.Y(next_state[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U17 (
	.A(n26),
	.B(STR_err),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4BBX1M U18 (
	.AN(stp_chk_en),
	.BN(deser_New_bit),
	.C(n29),
	.D(n15),
	.Y(dat_samp_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U19 (
	.A(n16),
	.B(n14),
	.C(n32),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U20 (
	.A(STP_err),
	.B(n17),
	.Y(data_valid), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B1X2M U21 (
	.A0(n18),
	.A1N(Par_err),
	.B0(n19),
	.Y(par_chk_en), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U22 (
	.A(n25),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U23 (
	.A(n20),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U24 (
	.A(n27),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U25 (
	.A(n31),
	.B(n27),
	.C(n24),
	.D(n33),
	.Y(enable), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U26 (
	.A(n17),
	.B(n33),
	.Y(reset_bit_cnt), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U27 (
	.A(n28),
	.B(n33),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U29 (
	.A0(PAR_en),
	.A1(n25),
	.A2(n21),
	.B0(n16),
	.B1(n32),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U30 (
	.A0(n31),
	.A1(n22),
	.B0(n15),
	.C0(n23),
	.Y(next_state[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U31 (
	.A0(n13),
	.A1(PAR_en),
	.A2(n31),
	.B0(n19),
	.Y(next_state[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U32 (
	.A(n21),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX2M U33 (
	.AN(curent_state[1]),
	.B(curent_state[0]),
	.C(curent_state[2]),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4BX1M U34 (
	.AN(bit_cnt[2]),
	.B(bit_cnt[0]),
	.C(bit_cnt[3]),
	.D(n30),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U35 (
	.A(bit_cnt[1]),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U36 (
	.AN(curent_state[1]),
	.B(n33),
	.C(curent_state[0]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U37 (
	.A(curent_state[2]),
	.B(n28),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U38 (
	.A(curent_state[0]),
	.B(n33),
	.C(curent_state[1]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U39 (
	.A(curent_state[1]),
	.B(curent_state[0]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U40 (
	.A(curent_state[2]),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U41 (
	.A(prescale[4]),
	.B(edge_cnt[4]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U42 (
	.A(prescale[3]),
	.B(edge_cnt[3]),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U43 (
	.A(prescale[0]),
	.B(edge_cnt[0]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U44 (
	.A(prescale[1]),
	.B(edge_cnt[1]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U45 (
	.A(n5),
	.B(n4),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U46 (
	.A(prescale[2]),
	.B(edge_cnt[2]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X1M U47 (
	.A(n12),
	.B(n11),
	.C(n10),
	.D(n9),
	.Y(N33), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module data_sampler_test_1 (
	RX_in, 
	CLK, 
	RST, 
	dat_samp_en, 
	edge_cnt, 
	prescale, 
	sampled_bit, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input RX_in;
   input CLK;
   input RST;
   input dat_samp_en;
   input [4:0] edge_cnt;
   input [4:0] prescale;
   output sampled_bit;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire sampled_bit_reg;
   wire N75;
   wire n7;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire [2:0] internal_sampled_bit;

   assign test_so = sampled_bit_reg ;

   // Module instantiations
   SDFFRX1M \internal_sampled_bit_reg[2]  (
	.SI(n53),
	.SE(test_se),
	.D(n43),
	.CK(CLK),
	.RN(RST),
	.Q(n56),
	.QN(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \internal_sampled_bit_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n45),
	.CK(CLK),
	.RN(RST),
	.Q(internal_sampled_bit[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \internal_sampled_bit_reg[1]  (
	.SI(n54),
	.SE(test_se),
	.D(n44),
	.CK(CLK),
	.RN(RST),
	.Q(internal_sampled_bit[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M sampled_bit_reg_reg (
	.SI(n56),
	.SE(test_se),
	.D(sampled_bit),
	.CK(CLK),
	.RN(RST),
	.Q(sampled_bit_reg), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U11 (
	.A(n36),
	.Y(n50), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U12 (
	.AN(n35),
	.B(n28),
	.C(n55),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U13 (
	.A0N(sampled_bit_reg),
	.A1N(n18),
	.B0(n17),
	.B1(n18),
	.Y(sampled_bit), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U14 (
	.A0(internal_sampled_bit[1]),
	.A1(internal_sampled_bit[0]),
	.B0(n19),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U15 (
	.A(dat_samp_en),
	.B(N75),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U16 (
	.A0(n53),
	.A1(n54),
	.B0(n7),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U17 (
	.A0(edge_cnt[4]),
	.A1(n51),
	.B0(prescale[4]),
	.B1(edge_cnt[4]),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U18 (
	.A(edge_cnt[3]),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U19 (
	.A0(n30),
	.A1(n53),
	.B0(n31),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U20 (
	.A0(n24),
	.A1(n51),
	.B0(n32),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U21 (
	.A0(edge_cnt[3]),
	.A1(n22),
	.B0(RX_in),
	.C0(n49),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U22 (
	.A(n32),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U23 (
	.A(n27),
	.B(n33),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI33X2M U24 (
	.A0(n34),
	.A1(n50),
	.A2(n55),
	.B0(n28),
	.B1(n50),
	.B2(n35),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3X2M U25 (
	.A(edge_cnt[0]),
	.B(edge_cnt[1]),
	.C(edge_cnt[2]),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U26 (
	.A(n55),
	.B(prescale[4]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U27 (
	.A(edge_cnt[0]),
	.B(n52),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U28 (
	.A(prescale[3]),
	.Y(n55), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U29 (
	.A0(n25),
	.A1(n26),
	.B0(n27),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U30 (
	.A(edge_cnt[2]),
	.B(n50),
	.C(n28),
	.D(n55),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U31 (
	.A(n29),
	.B(edge_cnt[0]),
	.C(n52),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U32 (
	.AN(edge_cnt[4]),
	.B(edge_cnt[2]),
	.C(n51),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U33 (
	.A(edge_cnt[1]),
	.Y(n52), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U34 (
	.A(n27),
	.B(n40),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U35 (
	.A0(n41),
	.A1(n52),
	.A2(n55),
	.B0(edge_cnt[1]),
	.B1(n29),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U36 (
	.A(edge_cnt[0]),
	.B(n36),
	.C(edge_cnt[2]),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4X2M U37 (
	.A(prescale[2]),
	.B(prescale[1]),
	.C(prescale[0]),
	.D(n42),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U38 (
	.A(prescale[4]),
	.B(n55),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U39 (
	.A0(n37),
	.A1(n54),
	.B0(n38),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U40 (
	.A0(n51),
	.A1(n22),
	.B0(RX_in),
	.C0(n47),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U41 (
	.A0(n24),
	.A1(edge_cnt[3]),
	.B0(n39),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U42 (
	.A(n39),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U43 (
	.A0(n20),
	.A1(n7),
	.B0(n21),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U44 (
	.A0(n24),
	.A1(n51),
	.B0(n23),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U45 (
	.A0(edge_cnt[3]),
	.A1(n22),
	.B0(n48),
	.C0(RX_in),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U46 (
	.A(n23),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U47 (
	.A(internal_sampled_bit[1]),
	.Y(n53), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U48 (
	.A(internal_sampled_bit[0]),
	.Y(n54), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U49 (
	.AN(prescale[4]),
	.B(prescale[3]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U50 (
	.A(prescale[2]),
	.B(edge_cnt[2]),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX1M U51 (
	.AN(prescale[0]),
	.B(edge_cnt[0]),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U52 (
	.A0(n10),
	.A1N(edge_cnt[1]),
	.B0(prescale[1]),
	.B1(n10),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX1M U53 (
	.AN(edge_cnt[0]),
	.B(prescale[0]),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U54 (
	.A0(n11),
	.A1N(prescale[1]),
	.B0(edge_cnt[1]),
	.B1(n11),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U55 (
	.A(n13),
	.B(n12),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U56 (
	.A(prescale[3]),
	.B(edge_cnt[3]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U57 (
	.A(prescale[4]),
	.B(edge_cnt[4]),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U58 (
	.A(n46),
	.B(n16),
	.C(n15),
	.D(n14),
	.Y(N75), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module edge_bit_counter_test_1 (
	enable, 
	reset_bit_cnt, 
	CLK, 
	RST, 
	prescale, 
	bit_cnt, 
	edge_cnt, 
	test_si, 
	test_se, 
	p1, 
	p2, 
	VDD, 
	VSS);
   input enable;
   input reset_bit_cnt;
   input CLK;
   input RST;
   input [4:0] prescale;
   output [3:0] bit_cnt;
   output [4:0] edge_cnt;
   input test_si;
   input test_se;
   input p1;
   input p2;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N9;
   wire N12;
   wire N13;
   wire N14;
   wire N21;
   wire N22;
   wire N23;
   wire N24;
   wire N25;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire \add_27/carry[4] ;
   wire \add_27/carry[3] ;
   wire \add_27/carry[2] ;
   wire n28;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;

   // Module instantiations
   SDFFRQX1M \bit_cnt_reg[0]  (
	.SI(test_si),
	.SE(p1),
	.D(N39),
	.CK(CLK),
	.RN(p2),
	.Q(bit_cnt[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \edge_cnt_reg[4]  (
	.SI(edge_cnt[3]),
	.SE(p1),
	.D(N25),
	.CK(CLK),
	.RN(RST),
	.Q(edge_cnt[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \bit_cnt_reg[3]  (
	.SI(bit_cnt[2]),
	.SE(p1),
	.D(N42),
	.CK(CLK),
	.RN(p2),
	.Q(bit_cnt[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \bit_cnt_reg[1]  (
	.SI(bit_cnt[0]),
	.SE(p1),
	.D(N40),
	.CK(CLK),
	.RN(p2),
	.Q(bit_cnt[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \bit_cnt_reg[2]  (
	.SI(bit_cnt[1]),
	.SE(p1),
	.D(N41),
	.CK(CLK),
	.RN(p2),
	.Q(bit_cnt[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \edge_cnt_reg[0]  (
	.SI(bit_cnt[3]),
	.SE(p1),
	.D(N21),
	.CK(CLK),
	.RN(p2),
	.Q(edge_cnt[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \edge_cnt_reg[1]  (
	.SI(edge_cnt[0]),
	.SE(test_se),
	.D(N22),
	.CK(CLK),
	.RN(RST),
	.Q(edge_cnt[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \edge_cnt_reg[3]  (
	.SI(edge_cnt[2]),
	.SE(p1),
	.D(N24),
	.CK(CLK),
	.RN(RST),
	.Q(edge_cnt[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \edge_cnt_reg[2]  (
	.SI(edge_cnt[1]),
	.SE(test_se),
	.D(N23),
	.CK(CLK),
	.RN(RST),
	.Q(edge_cnt[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U21 (
	.A(n38),
	.B(n37),
	.C(n36),
	.D(n35),
	.Y(N9), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U24 (
	.AN(N9),
	.B(enable),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U25 (
	.AN(N12),
	.B(n21),
	.Y(N22), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U26 (
	.AN(N13),
	.B(n21),
	.Y(N23), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U27 (
	.AN(N14),
	.B(n21),
	.Y(N24), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U28 (
	.AN(reset_bit_cnt),
	.B(enable),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2XLM U29 (
	.A(N9),
	.B(bit_cnt[0]),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U30 (
	.A(n16),
	.B(n14),
	.Y(N41), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U31 (
	.A(bit_cnt[2]),
	.B(n17),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U32 (
	.AN(bit_cnt[1]),
	.B(n18),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U33 (
	.A(n19),
	.B(n14),
	.Y(N40), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U34 (
	.A(n18),
	.B(bit_cnt[1]),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U35 (
	.A(n13),
	.B(n14),
	.Y(N42), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U36 (
	.A(n15),
	.B(bit_cnt[3]),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4XLM U37 (
	.A(bit_cnt[2]),
	.B(N9),
	.C(bit_cnt[1]),
	.D(bit_cnt[0]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U38 (
	.A(n20),
	.B(n14),
	.Y(N39), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2XLM U39 (
	.A(bit_cnt[0]),
	.B(N9),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U40 (
	.A(n28),
	.B(n21),
	.Y(N25), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U41 (
	.A(\add_27/carry[4] ),
	.B(edge_cnt[4]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U42 (
	.A(edge_cnt[0]),
	.B(n21),
	.Y(N21), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U43 (
	.A(edge_cnt[1]),
	.B(edge_cnt[0]),
	.S(N12),
	.CO(\add_27/carry[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U44 (
	.A(edge_cnt[2]),
	.B(\add_27/carry[2] ),
	.S(N13),
	.CO(\add_27/carry[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U45 (
	.A(edge_cnt[3]),
	.B(\add_27/carry[3] ),
	.S(N14),
	.CO(\add_27/carry[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U46 (
	.A(prescale[2]),
	.B(edge_cnt[2]),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX1M U47 (
	.AN(prescale[0]),
	.B(edge_cnt[0]),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U48 (
	.A0(n31),
	.A1N(edge_cnt[1]),
	.B0(prescale[1]),
	.B1(n31),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX1M U49 (
	.AN(edge_cnt[0]),
	.B(prescale[0]),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U50 (
	.A0(n32),
	.A1N(prescale[1]),
	.B0(edge_cnt[1]),
	.B1(n32),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U51 (
	.A(n34),
	.B(n33),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U52 (
	.A(prescale[3]),
	.B(edge_cnt[3]),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U53 (
	.A(prescale[4]),
	.B(edge_cnt[4]),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module deserializer_test_1 (
	sampled_bit, 
	deser_en, 
	RST, 
	CLK, 
	deser_New_bit, 
	P_DAta, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input sampled_bit;
   input deser_en;
   input RST;
   input CLK;
   input deser_New_bit;
   output [7:0] P_DAta;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n2;
   wire n10;
   wire n12;
   wire n14;
   wire n16;
   wire n18;
   wire n20;
   wire n22;
   wire n24;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;

   assign test_so = n27 ;

   // Module instantiations
   SDFFRQX1M \shift_reg_reg[7]  (
	.SI(n28),
	.SE(test_se),
	.D(n24),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[6]  (
	.SI(n29),
	.SE(test_se),
	.D(n22),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[5]  (
	.SI(n30),
	.SE(test_se),
	.D(n20),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[4]  (
	.SI(n31),
	.SE(test_se),
	.D(n18),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[3]  (
	.SI(n32),
	.SE(test_se),
	.D(n16),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[2]  (
	.SI(n33),
	.SE(test_se),
	.D(n14),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[1]  (
	.SI(P_DAta[0]),
	.SE(test_se),
	.D(n12),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n10),
	.CK(CLK),
	.RN(RST),
	.Q(P_DAta[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U11 (
	.A(deser_New_bit),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U12 (
	.A0(n2),
	.A1(n32),
	.B0(deser_New_bit),
	.B1(n33),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U13 (
	.A0(n2),
	.A1(n31),
	.B0(deser_New_bit),
	.B1(n32),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U14 (
	.A0(n2),
	.A1(n30),
	.B0(deser_New_bit),
	.B1(n31),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U15 (
	.A0(n2),
	.A1(n29),
	.B0(deser_New_bit),
	.B1(n30),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U16 (
	.A0(n2),
	.A1(n28),
	.B0(deser_New_bit),
	.B1(n29),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U17 (
	.A0(n2),
	.A1(n27),
	.B0(deser_New_bit),
	.B1(n28),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U26 (
	.A0N(sampled_bit),
	.A1N(deser_New_bit),
	.B0(deser_New_bit),
	.B1(n27),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U27 (
	.A0N(P_DAta[0]),
	.A1N(n2),
	.B0(n33),
	.B1(n2),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U28 (
	.A(P_DAta[7]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U29 (
	.A(P_DAta[1]),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U30 (
	.A(P_DAta[2]),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U31 (
	.A(P_DAta[3]),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U32 (
	.A(P_DAta[4]),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U33 (
	.A(P_DAta[5]),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U34 (
	.A(P_DAta[6]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module PAR_CHK_test_1 (
	PAR_en, 
	sampled_bit, 
	par_chk_en, 
	PAR_TYP, 
	PAR_CHK_New_bit, 
	RST, 
	CLK, 
	Par_err, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input PAR_en;
   input sampled_bit;
   input par_chk_en;
   input PAR_TYP;
   input PAR_CHK_New_bit;
   input RST;
   input CLK;
   output Par_err;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire PAR_bit;
   wire N9;
   wire n1;
   wire n3;
   wire n4;
   wire n5;
   wire n7;
   wire n9;
   wire n15;
   wire n16;
   wire n18;
   wire n21;
   wire n23;
   wire n25;
   wire n27;
   wire n29;
   wire n31;
   wire n33;
   wire n35;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire [7:0] shift_reg;

   assign test_so = shift_reg[7] ;

   // Module instantiations
   SEDFFX1M TX_Par_reg (
	.SI(PAR_bit),
	.SE(test_se),
	.D(sampled_bit),
	.CK(CLK),
	.E(N9),
	.Q(n49),
	.QN(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[0]  (
	.SI(n49),
	.SE(test_se),
	.D(n35),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[6]  (
	.SI(n46),
	.SE(test_se),
	.D(n23),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[5]  (
	.SI(n45),
	.SE(test_se),
	.D(n25),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[4]  (
	.SI(n44),
	.SE(test_se),
	.D(n27),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[3]  (
	.SI(n43),
	.SE(test_se),
	.D(n29),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[2]  (
	.SI(n42),
	.SE(test_se),
	.D(n31),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[1]  (
	.SI(n41),
	.SE(test_se),
	.D(n33),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M PAR_bit_reg (
	.SI(test_si),
	.SE(test_se),
	.D(n18),
	.CK(CLK),
	.RN(RST),
	.Q(PAR_bit), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \shift_reg_reg[7]  (
	.SI(n47),
	.SE(test_se),
	.D(n21),
	.CK(CLK),
	.RN(RST),
	.Q(shift_reg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U15 (
	.A(PAR_CHK_New_bit),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U16 (
	.A(RST),
	.B(par_chk_en),
	.Y(N9), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U17 (
	.A0(n46),
	.A1(n9),
	.B0(PAR_CHK_New_bit),
	.B1(n47),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U18 (
	.A0(n45),
	.A1(n9),
	.B0(PAR_CHK_New_bit),
	.B1(n46),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U19 (
	.A0(n44),
	.A1(n9),
	.B0(PAR_CHK_New_bit),
	.B1(n45),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U20 (
	.A0(n43),
	.A1(n9),
	.B0(PAR_CHK_New_bit),
	.B1(n44),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U21 (
	.A0(n42),
	.A1(n9),
	.B0(PAR_CHK_New_bit),
	.B1(n43),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U22 (
	.A0(n41),
	.A1(n9),
	.B0(PAR_CHK_New_bit),
	.B1(n42),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U23 (
	.A0N(sampled_bit),
	.A1N(PAR_CHK_New_bit),
	.B0(PAR_CHK_New_bit),
	.B1(n41),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U24 (
	.A0N(n9),
	.A1N(shift_reg[7]),
	.B0(n47),
	.B1(n9),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U25 (
	.A0N(n48),
	.A1N(PAR_bit),
	.B0(n1),
	.B1(n48),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U26 (
	.A(n3),
	.B(PAR_TYP),
	.C(n4),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U27 (
	.A(par_chk_en),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U38 (
	.A(shift_reg[1]),
	.B(shift_reg[0]),
	.C(n5),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U39 (
	.AN(PAR_en),
	.B(n15),
	.Y(Par_err), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U40 (
	.A(n16),
	.B(PAR_bit),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U41 (
	.A(shift_reg[5]),
	.B(shift_reg[4]),
	.C(n7),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U42 (
	.A(shift_reg[7]),
	.B(shift_reg[6]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U43 (
	.A(n43),
	.B(shift_reg[3]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U44 (
	.A(shift_reg[2]),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U45 (
	.A(shift_reg[3]),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U46 (
	.A(shift_reg[6]),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U47 (
	.A(shift_reg[0]),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U48 (
	.A(shift_reg[5]),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U49 (
	.A(shift_reg[1]),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U50 (
	.A(shift_reg[4]),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module STR_CHK (
	str_chk_en, 
	RST, 
	sampled_bit, 
	STR_err, 
	VDD, 
	VSS);
   input str_chk_en;
   input RST;
   input sampled_bit;
   output STR_err;
   inout VDD;
   inout VSS;

   // Module instantiations
   AND3X2M U2 (
	.A(sampled_bit),
	.B(RST),
	.C(str_chk_en),
	.Y(STR_err), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module STP_CHK (
	stp_chk_en, 
	RST, 
	sampled_bit, 
	STP_err, 
	VDD, 
	VSS);
   input stp_chk_en;
   input RST;
   input sampled_bit;
   output STP_err;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;

   // Module instantiations
   AND3X2M U2 (
	.A(n1),
	.B(RST),
	.C(stp_chk_en),
	.Y(STP_err), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U3 (
	.A(sampled_bit),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module UART_RX_test_1 (
	RX_in, 
	PAR_en, 
	PAR_TYP, 
	CLK_top, 
	RST_top, 
	prescale_top, 
	data_valid, 
	P_DAta, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	VDD, 
	VSS);
   input RX_in;
   input PAR_en;
   input PAR_TYP;
   input CLK_top;
   input RST_top;
   input [4:0] prescale_top;
   output data_valid;
   output [7:0] P_DAta;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   input p2;
   inout VDD;
   inout VSS;

   // Internal wires
   wire Par_err;
   wire STR_err;
   wire STP_err;
   wire par_chk_en;
   wire enable;
   wire dat_samp_en;
   wire str_chk_en;
   wire stp_chk_en;
   wire deser_en;
   wire PAR_CHK_New_bit;
   wire reset_bit_cnt;
   wire deser_New_bit;
   wire sampled_bit;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire [3:0] bit_cnt_top;
   wire [4:0] edge_cnt_top;

   assign test_so = edge_cnt_top[4] ;

   // Module instantiations
   FSM_RX_test_1 u_FSM (
	.RX_in(RX_in),
	.PAR_en(PAR_en),
	.clk(CLK_top),
	.rst(p2),
	.Par_err(Par_err),
	.STR_err(STR_err),
	.STP_err(STP_err),
	.bit_cnt(bit_cnt_top),
	.edge_cnt(edge_cnt_top),
	.prescale(prescale_top),
	.par_chk_en(par_chk_en),
	.enable(enable),
	.dat_samp_en(dat_samp_en),
	.str_chk_en(str_chk_en),
	.stp_chk_en(stp_chk_en),
	.data_valid(data_valid),
	.deser_en(deser_en),
	.PAR_CHK_New_bit(PAR_CHK_New_bit),
	.reset_bit_cnt(reset_bit_cnt),
	.deser_New_bit(deser_New_bit),
	.test_si(test_si),
	.test_so(n6),
	.test_se(p1), 
	.VDD(VDD), 
	.VSS(VSS));
   data_sampler_test_1 u_data_sampler (
	.RX_in(RX_in),
	.CLK(CLK_top),
	.RST(p2),
	.dat_samp_en(dat_samp_en),
	.edge_cnt(edge_cnt_top),
	.prescale(prescale_top),
	.sampled_bit(sampled_bit),
	.test_si(n5),
	.test_so(n4),
	.test_se(p1), 
	.VDD(VDD), 
	.VSS(VSS));
   edge_bit_counter_test_1 u_edge_bit_counter (
	.enable(enable),
	.reset_bit_cnt(reset_bit_cnt),
	.CLK(CLK_top),
	.RST(RST_top),
	.prescale(prescale_top),
	.bit_cnt(bit_cnt_top),
	.edge_cnt(edge_cnt_top),
	.test_si(n3),
	.test_se(test_se),
	.p1(p1),
	.p2(p2), 
	.VDD(VDD), 
	.VSS(VSS));
   deserializer_test_1 u_deserializer (
	.sampled_bit(sampled_bit),
	.deser_en(deser_en),
	.RST(p2),
	.CLK(CLK_top),
	.deser_New_bit(deser_New_bit),
	.P_DAta(P_DAta),
	.test_si(n4),
	.test_so(n3),
	.test_se(p1), 
	.VDD(VDD), 
	.VSS(VSS));
   PAR_CHK_test_1 u_PAR_CHK (
	.PAR_en(PAR_en),
	.sampled_bit(sampled_bit),
	.par_chk_en(par_chk_en),
	.PAR_TYP(PAR_TYP),
	.PAR_CHK_New_bit(PAR_CHK_New_bit),
	.RST(p2),
	.CLK(CLK_top),
	.Par_err(Par_err),
	.test_si(n6),
	.test_so(n5),
	.test_se(p1), 
	.VDD(VDD), 
	.VSS(VSS));
   STR_CHK u_STR_CHK (
	.str_chk_en(str_chk_en),
	.RST(p2),
	.sampled_bit(sampled_bit),
	.STR_err(STR_err), 
	.VDD(VDD), 
	.VSS(VSS));
   STP_CHK u_STP_CHK (
	.stp_chk_en(stp_chk_en),
	.RST(p2),
	.sampled_bit(sampled_bit),
	.STP_err(STP_err), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module UART_00000008_00000005_test_1 (
	RST, 
	TX_CLK, 
	RX_CLK, 
	RX_IN_S, 
	RX_OUT_P, 
	RX_OUT_V, 
	TX_IN_P, 
	TX_IN_V, 
	TX_OUT_S, 
	TX_OUT_V, 
	Prescale, 
	parity_enable, 
	parity_type, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	VDD, 
	VSS);
   input RST;
   input TX_CLK;
   input RX_CLK;
   input RX_IN_S;
   output [7:0] RX_OUT_P;
   output RX_OUT_V;
   input [7:0] TX_IN_P;
   input TX_IN_V;
   output TX_OUT_S;
   output TX_OUT_V;
   input [4:0] Prescale;
   input parity_enable;
   input parity_type;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   input p2;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n2;

   // Module instantiations
   UART_TX_test_1 u_UART_TX_top (
	.P_DATA(TX_IN_P),
	.Data_Valid(TX_IN_V),
	.PAR_EN(parity_enable),
	.PAR_TYP(parity_type),
	.clk(TX_CLK),
	.rst(p2),
	.TX_OUT_top(TX_OUT_S),
	.busy_top(TX_OUT_V),
	.test_si(n2),
	.test_so(test_so),
	.test_se(p1), 
	.VDD(VDD), 
	.VSS(VSS));
   UART_RX_test_1 u_UART_RX_top (
	.RX_in(RX_IN_S),
	.PAR_en(parity_enable),
	.PAR_TYP(parity_type),
	.CLK_top(RX_CLK),
	.RST_top(RST),
	.prescale_top(Prescale),
	.data_valid(RX_OUT_V),
	.P_DAta(RX_OUT_P),
	.test_si(test_si),
	.test_so(n2),
	.test_se(test_se),
	.p1(p1),
	.p2(p2), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module DATA_SYNC_00000002_00000008_test_1 (
	Unsync_bus, 
	bus_enable, 
	CLK, 
	RST, 
	sync_bus, 
	enable_pulse, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] Unsync_bus;
   input bus_enable;
   input CLK;
   input RST;
   output [7:0] sync_bus;
   output enable_pulse;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire SYNC_enable;
   wire pulse_Gen_ff;
   wire pulse_gen_comp;
   wire n2;
   wire n4;
   wire n6;
   wire n8;
   wire n10;
   wire n12;
   wire n14;
   wire n16;
   wire n18;
   wire n38;
   wire [1:0] MULT_FLOP_SYNC;

   // Module instantiations
   SDFFRQX2M \MULT_FLOP_SYNC_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(bus_enable),
	.CK(CLK),
	.RN(RST),
	.Q(MULT_FLOP_SYNC[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M pulse_Gen_ff_reg (
	.SI(enable_pulse),
	.SE(test_se),
	.D(SYNC_enable),
	.CK(CLK),
	.RN(RST),
	.Q(pulse_Gen_ff), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \MULT_FLOP_SYNC_reg[1]  (
	.SI(MULT_FLOP_SYNC[0]),
	.SE(test_se),
	.D(MULT_FLOP_SYNC[0]),
	.CK(CLK),
	.RN(RST),
	.Q(MULT_FLOP_SYNC[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M enable_pulse_reg (
	.SI(SYNC_enable),
	.SE(test_se),
	.D(pulse_gen_comp),
	.CK(CLK),
	.RN(RST),
	.Q(enable_pulse), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[7]  (
	.SI(sync_bus[6]),
	.SE(test_se),
	.D(n18),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[6]  (
	.SI(sync_bus[5]),
	.SE(test_se),
	.D(n16),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[5]  (
	.SI(sync_bus[4]),
	.SE(test_se),
	.D(n14),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[4]  (
	.SI(sync_bus[3]),
	.SE(test_se),
	.D(n12),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[3]  (
	.SI(sync_bus[2]),
	.SE(test_se),
	.D(n10),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[2]  (
	.SI(sync_bus[1]),
	.SE(test_se),
	.D(n8),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[1]  (
	.SI(sync_bus[0]),
	.SE(test_se),
	.D(n6),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[0]  (
	.SI(pulse_Gen_ff),
	.SE(test_se),
	.D(n4),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M SYNC_enable_reg (
	.SI(MULT_FLOP_SYNC[1]),
	.SE(test_se),
	.D(MULT_FLOP_SYNC[1]),
	.CK(CLK),
	.E(RST),
	.Q(SYNC_enable),
	.QN(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U30 (
	.A(pulse_gen_comp),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U32 (
	.A(pulse_Gen_ff),
	.B(n2),
	.Y(pulse_gen_comp), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U33 (
	.A0(Unsync_bus[0]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[0]),
	.B1(n38),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U34 (
	.A0(Unsync_bus[1]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[1]),
	.B1(n38),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U35 (
	.A0(Unsync_bus[2]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[2]),
	.B1(n38),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U36 (
	.A0(Unsync_bus[3]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[3]),
	.B1(n38),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U37 (
	.A0(Unsync_bus[4]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[4]),
	.B1(n38),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U38 (
	.A0(Unsync_bus[5]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[5]),
	.B1(n38),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U39 (
	.A0(Unsync_bus[6]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[6]),
	.B1(n38),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U40 (
	.A0(Unsync_bus[7]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[7]),
	.B1(n38),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module DATA_SYNC_00000002_00000008_test_0 (
	Unsync_bus, 
	bus_enable, 
	CLK, 
	RST, 
	sync_bus, 
	enable_pulse, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] Unsync_bus;
   input bus_enable;
   input CLK;
   input RST;
   output [7:0] sync_bus;
   output enable_pulse;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire SYNC_enable;
   wire pulse_Gen_ff;
   wire pulse_gen_comp;
   wire n39;
   wire n45;
   wire n47;
   wire n49;
   wire n51;
   wire n53;
   wire n55;
   wire n57;
   wire n59;
   wire n61;
   wire [1:0] MULT_FLOP_SYNC;

   // Module instantiations
   SEDFFX1M SYNC_enable_reg (
	.SI(MULT_FLOP_SYNC[1]),
	.SE(test_se),
	.D(MULT_FLOP_SYNC[1]),
	.CK(CLK),
	.E(RST),
	.Q(SYNC_enable),
	.QN(n61), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M pulse_Gen_ff_reg (
	.SI(enable_pulse),
	.SE(test_se),
	.D(SYNC_enable),
	.CK(CLK),
	.RN(RST),
	.Q(pulse_Gen_ff), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \MULT_FLOP_SYNC_reg[1]  (
	.SI(MULT_FLOP_SYNC[0]),
	.SE(test_se),
	.D(MULT_FLOP_SYNC[0]),
	.CK(CLK),
	.RN(RST),
	.Q(MULT_FLOP_SYNC[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M enable_pulse_reg (
	.SI(SYNC_enable),
	.SE(test_se),
	.D(pulse_gen_comp),
	.CK(CLK),
	.RN(RST),
	.Q(enable_pulse), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[7]  (
	.SI(sync_bus[6]),
	.SE(test_se),
	.D(n45),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[6]  (
	.SI(sync_bus[5]),
	.SE(test_se),
	.D(n47),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[5]  (
	.SI(sync_bus[4]),
	.SE(test_se),
	.D(n49),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[4]  (
	.SI(sync_bus[3]),
	.SE(test_se),
	.D(n51),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[3]  (
	.SI(sync_bus[2]),
	.SE(test_se),
	.D(n53),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[2]  (
	.SI(sync_bus[1]),
	.SE(test_se),
	.D(n55),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[1]  (
	.SI(sync_bus[0]),
	.SE(test_se),
	.D(n57),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \sync_bus_reg[0]  (
	.SI(pulse_Gen_ff),
	.SE(test_se),
	.D(n59),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \MULT_FLOP_SYNC_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(bus_enable),
	.CK(CLK),
	.RN(RST),
	.Q(MULT_FLOP_SYNC[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U29 (
	.A(pulse_gen_comp),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U33 (
	.A(pulse_Gen_ff),
	.B(n61),
	.Y(pulse_gen_comp), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U34 (
	.A0(Unsync_bus[4]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[4]),
	.B1(n39),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U35 (
	.A0(Unsync_bus[5]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[5]),
	.B1(n39),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U36 (
	.A0(Unsync_bus[1]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[1]),
	.B1(n39),
	.Y(n57), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U37 (
	.A0(Unsync_bus[2]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[2]),
	.B1(n39),
	.Y(n55), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U38 (
	.A0(Unsync_bus[6]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[6]),
	.B1(n39),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U39 (
	.A0(Unsync_bus[0]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[0]),
	.B1(n39),
	.Y(n59), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U40 (
	.A0(Unsync_bus[3]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[3]),
	.B1(n39),
	.Y(n53), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U41 (
	.A0(Unsync_bus[7]),
	.A1(pulse_gen_comp),
	.B0(sync_bus[7]),
	.B1(n39),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module BIT_SYNC_00000002_test_1 (
	ASYNC, 
	RST, 
	CLK, 
	SYNC, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	VDD, 
	VSS);
   input ASYNC;
   input RST;
   input CLK;
   output SYNC;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   inout VDD;
   inout VSS;

   // Internal wires
   wire \MULT_FLOP_SYNC[0] ;

   // Module instantiations
   SDFFRQX2M \MULT_FLOP_SYNC_reg[0]  (
	.SI(test_si),
	.SE(p1),
	.D(ASYNC),
	.CK(CLK),
	.RN(RST),
	.Q(\MULT_FLOP_SYNC[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SEDFFX1M SYNC_reg (
	.SI(\MULT_FLOP_SYNC[0] ),
	.SE(test_se),
	.D(\MULT_FLOP_SYNC[0] ),
	.CK(CLK),
	.E(RST),
	.Q(SYNC),
	.QN(test_so), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module RST_SYNC_00000002_test_0 (
	RST, 
	CLK, 
	SYNC_RST, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input RST;
   input CLK;
   output SYNC_RST;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire HTIE_LTIEHI_NET;
   wire \MULT_FLOP_SYNC[0] ;

   // Module instantiations
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \MULT_FLOP_SYNC_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(HTIE_LTIEHI_NET),
	.CK(CLK),
	.RN(RST),
	.Q(\MULT_FLOP_SYNC[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M SYNC_RST_reg (
	.SI(\MULT_FLOP_SYNC[0] ),
	.SE(test_se),
	.D(\MULT_FLOP_SYNC[0] ),
	.CK(CLK),
	.RN(RST),
	.Q(SYNC_RST), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module RST_SYNC_00000002_0 (
	RST, 
	CLK, 
	SYNC_RST, 
	VDD, 
	VSS);
   input RST;
   input CLK;
   output SYNC_RST;
   inout VDD;
   inout VSS;

   // Internal wires
   wire HTIE_LTIEHI_NET;
   wire LTIE_LTIELO_NET;
   wire \MULT_FLOP_SYNC[0] ;

   // Module instantiations
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOM LTIE_LTIELO (
	.Y(LTIE_LTIELO_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \MULT_FLOP_SYNC_reg[0]  (
	.SI(LTIE_LTIELO_NET),
	.SE(LTIE_LTIELO_NET),
	.D(HTIE_LTIEHI_NET),
	.CK(CLK),
	.RN(RST),
	.Q(\MULT_FLOP_SYNC[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M SYNC_RST_reg (
	.SI(LTIE_LTIELO_NET),
	.SE(LTIE_LTIELO_NET),
	.D(\MULT_FLOP_SYNC[0] ),
	.CK(CLK),
	.RN(RST),
	.Q(SYNC_RST), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ClkDiv_00000004_test_1 (
	i_ref_clk, 
	i_rst, 
	i_clk_en, 
	i_div_ratio, 
	o_div_clk, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	VDD, 
	VSS);
   input i_ref_clk;
   input i_rst;
   input i_clk_en;
   input [3:0] i_div_ratio;
   output o_div_clk;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   input p2;
   inout VDD;
   inout VSS;

   // Internal wires
   wire HTIE_LTIEHI_NET;
   wire REF_CLK_M__Fence_N0__L3_N0;
   wire REF_CLK_M__Fence_N0__L2_N0;
   wire REF_CLK_M__Fence_N0__L1_N0;
   wire REF_CLK_M__Fence_N0;
   wire div_clk;
   wire odd_edge_tog;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n11;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n23;
   wire n43;
   wire n44;
   wire [2:0] count;

   assign test_so = odd_edge_tog ;

   // Module instantiations
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M REF_CLK_M__Fence_N0__L3_I0 (
	.A(REF_CLK_M__Fence_N0__L2_N0),
	.Y(REF_CLK_M__Fence_N0__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M REF_CLK_M__Fence_N0__L2_I0 (
	.A(REF_CLK_M__Fence_N0__L1_N0),
	.Y(REF_CLK_M__Fence_N0__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M REF_CLK_M__Fence_N0__L1_I0 (
	.A(REF_CLK_M__Fence_N0),
	.Y(REF_CLK_M__Fence_N0__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX40M REF_CLK_M__Fence_I0 (
	.A(i_ref_clk),
	.Y(REF_CLK_M__Fence_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSQX1M odd_edge_tog_reg (
	.SI(div_clk),
	.SE(test_se),
	.D(n40),
	.CK(REF_CLK_M__Fence_N0__L3_N0),
	.SN(i_rst),
	.Q(odd_edge_tog), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \count_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n42),
	.CK(REF_CLK_M__Fence_N0__L3_N0),
	.RN(i_rst),
	.Q(count[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M div_clk_reg (
	.SI(n18),
	.SE(test_se),
	.D(n41),
	.CK(REF_CLK_M__Fence_N0__L3_N0),
	.RN(p1),
	.Q(div_clk), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \count_reg[1]  (
	.SI(n14),
	.SE(test_se),
	.D(n39),
	.CK(REF_CLK_M__Fence_N0__L3_N0),
	.RN(i_rst),
	.Q(count[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \count_reg[2]  (
	.SI(n17),
	.SE(test_se),
	.D(n38),
	.CK(REF_CLK_M__Fence_N0__L3_N0),
	.RN(p2),
	.Q(count[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U13 (
	.A0(i_div_ratio[3]),
	.A1(n36),
	.B0(HTIE_LTIEHI_NET),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U14 (
	.A(n43),
	.B(n44),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U15 (
	.A(n35),
	.B(n17),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U16 (
	.A0(n44),
	.A1(n43),
	.B0(n36),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U17 (
	.A0(n14),
	.A1(n15),
	.B0(n22),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U18 (
	.A(n26),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U19 (
	.A(n22),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U20 (
	.A(n32),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U23 (
	.A0(n19),
	.A1(count[2]),
	.A2(n17),
	.B0(n20),
	.B1(n18),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U24 (
	.A(count[2]),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21BX2M U25 (
	.A0(n15),
	.A1(n17),
	.B0N(n21),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U26 (
	.A0(n28),
	.A1(n29),
	.B0(i_div_ratio[0]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U27 (
	.A(odd_edge_tog),
	.B(n32),
	.C(n33),
	.D(n34),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4BX1M U28 (
	.AN(odd_edge_tog),
	.B(n16),
	.C(n30),
	.D(n31),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U29 (
	.A(i_div_ratio[2]),
	.B(count[1]),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U30 (
	.A(n37),
	.B(count[2]),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U31 (
	.A(i_div_ratio[3]),
	.B(n36),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U32 (
	.A(n15),
	.B(count[0]),
	.C(n23),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U33 (
	.A(n27),
	.B(n24),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   OR4X1M U34 (
	.A(n30),
	.B(n31),
	.C(n16),
	.D(i_div_ratio[0]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U35 (
	.A(i_div_ratio[1]),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U36 (
	.A(i_div_ratio[2]),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U37 (
	.A0(n22),
	.A1(count[0]),
	.A2(n26),
	.B0(n23),
	.B1(n14),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U38 (
	.A(n44),
	.B(count[0]),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U39 (
	.A(i_div_ratio[3]),
	.B(count[2]),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U40 (
	.A0(n21),
	.A1(n17),
	.B0(count[1]),
	.B1(n19),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U41 (
	.A(div_clk),
	.B(n25),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U42 (
	.A(n15),
	.B(n22),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U43 (
	.A(odd_edge_tog),
	.B(n11),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U44 (
	.A(n24),
	.B(n22),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U45 (
	.A(count[1]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U46 (
	.A(count[0]),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X3M U47 (
	.S0(n23),
	.B(div_clk),
	.A(REF_CLK_M__Fence_N0),
	.Y(o_div_clk), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module CLK_GATE (
	CLK_EN, 
	CLK, 
	GATED_CLK, 
	VDD, 
	VSS);
   input CLK_EN;
   input CLK;
   output GATED_CLK;
   inout VDD;
   inout VSS;

   // Module instantiations
   TLATNCAX20M U0_TLATNCAX12M (
	.E(CLK_EN),
	.CK(CLK),
	.ECK(GATED_CLK), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module System_top (
	scan_clk, 
	scan_rst, 
	test_mode, 
	SE, 
	SI, 
	SO, 
	REF_CLK, 
	UART_CLK, 
	RST, 
	RX_IN, 
	TX_OUT, 
	VDD, 
	VSS);
   input scan_clk;
   input scan_rst;
   input test_mode;
   input SE;
   input [2:0] SI;
   output [2:0] SO;
   input REF_CLK;
   input UART_CLK;
   input RST;
   input RX_IN;
   output TX_OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_PHN53_RST_M;
   wire UART_CLK__L2_N1;
   wire UART_CLK__L1_N1;
   wire REF_CLK__L2_N1;
   wire REF_CLK__L1_N1;
   wire FE_OFN48_RST_SYNC2_M;
   wire FE_OFN47_RST_SYNC1_M;
   wire FE_OFN46_RST_SYNC1_M;
   wire FE_OFN45_SE;
   wire FE_OFN44_SE;
   wire FE_OFN43_SE;
   wire UART_CLK__L2_N0;
   wire UART_CLK__L1_N0;
   wire REF_CLK__L2_N0;
   wire REF_CLK__L1_N0;
   wire REF_CLK_M__L4_N1;
   wire REF_CLK_M__L4_N0;
   wire REF_CLK_M__L3_N0;
   wire REF_CLK_M__L2_N1;
   wire REF_CLK_M__L2_N0;
   wire REF_CLK_M__L1_N0;
   wire GATED_CLK__L1_N0;
   wire RST_M;
   wire REF_CLK_M;
   wire TX_CLK;
   wire UART_TX_CLK_M;
   wire SYNC_RST_1;
   wire RST_SYNC1_M;
   wire SYNC_RST_2;
   wire RST_SYNC2_M;
   wire Rd_VLD;
   wire ALU_vld_OUT;
   wire BUSY;
   wire TX_VLD;
   wire Rx_valid;
   wire RdEn;
   wire WrEn;
   wire Gate_En;
   wire ALU_EN;
   wire GATED_CLK;
   wire RX_OUT_V;
   wire TX_IN_V;
   wire TX_OUT_V;
   wire _1_net_;
   wire n5;
   wire n6;
   wire n11;
   wire n12;
   wire n13;
   wire [7:0] RdData;
   wire [15:0] ALU_OUT;
   wire [7:0] TX_IN;
   wire [7:0] RX_out;
   wire [7:0] Address;
   wire [7:0] WrData;
   wire [7:0] ALU_FUNC;
   wire [7:0] Reg_0;
   wire [7:0] Reg_1;
   wire [7:0] Reg_2_top;
   wire [7:0] Reg_3_top;
   wire [7:0] RX_OUT_P;
   wire [7:0] TX_IN_P;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;
   wire SYNOPSYS_UNCONNECTED__3;
   wire SYNOPSYS_UNCONNECTED__4;
   wire SYNOPSYS_UNCONNECTED__5;
   wire SYNOPSYS_UNCONNECTED__6;
   wire SYNOPSYS_UNCONNECTED__7;
   wire SYNOPSYS_UNCONNECTED__8;
   wire SYNOPSYS_UNCONNECTED__9;
   wire SYNOPSYS_UNCONNECTED__10;
   wire SYNOPSYS_UNCONNECTED__11;
   wire SYNOPSYS_UNCONNECTED__12;

   // Module instantiations
   DLY4X1M FE_PHC53_RST_M (
	.A(RST_M),
	.Y(FE_PHN53_RST_M), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M UART_CLK__L2_I1 (
	.A(UART_CLK__L1_N1),
	.Y(UART_CLK__L2_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_CLK__L1_I1 (
	.A(UART_CLK),
	.Y(UART_CLK__L1_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK__L2_I1 (
	.A(REF_CLK__L1_N1),
	.Y(REF_CLK__L2_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK__L1_I1 (
	.A(REF_CLK),
	.Y(REF_CLK__L1_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX32M FE_OFC48_RST_SYNC2_M (
	.A(RST_SYNC2_M),
	.Y(FE_OFN48_RST_SYNC2_M), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX32M FE_OFC47_RST_SYNC1_M (
	.A(FE_OFN46_RST_SYNC1_M),
	.Y(FE_OFN47_RST_SYNC1_M), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX32M FE_OFC46_RST_SYNC1_M (
	.A(RST_SYNC1_M),
	.Y(FE_OFN46_RST_SYNC1_M), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX6M FE_OFC45_SE (
	.A(FE_OFN43_SE),
	.Y(FE_OFN45_SE), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX6M FE_OFC44_SE (
	.A(FE_OFN43_SE),
	.Y(FE_OFN44_SE), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX4M FE_OFC43_SE (
	.A(SE),
	.Y(FE_OFN43_SE), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M UART_CLK__L2_I0 (
	.A(UART_CLK__L1_N0),
	.Y(UART_CLK__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_CLK__L1_I0 (
	.A(UART_CLK__L2_N1),
	.Y(UART_CLK__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK__L2_I0 (
	.A(REF_CLK__L1_N0),
	.Y(REF_CLK__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK__L1_I0 (
	.A(REF_CLK__L2_N1),
	.Y(REF_CLK__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_M__L4_I1 (
	.A(REF_CLK_M__L3_N0),
	.Y(REF_CLK_M__L4_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_M__L4_I0 (
	.A(REF_CLK_M__L3_N0),
	.Y(REF_CLK_M__L4_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_M__L3_I0 (
	.A(REF_CLK_M__L2_N1),
	.Y(REF_CLK_M__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M REF_CLK_M__L2_I1 (
	.A(REF_CLK_M__L1_N0),
	.Y(REF_CLK_M__L2_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX40M REF_CLK_M__L2_I0 (
	.A(REF_CLK_M__L1_N0),
	.Y(REF_CLK_M__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M REF_CLK_M__L1_I0 (
	.A(REF_CLK_M),
	.Y(REF_CLK_M__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX32M GATED_CLK__L1_I0 (
	.A(GATED_CLK),
	.Y(GATED_CLK__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U3 (
	.A(Gate_En),
	.B(test_mode),
	.Y(_1_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   MUX2_4 u_RST_MUX2 (
	.IN0(RST),
	.IN1(scan_rst),
	.SL(test_mode),
	.MUX_out(RST_M), 
	.VDD(VDD), 
	.VSS(VSS));
   MUX2_3 u_REF_CLK_MUX2 (
	.IN0(REF_CLK__L2_N0),
	.IN1(scan_clk),
	.SL(test_mode),
	.MUX_out(REF_CLK_M), 
	.VDD(VDD), 
	.VSS(VSS));
   MUX2_2 u_UART_TX_CLK_MUX2 (
	.IN0(TX_CLK),
	.IN1(scan_clk),
	.SL(test_mode),
	.MUX_out(UART_TX_CLK_M), 
	.VDD(VDD), 
	.VSS(VSS));
   MUX2_1 u_RST_SYNC1_MUX2 (
	.IN0(SYNC_RST_1),
	.IN1(scan_rst),
	.SL(test_mode),
	.MUX_out(RST_SYNC1_M), 
	.VDD(VDD), 
	.VSS(VSS));
   MUX2_0 u_RST_SYNC2_MUX2 (
	.IN0(SYNC_RST_2),
	.IN1(scan_rst),
	.SL(test_mode),
	.MUX_out(RST_SYNC2_M), 
	.VDD(VDD), 
	.VSS(VSS));
   SYS_CTRL_test_1 u_SYS_CTRL (
	.CLK(REF_CLK_M__L4_N1),
	.RST(FE_OFN46_RST_SYNC1_M),
	.Rd_D(RdData),
	.Rd_D_VLD(Rd_VLD),
	.ALU_OUT(ALU_OUT),
	.ALU_VLD(ALU_vld_OUT),
	.BUSY(BUSY),
	.TX_VLD(TX_VLD),
	.TX_IN(TX_IN),
	.Rx_valid(Rx_valid),
	.RX_out(RX_out),
	.RdEn(RdEn),
	.Addr({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		SYNOPSYS_UNCONNECTED__2,
		SYNOPSYS_UNCONNECTED__3,
		Address[3],
		Address[2],
		Address[1],
		Address[0] }),
	.WrEn(WrEn),
	.Gate_En(Gate_En),
	.Wr_D(WrData),
	.Func({ SYNOPSYS_UNCONNECTED__4,
		SYNOPSYS_UNCONNECTED__5,
		SYNOPSYS_UNCONNECTED__6,
		SYNOPSYS_UNCONNECTED__7,
		ALU_FUNC[3],
		ALU_FUNC[2],
		ALU_FUNC[1],
		ALU_FUNC[0] }),
	.ALU_EN(ALU_EN),
	.test_si(TX_IN_P[7]),
	.test_so(n5),
	.test_se(FE_OFN45_SE),
	.p1(FE_OFN45_SE),
	.p2(FE_OFN43_SE),
	.p3(FE_OFN46_RST_SYNC1_M),
	.p4(FE_OFN45_SE),
	.REF_CLK_M__L4_N0(REF_CLK_M__L4_N0),
	.p5(FE_OFN45_SE),
	.p6(FE_OFN47_RST_SYNC1_M),
	.p7(FE_OFN47_RST_SYNC1_M), 
	.VDD(VDD), 
	.VSS(VSS));
   REG_FILE_00000008_00000010_test_1 u_REG_FILE (
	.WrData(WrData),
	.Address({ Address[3],
		Address[2],
		Address[1],
		Address[0] }),
	.WrEn(WrEn),
	.RdEn(RdEn),
	.CLK(REF_CLK_M__L4_N1),
	.RST(FE_OFN46_RST_SYNC1_M),
	.RdData(RdData),
	.Rd_VLD(Rd_VLD),
	.Reg_0(Reg_0),
	.Reg_1(Reg_1),
	.Reg_2({ SYNOPSYS_UNCONNECTED__8,
		Reg_2_top[6],
		Reg_2_top[5],
		Reg_2_top[4],
		Reg_2_top[3],
		Reg_2_top[2],
		Reg_2_top[1],
		Reg_2_top[0] }),
	.Reg_3({ SYNOPSYS_UNCONNECTED__9,
		SYNOPSYS_UNCONNECTED__10,
		SYNOPSYS_UNCONNECTED__11,
		SYNOPSYS_UNCONNECTED__12,
		Reg_3_top[3],
		Reg_3_top[2],
		Reg_3_top[1],
		Reg_3_top[0] }),
	.test_si3(SI[0]),
	.test_si2(SI[1]),
	.test_si1(n11),
	.test_so3(n6),
	.test_so2(SO[1]),
	.test_so1(SO[2]),
	.test_se(SE),
	.p1(FE_OFN43_SE),
	.p2(SE),
	.p3(FE_OFN43_SE),
	.p4(FE_OFN46_RST_SYNC1_M),
	.p5(FE_OFN46_RST_SYNC1_M),
	.p6(SE),
	.p7(SE),
	.p8(SE),
	.p9(SE),
	.p10(SE),
	.p11(SE),
	.p12(FE_OFN46_RST_SYNC1_M),
	.p13(FE_OFN46_RST_SYNC1_M),
	.p14(FE_OFN46_RST_SYNC1_M),
	.p15(FE_OFN46_RST_SYNC1_M),
	.REF_CLK_M__L4_N0(REF_CLK_M__L4_N0),
	.p16(FE_OFN43_SE),
	.p17(FE_OFN43_SE),
	.p18(FE_OFN43_SE),
	.p19(FE_OFN43_SE),
	.p20(FE_OFN43_SE),
	.p21(FE_OFN43_SE),
	.p22(FE_OFN43_SE),
	.p23(FE_OFN43_SE),
	.p24(FE_OFN44_SE),
	.p25(FE_OFN45_SE),
	.p26(FE_OFN45_SE),
	.p27(FE_OFN47_RST_SYNC1_M),
	.p28(FE_OFN47_RST_SYNC1_M),
	.p29(FE_OFN47_RST_SYNC1_M),
	.p30(FE_OFN47_RST_SYNC1_M), 
	.VDD(VDD), 
	.VSS(VSS));
   ALU_TOP_00000008_test_1 u_ALU_TOP (
	.A(Reg_0),
	.B(Reg_1),
	.ALU_FUNC({ ALU_FUNC[3],
		ALU_FUNC[2],
		ALU_FUNC[1],
		ALU_FUNC[0] }),
	.CLK(GATED_CLK__L1_N0),
	.ALU_EN(ALU_EN),
	.ALU_vld_OUT(ALU_vld_OUT),
	.ALU_OUT(ALU_OUT),
	.test_si(n13),
	.test_so(n12),
	.test_se(FE_OFN45_SE), 
	.VDD(VDD), 
	.VSS(VSS));
   UART_00000008_00000005_test_1 u_UART (
	.RST(RST_SYNC2_M),
	.TX_CLK(UART_TX_CLK_M),
	.RX_CLK(REF_CLK_M__L4_N0),
	.RX_IN_S(RX_IN),
	.RX_OUT_P(RX_OUT_P),
	.RX_OUT_V(RX_OUT_V),
	.TX_IN_P(TX_IN_P),
	.TX_IN_V(TX_IN_V),
	.TX_OUT_S(TX_OUT),
	.TX_OUT_V(TX_OUT_V),
	.Prescale({ Reg_2_top[6],
		Reg_2_top[5],
		Reg_2_top[4],
		Reg_2_top[3],
		Reg_2_top[2] }),
	.parity_enable(Reg_2_top[0]),
	.parity_type(Reg_2_top[1]),
	.test_si(n5),
	.test_so(SO[0]),
	.test_se(SE),
	.p1(FE_OFN44_SE),
	.p2(FE_OFN48_RST_SYNC2_M), 
	.VDD(VDD), 
	.VSS(VSS));
   DATA_SYNC_00000002_00000008_test_1 u_SYSCTRL_2_TX_DATA_SYNC (
	.Unsync_bus(TX_IN),
	.bus_enable(TX_VLD),
	.CLK(UART_TX_CLK_M),
	.RST(FE_OFN48_RST_SYNC2_M),
	.sync_bus(TX_IN_P),
	.enable_pulse(TX_IN_V),
	.test_si(RX_out[7]),
	.test_se(FE_OFN44_SE), 
	.VDD(VDD), 
	.VSS(VSS));
   DATA_SYNC_00000002_00000008_test_0 u_RX_2_SYSCTRL_DATA_SYNC (
	.Unsync_bus(RX_OUT_P),
	.bus_enable(RX_OUT_V),
	.CLK(REF_CLK_M__L4_N0),
	.RST(FE_OFN48_RST_SYNC2_M),
	.sync_bus(RX_out),
	.enable_pulse(Rx_valid),
	.test_si(SYNC_RST_1),
	.test_se(FE_OFN44_SE), 
	.VDD(VDD), 
	.VSS(VSS));
   BIT_SYNC_00000002_test_1 u_BIT_SYNC (
	.ASYNC(TX_OUT_V),
	.RST(FE_OFN48_RST_SYNC2_M),
	.CLK(REF_CLK_M__L4_N0),
	.SYNC(BUSY),
	.test_si(n12),
	.test_so(n11),
	.test_se(FE_OFN45_SE),
	.p1(FE_OFN45_SE), 
	.VDD(VDD), 
	.VSS(VSS));
   RST_SYNC_00000002_test_0 u_RST_1_SYNC (
	.RST(FE_PHN53_RST_M),
	.CLK(REF_CLK_M__L4_N0),
	.SYNC_RST(SYNC_RST_1),
	.test_si(n6),
	.test_se(SE), 
	.VDD(VDD), 
	.VSS(VSS));
   RST_SYNC_00000002_0 u_RST_2_SYNC (
	.RST(RST_M),
	.CLK(UART_CLK__L2_N0),
	.SYNC_RST(SYNC_RST_2), 
	.VDD(VDD), 
	.VSS(VSS));
   ClkDiv_00000004_test_1 U0_ClkDiv (
	.i_ref_clk(REF_CLK_M),
	.i_rst(FE_OFN48_RST_SYNC2_M),
	.i_div_ratio({ Reg_3_top[3],
		Reg_3_top[2],
		Reg_3_top[1],
		Reg_3_top[0] }),
	.o_div_clk(TX_CLK),
	.test_si(SI[2]),
	.test_so(n13),
	.test_se(FE_OFN44_SE),
	.p1(FE_OFN48_RST_SYNC2_M),
	.p2(FE_OFN48_RST_SYNC2_M), 
	.VDD(VDD), 
	.VSS(VSS));
   CLK_GATE u_CLK_GATE (
	.CLK_EN(_1_net_),
	.CLK(REF_CLK_M__L2_N0),
	.GATED_CLK(GATED_CLK), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

