{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 08:35:29 2023 " "Info: Processing started: Sat Feb 25 08:35:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register reg_group:inst14\|r2\[7\] memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 39.25 MHz 25.476 ns Internal " "Info: Clock \"clk\" has Internal fmax of 39.25 MHz between source register \"reg_group:inst14\|r2\[7\]\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6\" (period= 25.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.479 ns + Longest register memory " "Info: + Longest register to memory delay is 12.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst14\|r2\[7\] 1 REG LCFF_X26_Y10_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 2; REG Node = 'reg_group:inst14\|r2\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst14|r2[7] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.624 ns) 2.550 ns reg_group:inst14\|d\[7\]~30 2 COMB LCCOMB_X25_Y9_N24 1 " "Info: 2: + IC(1.926 ns) + CELL(0.624 ns) = 2.550 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 1; COMB Node = 'reg_group:inst14\|d\[7\]~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { reg_group:inst14|r2[7] reg_group:inst14|d[7]~30 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.651 ns) 3.596 ns reg_group:inst14\|d\[7\]~31 3 COMB LCCOMB_X25_Y9_N28 7 " "Info: 3: + IC(0.395 ns) + CELL(0.651 ns) = 3.596 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 7; COMB Node = 'reg_group:inst14\|d\[7\]~31'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { reg_group:inst14|d[7]~30 reg_group:inst14|d[7]~31 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.647 ns) 5.814 ns simple:inst13\|Add0~14 4 COMB LCCOMB_X24_Y8_N14 2 " "Info: 4: + IC(1.571 ns) + CELL(0.647 ns) = 5.814 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 2; COMB Node = 'simple:inst13\|Add0~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { reg_group:inst14|d[7]~31 simple:inst13|Add0~14 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.370 ns) 7.249 ns simple:inst13\|t\[7\]~90 5 COMB LCCOMB_X26_Y8_N24 1 " "Info: 5: + IC(1.065 ns) + CELL(0.370 ns) = 7.249 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'simple:inst13\|t\[7\]~90'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { simple:inst13|Add0~14 simple:inst13|t[7]~90 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 7.989 ns simple:inst13\|t\[7\]~91 6 COMB LCCOMB_X26_Y8_N26 1 " "Info: 6: + IC(0.370 ns) + CELL(0.370 ns) = 7.989 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'simple:inst13\|t\[7\]~91'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { simple:inst13|t[7]~90 simple:inst13|t[7]~91 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 8.554 ns simple:inst13\|t\[7\]~92 7 COMB LCCOMB_X26_Y8_N28 4 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 8.554 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 4; COMB Node = 'simple:inst13\|t\[7\]~92'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { simple:inst13|t[7]~91 simple:inst13|t[7]~92 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.370 ns) 9.965 ns shift:inst4\|w\[6\]~28 8 COMB LCCOMB_X26_Y7_N20 2 " "Info: 8: + IC(1.041 ns) + CELL(0.370 ns) = 9.965 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 2; COMB Node = 'shift:inst4\|w\[6\]~28'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { simple:inst13|t[7]~92 shift:inst4|w[6]~28 } "NODE_NAME" } } { "../shift/shift.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/shift/shift.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 10.711 ns inst23\[6\]~12 9 COMB LCCOMB_X26_Y7_N16 6 " "Info: 9: + IC(0.376 ns) + CELL(0.370 ns) = 10.711 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 6; COMB Node = 'inst23\[6\]~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { shift:inst4|w[6]~28 inst23[6]~12 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.128 ns) 12.479 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 10 MEM M4K_X23_Y9 1 " "Info: 10: + IC(1.640 ns) + CELL(0.128 ns) = 12.479 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { inst23[6]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.736 ns ( 29.94 % ) " "Info: Total cell delay = 3.736 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.743 ns ( 70.06 % ) " "Info: Total interconnect delay = 8.743 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.479 ns" { reg_group:inst14|r2[7] reg_group:inst14|d[7]~30 reg_group:inst14|d[7]~31 simple:inst13|Add0~14 simple:inst13|t[7]~90 simple:inst13|t[7]~91 simple:inst13|t[7]~92 shift:inst4|w[6]~28 inst23[6]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.479 ns" { reg_group:inst14|r2[7] {} reg_group:inst14|d[7]~30 {} reg_group:inst14|d[7]~31 {} simple:inst13|Add0~14 {} simple:inst13|t[7]~90 {} simple:inst13|t[7]~91 {} simple:inst13|t[7]~92 {} shift:inst4|w[6]~28 {} inst23[6]~12 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 1.926ns 0.395ns 1.571ns 1.065ns 0.370ns 0.359ns 1.041ns 0.376ns 1.640ns } { 0.000ns 0.624ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.370ns 0.370ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.091 ns - Smallest " "Info: - Smallest clock skew is 0.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.867 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.834 ns) 2.867 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.780 ns) + CELL(0.834 ns) = 2.867 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 67.81 % ) " "Info: Total cell delay = 1.944 ns ( 67.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.923 ns ( 32.19 % ) " "Info: Total interconnect delay = 0.923 ns ( 32.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.780ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.776 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns reg_group:inst14\|r2\[7\] 3 REG LCFF_X26_Y10_N13 2 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 2; REG Node = 'reg_group:inst14\|r2\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl reg_group:inst14|r2[7] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl reg_group:inst14|r2[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst14|r2[7] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.780ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl reg_group:inst14|r2[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst14|r2[7] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } } { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.479 ns" { reg_group:inst14|r2[7] reg_group:inst14|d[7]~30 reg_group:inst14|d[7]~31 simple:inst13|Add0~14 simple:inst13|t[7]~90 simple:inst13|t[7]~91 simple:inst13|t[7]~92 shift:inst4|w[6]~28 inst23[6]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.479 ns" { reg_group:inst14|r2[7] {} reg_group:inst14|d[7]~30 {} reg_group:inst14|d[7]~31 {} simple:inst13|Add0~14 {} simple:inst13|t[7]~90 {} simple:inst13|t[7]~91 {} simple:inst13|t[7]~92 {} shift:inst4|w[6]~28 {} inst23[6]~12 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 1.926ns 0.395ns 1.571ns 1.065ns 0.370ns 0.359ns 1.041ns 0.376ns 1.640ns } { 0.000ns 0.624ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.370ns 0.370ns 0.128ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.780ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl reg_group:inst14|r2[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst14|r2[7] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 in\[4\] clk 9.472 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4\" (data pin = \"in\[4\]\", clock pin = \"clk\") is 9.472 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.293 ns + Longest pin memory " "Info: + Longest pin to memory delay is 12.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns in\[4\] 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'in\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 704 -104 64 720 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.650 ns) + CELL(0.647 ns) 9.221 ns inst23\[4\]~15 2 COMB LCCOMB_X25_Y7_N30 2 " "Info: 2: + IC(7.650 ns) + CELL(0.647 ns) = 9.221 ns; Loc. = LCCOMB_X25_Y7_N30; Fanout = 2; COMB Node = 'inst23\[4\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { in[4] inst23[4]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.651 ns) 10.507 ns inst23\[4\]~16 3 COMB LCCOMB_X26_Y7_N24 6 " "Info: 3: + IC(0.635 ns) + CELL(0.651 ns) = 10.507 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 6; COMB Node = 'inst23\[4\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst23[4]~15 inst23[4]~16 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.128 ns) 12.293 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 4 MEM M4K_X23_Y9 1 " "Info: 4: + IC(1.658 ns) + CELL(0.128 ns) = 12.293 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { inst23[4]~16 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 19.12 % ) " "Info: Total cell delay = 2.350 ns ( 19.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.943 ns ( 80.88 % ) " "Info: Total interconnect delay = 9.943 ns ( 80.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.293 ns" { in[4] inst23[4]~15 inst23[4]~16 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.293 ns" { in[4] {} in[4]~combout {} inst23[4]~15 {} inst23[4]~16 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 7.650ns 0.635ns 1.658ns } { 0.000ns 0.924ns 0.647ns 0.651ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.867 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.834 ns) 2.867 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.780 ns) + CELL(0.834 ns) = 2.867 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 67.81 % ) " "Info: Total cell delay = 1.944 ns ( 67.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.923 ns ( 32.19 % ) " "Info: Total interconnect delay = 0.923 ns ( 32.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.780ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.293 ns" { in[4] inst23[4]~15 inst23[4]~16 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.293 ns" { in[4] {} in[4]~combout {} inst23[4]~15 {} inst23[4]~16 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 7.650ns 0.635ns 1.658ns } { 0.000ns 0.924ns 0.647ns 0.651ns 0.128ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.780ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk order\[0\] reg_group:inst14\|r2\[7\] 20.262 ns register " "Info: tco from clock \"clk\" to destination pin \"order\[0\]\" through register \"reg_group:inst14\|r2\[7\]\" is 20.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.776 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns reg_group:inst14\|r2\[7\] 3 REG LCFF_X26_Y10_N13 2 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 2; REG Node = 'reg_group:inst14\|r2\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl reg_group:inst14|r2[7] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl reg_group:inst14|r2[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst14|r2[7] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.182 ns + Longest register pin " "Info: + Longest register to pin delay is 17.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst14\|r2\[7\] 1 REG LCFF_X26_Y10_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 2; REG Node = 'reg_group:inst14\|r2\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst14|r2[7] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.624 ns) 2.550 ns reg_group:inst14\|d\[7\]~30 2 COMB LCCOMB_X25_Y9_N24 1 " "Info: 2: + IC(1.926 ns) + CELL(0.624 ns) = 2.550 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 1; COMB Node = 'reg_group:inst14\|d\[7\]~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { reg_group:inst14|r2[7] reg_group:inst14|d[7]~30 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.651 ns) 3.596 ns reg_group:inst14\|d\[7\]~31 3 COMB LCCOMB_X25_Y9_N28 7 " "Info: 3: + IC(0.395 ns) + CELL(0.651 ns) = 3.596 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 7; COMB Node = 'reg_group:inst14\|d\[7\]~31'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { reg_group:inst14|d[7]~30 reg_group:inst14|d[7]~31 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.647 ns) 5.814 ns simple:inst13\|Add0~14 4 COMB LCCOMB_X24_Y8_N14 2 " "Info: 4: + IC(1.571 ns) + CELL(0.647 ns) = 5.814 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 2; COMB Node = 'simple:inst13\|Add0~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { reg_group:inst14|d[7]~31 simple:inst13|Add0~14 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.370 ns) 7.249 ns simple:inst13\|t\[7\]~90 5 COMB LCCOMB_X26_Y8_N24 1 " "Info: 5: + IC(1.065 ns) + CELL(0.370 ns) = 7.249 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'simple:inst13\|t\[7\]~90'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { simple:inst13|Add0~14 simple:inst13|t[7]~90 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 7.989 ns simple:inst13\|t\[7\]~91 6 COMB LCCOMB_X26_Y8_N26 1 " "Info: 6: + IC(0.370 ns) + CELL(0.370 ns) = 7.989 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'simple:inst13\|t\[7\]~91'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { simple:inst13|t[7]~90 simple:inst13|t[7]~91 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 8.554 ns simple:inst13\|t\[7\]~92 7 COMB LCCOMB_X26_Y8_N28 4 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 8.554 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 4; COMB Node = 'simple:inst13\|t\[7\]~92'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { simple:inst13|t[7]~91 simple:inst13|t[7]~92 } "NODE_NAME" } } { "../ALU/ALU.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.206 ns) 9.860 ns shift:inst4\|w\[0\]~40 8 COMB LCCOMB_X25_Y9_N4 2 " "Info: 8: + IC(1.100 ns) + CELL(0.206 ns) = 9.860 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 2; COMB Node = 'shift:inst4\|w\[0\]~40'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { simple:inst13|t[7]~92 shift:inst4|w[0]~40 } "NODE_NAME" } } { "../shift/shift.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/shift/shift.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.296 ns) + CELL(0.615 ns) 12.771 ns inst23\[0\]~32 9 COMB LCCOMB_X25_Y9_N18 2 " "Info: 9: + IC(2.296 ns) + CELL(0.615 ns) = 12.771 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 2; COMB Node = 'inst23\[0\]~32'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { shift:inst4|w[0]~40 inst23[0]~32 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(3.056 ns) 17.182 ns order\[0\] 10 PIN PIN_87 0 " "Info: 10: + IC(1.355 ns) + CELL(3.056 ns) = 17.182 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'order\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.411 ns" { inst23[0]~32 order[0] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 264 440 688 "order\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.745 ns ( 39.26 % ) " "Info: Total cell delay = 6.745 ns ( 39.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.437 ns ( 60.74 % ) " "Info: Total interconnect delay = 10.437 ns ( 60.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.182 ns" { reg_group:inst14|r2[7] reg_group:inst14|d[7]~30 reg_group:inst14|d[7]~31 simple:inst13|Add0~14 simple:inst13|t[7]~90 simple:inst13|t[7]~91 simple:inst13|t[7]~92 shift:inst4|w[0]~40 inst23[0]~32 order[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "17.182 ns" { reg_group:inst14|r2[7] {} reg_group:inst14|d[7]~30 {} reg_group:inst14|d[7]~31 {} simple:inst13|Add0~14 {} simple:inst13|t[7]~90 {} simple:inst13|t[7]~91 {} simple:inst13|t[7]~92 {} shift:inst4|w[0]~40 {} inst23[0]~32 {} order[0] {} } { 0.000ns 1.926ns 0.395ns 1.571ns 1.065ns 0.370ns 0.359ns 1.100ns 2.296ns 1.355ns } { 0.000ns 0.624ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.206ns 0.615ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl reg_group:inst14|r2[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst14|r2[7] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.182 ns" { reg_group:inst14|r2[7] reg_group:inst14|d[7]~30 reg_group:inst14|d[7]~31 simple:inst13|Add0~14 simple:inst13|t[7]~90 simple:inst13|t[7]~91 simple:inst13|t[7]~92 shift:inst4|w[0]~40 inst23[0]~32 order[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "17.182 ns" { reg_group:inst14|r2[7] {} reg_group:inst14|d[7]~30 {} reg_group:inst14|d[7]~31 {} simple:inst13|Add0~14 {} simple:inst13|t[7]~90 {} simple:inst13|t[7]~91 {} simple:inst13|t[7]~92 {} shift:inst4|w[0]~40 {} inst23[0]~32 {} order[0] {} } { 0.000ns 1.926ns 0.395ns 1.571ns 1.065ns 0.370ns 0.359ns 1.100ns 2.296ns 1.355ns } { 0.000ns 0.624ns 0.651ns 0.647ns 0.370ns 0.370ns 0.206ns 0.206ns 0.615ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in\[3\] order\[3\] 15.234 ns Longest " "Info: Longest tpd from source pin \"in\[3\]\" to destination pin \"order\[3\]\" is 15.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns in\[3\] 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'in\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 704 -104 64 720 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.301 ns) + CELL(0.647 ns) 8.892 ns inst23\[3\]~17 2 COMB LCCOMB_X25_Y7_N16 2 " "Info: 2: + IC(7.301 ns) + CELL(0.647 ns) = 8.892 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 2; COMB Node = 'inst23\[3\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.948 ns" { in[3] inst23[3]~17 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.366 ns) 11.103 ns inst23\[3\]~29 3 COMB LCCOMB_X27_Y13_N0 2 " "Info: 3: + IC(1.845 ns) + CELL(0.366 ns) = 11.103 ns; Loc. = LCCOMB_X27_Y13_N0; Fanout = 2; COMB Node = 'inst23\[3\]~29'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { inst23[3]~17 inst23[3]~29 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(3.056 ns) 15.234 ns order\[3\] 4 PIN PIN_94 0 " "Info: 4: + IC(1.075 ns) + CELL(3.056 ns) = 15.234 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'order\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.131 ns" { inst23[3]~29 order[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 264 440 688 "order\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.013 ns ( 32.91 % ) " "Info: Total cell delay = 5.013 ns ( 32.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.221 ns ( 67.09 % ) " "Info: Total interconnect delay = 10.221 ns ( 67.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.234 ns" { in[3] inst23[3]~17 inst23[3]~29 order[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "15.234 ns" { in[3] {} in[3]~combout {} inst23[3]~17 {} inst23[3]~29 {} order[3] {} } { 0.000ns 0.000ns 7.301ns 1.845ns 1.075ns } { 0.000ns 0.944ns 0.647ns 0.366ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst14\|r3\[5\] in\[5\] clk -6.530 ns register " "Info: th for register \"reg_group:inst14\|r3\[5\]\" (data pin = \"in\[5\]\", clock pin = \"clk\") is -6.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 672 -104 64 688 "clk" "" } { 264 392 424 276 "clk" "" } { 240 659 680 256 "clk" "" } { 240 -104 -72 256 "clk" "" } { 392 -48 -24 408 "clk" "" } { 376 280 304 392 "clk" "" } { 528 -104 -56 544 "clk" "" } { 664 64 86 680 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.751 ns reg_group:inst14\|r3\[5\] 3 REG LCFF_X25_Y7_N23 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 2; REG Node = 'reg_group:inst14\|r3\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst14|r3[5] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.56 % ) " "Info: Total cell delay = 1.776 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl reg_group:inst14|r3[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst14|r3[5] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.587 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns in\[5\] 1 PIN PIN_57 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 1; PIN Node = 'in\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 704 -104 64 720 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.878 ns) + CELL(0.624 ns) 8.436 ns inst23\[5\]~13 2 COMB LCCOMB_X25_Y7_N24 2 " "Info: 2: + IC(6.878 ns) + CELL(0.624 ns) = 8.436 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 2; COMB Node = 'inst23\[5\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { in[5] inst23[5]~13 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.650 ns) 9.479 ns inst23\[5\]~14 3 COMB LCCOMB_X25_Y7_N22 6 " "Info: 3: + IC(0.393 ns) + CELL(0.650 ns) = 9.479 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 6; COMB Node = 'inst23\[5\]~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { inst23[5]~13 inst23[5]~14 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/my_small_computer/small_computer.bdf" { { 696 80 128 728 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.587 ns reg_group:inst14\|r3\[5\] 4 REG LCFF_X25_Y7_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.587 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 2; REG Node = 'reg_group:inst14\|r3\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst23[5]~14 reg_group:inst14|r3[5] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/电子电路/实验/模型机/模型机工程+202107030125+姚丁钰/reg_group/reg_group.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.316 ns ( 24.16 % ) " "Info: Total cell delay = 2.316 ns ( 24.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.271 ns ( 75.84 % ) " "Info: Total interconnect delay = 7.271 ns ( 75.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.587 ns" { in[5] inst23[5]~13 inst23[5]~14 reg_group:inst14|r3[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.587 ns" { in[5] {} in[5]~combout {} inst23[5]~13 {} inst23[5]~14 {} reg_group:inst14|r3[5] {} } { 0.000ns 0.000ns 6.878ns 0.393ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl reg_group:inst14|r3[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst14|r3[5] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.587 ns" { in[5] inst23[5]~13 inst23[5]~14 reg_group:inst14|r3[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.587 ns" { in[5] {} in[5]~combout {} inst23[5]~13 {} inst23[5]~14 {} reg_group:inst14|r3[5] {} } { 0.000ns 0.000ns 6.878ns 0.393ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 08:35:29 2023 " "Info: Processing ended: Sat Feb 25 08:35:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
