
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000012e  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .debug_aranges 00000020  00000000  00000000  00000182  2**0
                  CONTENTS, READONLY, DEBUGGING
  2 .debug_pubnames 00000064  00000000  00000000  000001a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   000001a7  00000000  00000000  00000206  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000010c  00000000  00000000  000003ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_line   000001da  00000000  00000000  000004b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_frame  00000060  00000000  00000000  00000694  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_str    00000108  00000000  00000000  000006f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 00000048  00000000  00000000  000007fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__vector_7>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 3d 00 	jmp	0x7a	; 0x7a <__vector_11>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
  64:	0c 94 95 00 	jmp	0x12a	; 0x12a <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <t0_overflow_init>:
void t0_overflow_init(void);

//**********************OVERFLOW TIMER 0 INTERRUPT*************************/
void t0_overflow_init(void){
	//TCCR0:control registre  0000 0101=0x05
	TCCR0|=(1<<CS02)|(1<<CS00);//Prescalaire 1MHZ/1024
  6c:	83 b7       	in	r24, 0x33	; 51
  6e:	85 60       	ori	r24, 0x05	; 5
  70:	83 bf       	out	0x33, r24	; 51
	//TIMSK:Activation Overflow interrupt timer 0
	TIMSK|=(1<<TOIE0);//Overflow Interrupt timer0 enable!
  72:	89 b7       	in	r24, 0x39	; 57
  74:	81 60       	ori	r24, 0x01	; 1
  76:	89 bf       	out	0x39, r24	; 57
}
  78:	08 95       	ret

0000007a <__vector_11>:

//Overflow timer0 routine d'interruption
ISR(TIMER0_OVF_vect){
  7a:	1f 92       	push	r1
  7c:	0f 92       	push	r0
  7e:	0f b6       	in	r0, 0x3f	; 63
  80:	0f 92       	push	r0
  82:	11 24       	eor	r1, r1
  84:	8f 93       	push	r24
  86:	9f 93       	push	r25
	PORTB^=0X01;
  88:	88 b3       	in	r24, 0x18	; 24
  8a:	91 e0       	ldi	r25, 0x01	; 1
  8c:	89 27       	eor	r24, r25
  8e:	88 bb       	out	0x18, r24	; 24
}
  90:	9f 91       	pop	r25
  92:	8f 91       	pop	r24
  94:	0f 90       	pop	r0
  96:	0f be       	out	0x3f, r0	; 63
  98:	0f 90       	pop	r0
  9a:	1f 90       	pop	r1
  9c:	18 95       	reti

0000009e <t1_compareA_init>:
//**********************OUTPUT COMPARE A TIMER1 INTERRUPT*************************/
void t1_compareA_init(void){
	//TTCR1A et TCCR1B: resgistre de control timer 1
	TCCR1B|=(1<<WGM12)|(1<<CS11)|(1<<CS10);//CTC Mode et prescalaire de 64
  9e:	8e b5       	in	r24, 0x2e	; 46
  a0:	8b 60       	ori	r24, 0x0B	; 11
  a2:	8e bd       	out	0x2e, r24	; 46
	//TIMSK:Registre Masque d'interruption des Timers
	TIMSK|=(1<<OCIE1A);//Permet d'activer l'interruption OUTPUT COMPARE A
  a4:	89 b7       	in	r24, 0x39	; 57
  a6:	80 61       	ori	r24, 0x10	; 16
  a8:	89 bf       	out	0x39, r24	; 57
	//OCR1A:Registre pour garder la valeur à comparer
	OCR1A=15625; //1 second
  aa:	89 e0       	ldi	r24, 0x09	; 9
  ac:	9d e3       	ldi	r25, 0x3D	; 61
  ae:	9b bd       	out	0x2b, r25	; 43
  b0:	8a bd       	out	0x2a, r24	; 42
}
  b2:	08 95       	ret

000000b4 <__vector_7>:
//Output compare A Timer1 Routine d'interruption
ISR(TIMER1_COMPA_vect){
  b4:	1f 92       	push	r1
  b6:	0f 92       	push	r0
  b8:	0f b6       	in	r0, 0x3f	; 63
  ba:	0f 92       	push	r0
  bc:	11 24       	eor	r1, r1
  be:	8f 93       	push	r24
  c0:	9f 93       	push	r25
	PORTA ^=0x08;
  c2:	8b b3       	in	r24, 0x1b	; 27
  c4:	98 e0       	ldi	r25, 0x08	; 8
  c6:	89 27       	eor	r24, r25
  c8:	8b bb       	out	0x1b, r24	; 27
	}
  ca:	9f 91       	pop	r25
  cc:	8f 91       	pop	r24
  ce:	0f 90       	pop	r0
  d0:	0f be       	out	0x3f, r0	; 63
  d2:	0f 90       	pop	r0
  d4:	1f 90       	pop	r1
  d6:	18 95       	reti

000000d8 <main>:

//*****************************MAIN PROGRAM*****************************/
int main(void)
{
	//DDRB=output
	DDRB=0x01;// 0000 0001
  d8:	81 e0       	ldi	r24, 0x01	; 1
  da:	87 bb       	out	0x17, r24	; 23
	//DDRA=output
	DDRA=0x0F;// 0000 1111
  dc:	8f e0       	ldi	r24, 0x0F	; 15
  de:	8a bb       	out	0x1a, r24	; 26
	//Global interrupt
	sei();//global interrupt enable;
  e0:	78 94       	sei
void t0_overflow_init(void);

//**********************OVERFLOW TIMER 0 INTERRUPT*************************/
void t0_overflow_init(void){
	//TCCR0:control registre  0000 0101=0x05
	TCCR0|=(1<<CS02)|(1<<CS00);//Prescalaire 1MHZ/1024
  e2:	83 b7       	in	r24, 0x33	; 51
  e4:	85 60       	ori	r24, 0x05	; 5
  e6:	83 bf       	out	0x33, r24	; 51
	//TIMSK:Activation Overflow interrupt timer 0
	TIMSK|=(1<<TOIE0);//Overflow Interrupt timer0 enable!
  e8:	89 b7       	in	r24, 0x39	; 57
  ea:	81 60       	ori	r24, 0x01	; 1
  ec:	89 bf       	out	0x39, r24	; 57
	PORTB^=0X01;
}
//**********************OUTPUT COMPARE A TIMER1 INTERRUPT*************************/
void t1_compareA_init(void){
	//TTCR1A et TCCR1B: resgistre de control timer 1
	TCCR1B|=(1<<WGM12)|(1<<CS11)|(1<<CS10);//CTC Mode et prescalaire de 64
  ee:	8e b5       	in	r24, 0x2e	; 46
  f0:	8b 60       	ori	r24, 0x0B	; 11
  f2:	8e bd       	out	0x2e, r24	; 46
	//TIMSK:Registre Masque d'interruption des Timers
	TIMSK|=(1<<OCIE1A);//Permet d'activer l'interruption OUTPUT COMPARE A
  f4:	89 b7       	in	r24, 0x39	; 57
  f6:	80 61       	ori	r24, 0x10	; 16
  f8:	89 bf       	out	0x39, r24	; 57
	//OCR1A:Registre pour garder la valeur à comparer
	OCR1A=15625; //1 second
  fa:	89 e0       	ldi	r24, 0x09	; 9
  fc:	9d e3       	ldi	r25, 0x3D	; 61
  fe:	9b bd       	out	0x2b, r25	; 43
 100:	8a bd       	out	0x2a, r24	; 42
 102:	20 e0       	ldi	r18, 0x00	; 0
 104:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 106:	49 e1       	ldi	r20, 0x19	; 25
 108:	50 e0       	ldi	r21, 0x00	; 0
	t0_overflow_init();
	//config  Output compare A Timer1 interrupt
	t1_compareA_init();
	while(1){	
		for(int i=0;i<8;i++){
			PORTA=(uint8_t)i;
 10a:	2b bb       	out	0x1b, r18	; 27
 10c:	80 e2       	ldi	r24, 0x20	; 32
 10e:	9e e4       	ldi	r25, 0x4E	; 78
 110:	fa 01       	movw	r30, r20
 112:	31 97       	sbiw	r30, 0x01	; 1
 114:	f1 f7       	brne	.-4      	; 0x112 <main+0x3a>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 116:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 118:	d9 f7       	brne	.-10     	; 0x110 <main+0x38>
	//config  Overflow Timer0 interrupt
	t0_overflow_init();
	//config  Output compare A Timer1 interrupt
	t1_compareA_init();
	while(1){	
		for(int i=0;i<8;i++){
 11a:	2f 5f       	subi	r18, 0xFF	; 255
 11c:	3f 4f       	sbci	r19, 0xFF	; 255
 11e:	28 30       	cpi	r18, 0x08	; 8
 120:	31 05       	cpc	r19, r1
 122:	9c f3       	brlt	.-26     	; 0x10a <main+0x32>
 124:	20 e0       	ldi	r18, 0x00	; 0
 126:	30 e0       	ldi	r19, 0x00	; 0
 128:	f0 cf       	rjmp	.-32     	; 0x10a <main+0x32>

0000012a <_exit>:
 12a:	f8 94       	cli

0000012c <__stop_program>:
 12c:	ff cf       	rjmp	.-2      	; 0x12c <__stop_program>
