# aclk {FREQ_HZ 142855713 CLK_DOMAIN kria_top_zynq_ultra_ps_e_0_0_pl_clk0 PHASE 0.0}
# Clock Domain: kria_top_zynq_ultra_ps_e_0_0_pl_clk0
create_clock -name aclk -period 7.000 [get_ports aclk]
# Generated clocks
