Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  /root/altera/13.1/quartus/linux/
Quartus sim root      :  /root/altera/13.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  systemverilog
Simulation Mode       :  GUI
Sim Output File       :  SoCKit_Top.svo
Sim SDF file          :  SoCKit_Top__verilog.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /root/altera/13.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # do SoCKit_Top_run_msim_gate_systemverilog.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Modifying /root/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -sv -work work +incdir+. {SoCKit_Top.svo}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module sincos
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	sincos
ModelSim-Altera Info: # 
Info: NativeLink simulation flow was successful
