if {![file exists "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/sim_pwm/sim_pwm.mpf"]} { 
	project new "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/sim_pwm" sim_pwm
	project addfile "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v"
	project addfile "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v"
	project addfile "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+D:/RTL_FPGA/SD2/VERILOG/aula7-pwm  -work work  "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v"
	vlog  +incdir+D:/RTL_FPGA/SD2/VERILOG/aula7-pwm  -work work  "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v"
	vlog  +incdir+D:/RTL_FPGA/SD2/VERILOG/aula7-pwm  -work work  "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v"
} else {
	project open "D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/sim_pwm/sim_pwm"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  main_tf
view wave
add wave /*
run 1000ns
