vendor_name = ModelSim
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/ADDER_1_BIT.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/ADDER_4_BITS.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/HEX_TO_7SEG_DECODER.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/ShiftRegister.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/Full_Adder_Subtractor.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/mux2to1.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/decoder1to2.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/Waveform.vwf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/mux8to4.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/TMP.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab02_1/db/ShiftRegister.cbx.xml
design_name = hard_block
design_name = TMP
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, TMP, 1
instance = comp, \O0~output\, O0~output, TMP, 1
instance = comp, \O1~output\, O1~output, TMP, 1
instance = comp, \O2~output\, O2~output, TMP, 1
instance = comp, \O3~output\, O3~output, TMP, 1
instance = comp, \D0~input\, D0~input, TMP, 1
instance = comp, \E0~input\, E0~input, TMP, 1
instance = comp, \CTRL~input\, CTRL~input, TMP, 1
instance = comp, \inst|m0|Mux0~0\, inst|m0|Mux0~0, TMP, 1
instance = comp, \E1~input\, E1~input, TMP, 1
instance = comp, \D1~input\, D1~input, TMP, 1
instance = comp, \inst|m1|Mux0~0\, inst|m1|Mux0~0, TMP, 1
instance = comp, \D2~input\, D2~input, TMP, 1
instance = comp, \E2~input\, E2~input, TMP, 1
instance = comp, \inst|m2|Mux0~0\, inst|m2|Mux0~0, TMP, 1
instance = comp, \E3~input\, E3~input, TMP, 1
instance = comp, \D3~input\, D3~input, TMP, 1
instance = comp, \inst|m3|Mux0~0\, inst|m3|Mux0~0, TMP, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, TMP, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, TMP, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, TMP, 1
