// Seed: 1366799901
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd82,
    parameter id_6 = 32'd45,
    parameter id_7 = 32'd14
) (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri1 _id_4,
    input supply1 id_5,
    input wor _id_6,
    input wor _id_7,
    input wand id_8,
    output supply1 id_9,
    input wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    input wor id_13
);
  wire [id_4 : id_7  -  id_6] id_15;
  logic id_16;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_2,
      id_11
  );
endmodule
