<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="8"><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X37Y125.C5</twLoad></twSigConn><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X36Y125.A6</twLoad></twSigConn><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X22Y125.B6</twLoad></twSigConn><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X37Y127.D6</twLoad></twSigConn><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X22Y110.C1</twLoad></twSigConn><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X22Y107.A4</twLoad></twSigConn><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X22Y110.A2</twLoad></twSigConn><twSigConn><twSig>Core0/Hazard_inv</twSig><twDriver>SLICE_X45Y110.C</twDriver><twLoad>SLICE_X23Y118.A1</twLoad></twSigConn></twCycles><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>130561110</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4999</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.298</twMinPer></twConstHead><twPathRptBanner iPaths="121841" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_4 (SLICE_X61Y96.A4), 121841 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.298</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_4</twDest><twDel>9.162</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.171</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y119.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;26&gt;</twComp><twBEL>Core0/Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y123.D6</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Core0/Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>320</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>Core0/ID_OpD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Core0/ID_NextPC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT111</twBEL><twBEL>Core0/REG_PC[15]_dff_2_4</twBEL></twPathDel><twLogDel>2.890</twLogDel><twRouteDel>6.281</twRouteDel><twTotDel>9.171</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.295</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_4</twDest><twDel>9.159</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.168</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y119.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;26&gt;</twComp><twBEL>Core0/Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y123.D6</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Core0/Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>320</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>Core0/ID_OpD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement20</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;3&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Core0/ID_NextPC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT111</twBEL><twBEL>Core0/REG_PC[15]_dff_2_4</twBEL></twPathDel><twLogDel>2.824</twLogDel><twRouteDel>6.344</twRouteDel><twTotDel>9.168</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.281</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_4</twDest><twDel>9.145</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.154</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.A6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_954</twComp><twBEL>Core0/uRF/Mmux_DoutA_954</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_954</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y150.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/RegisterTable_9&lt;13&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_318</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y140.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Core0/ID_RegDA&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;20&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Core0/ID_NextPC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT111</twBEL><twBEL>Core0/REG_PC[15]_dff_2_4</twBEL></twPathDel><twLogDel>2.854</twLogDel><twRouteDel>6.300</twRouteDel><twTotDel>9.154</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="147599" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_5 (SLICE_X61Y96.B6), 147599 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.221</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_5</twDest><twDel>9.084</twDel><twSUTime>0.010</twSUTime><twTotPathDel>9.094</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_5</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y119.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;26&gt;</twComp><twBEL>Core0/Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y123.D6</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Core0/Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>320</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>Core0/ID_OpD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y96.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/ID_NextPC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT121</twBEL><twBEL>Core0/REG_PC[15]_dff_2_5</twBEL></twPathDel><twLogDel>2.946</twLogDel><twRouteDel>6.148</twRouteDel><twTotDel>9.094</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.218</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_5</twDest><twDel>9.081</twDel><twSUTime>0.010</twSUTime><twTotPathDel>9.091</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_5</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y119.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;26&gt;</twComp><twBEL>Core0/Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y123.D6</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Core0/Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>320</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>Core0/ID_OpD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement20</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;3&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y96.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/ID_NextPC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT121</twBEL><twBEL>Core0/REG_PC[15]_dff_2_5</twBEL></twPathDel><twLogDel>2.880</twLogDel><twRouteDel>6.211</twRouteDel><twTotDel>9.091</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.204</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_5</twDest><twDel>9.067</twDel><twSUTime>0.010</twSUTime><twTotPathDel>9.077</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_5</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.A6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_954</twComp><twBEL>Core0/uRF/Mmux_DoutA_954</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_954</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y150.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/RegisterTable_9&lt;13&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_318</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y140.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Core0/ID_RegDA&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;20&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y96.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/ID_NextPC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT121</twBEL><twBEL>Core0/REG_PC[15]_dff_2_5</twBEL></twPathDel><twLogDel>2.910</twLogDel><twRouteDel>6.167</twRouteDel><twTotDel>9.077</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="173358" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_6 (SLICE_X61Y95.C5), 173358 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.209</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_6</twDest><twDel>9.073</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.082</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y119.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;26&gt;</twComp><twBEL>Core0/Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y123.D6</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Core0/Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>320</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>Core0/ID_OpD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Core0/ID_NextPC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT131</twBEL><twBEL>Core0/REG_PC[15]_dff_2_6</twBEL></twPathDel><twLogDel>2.890</twLogDel><twRouteDel>6.192</twRouteDel><twTotDel>9.082</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.206</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_6</twDest><twDel>9.070</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.079</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y119.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;26&gt;</twComp><twBEL>Core0/Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y123.D6</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Core0/Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>320</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>Core0/ID_OpD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement20</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;3&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Core0/ID_NextPC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT131</twBEL><twBEL>Core0/REG_PC[15]_dff_2_6</twBEL></twPathDel><twLogDel>2.824</twLogDel><twRouteDel>6.255</twRouteDel><twTotDel>9.079</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.192</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_6</twDest><twDel>9.056</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.065</twTotPathDel><twClkSkew dest = "1.143" src = "1.235">0.092</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;17&gt;</twComp><twBEL>Core0/uDecoder/Mmux_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.A6</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>Core0/ID_OpA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_954</twComp><twBEL>Core0/uRF/Mmux_DoutA_954</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_954</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y150.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/RegisterTable_9&lt;13&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_318</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y140.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Core0/ID_RegDA&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;20&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/REG_I[31]_dff_1&lt;21&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement182_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;12&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Core0/ID_NextPC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT131</twBEL><twBEL>Core0/REG_PC[15]_dff_2_6</twBEL></twPathDel><twLogDel>2.854</twLogDel><twRouteDel>6.211</twRouteDel><twTotDel>9.065</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_0_7 (SLICE_X53Y99.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.007</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_4_7</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_0_7</twDest><twDelConst>0.000</twDelConst><twDel>0.273</twDel><twSUTime>0.049</twSUTime><twTotPathDel>0.224</twTotPathDel><twClkSkew dest = "0.744" src = "0.527">-0.217</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_4_7</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_0_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_4_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.049</twDelInfo><twComp>Core0/REG_PC[15]_dff_0&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_0_7</twBEL></twPathDel><twLogDel>0.051</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.224</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_0_4 (SLICE_X53Y99.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.008</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_4_4</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_0_4</twDest><twDelConst>0.000</twDelConst><twDel>0.272</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.225</twTotPathDel><twClkSkew dest = "0.744" src = "0.527">-0.217</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_4_4</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_0_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_4_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>Core0/REG_PC[15]_dff_0&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_0_4</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X2Y19.ADDRBWRADDRL7), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.009</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_8</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.437</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.254</twTotPathDel><twClkSkew dest = "0.772" src = "0.527">-0.245</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_8</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;3&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y19.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y19.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-32.7</twPctLog><twPctRoute>132.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>1418</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1418</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.294</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_25_14 (SLICE_X44Y78.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>7.294</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_25_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_25_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>489</twFanCnt><twDelInfo twEdge="twFalling">9.978</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_25&lt;15&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_25_14</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>9.978</twRouteDel><twTotDel>10.902</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_25_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.864</twRouteDel><twTotDel>3.633</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_25_15 (SLICE_X44Y78.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>7.294</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_25_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_25_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>489</twFanCnt><twDelInfo twEdge="twFalling">9.978</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_25&lt;15&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_25_15</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>9.978</twRouteDel><twTotDel>10.902</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_25_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.864</twRouteDel><twTotDel>3.633</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_25_6 (SLICE_X40Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>7.235</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_25_6</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_25_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>489</twFanCnt><twDelInfo twEdge="twFalling">9.856</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_25&lt;7&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_25_6</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>9.856</twRouteDel><twTotDel>10.838</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_25_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.859</twRouteDel><twTotDel>3.628</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_48_28 (SLICE_X10Y186.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMinDelay"><twOff>-2.205</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_48_28</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>489</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_28</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>4.136</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_48_29 (SLICE_X10Y186.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMinDelay"><twOff>-2.205</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_48_29</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>489</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_29</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>4.136</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_48_30 (SLICE_X10Y186.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMinDelay"><twOff>-2.205</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_48_30</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>489</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_30</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>4.136</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="44" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>12.604</twMaxOff></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;6&gt; (D10.PAD), 7 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstOffOut anchorID="46" twDataPathType="twDataPathMaxDelay"><twOff>12.604</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_1</twSrc><twDest BELType="PAD">MemWData&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_1</twSrc><twDest BELType='PAD'>MemWData&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y151.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MemWData_5_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData581</twBEL></twPathDel><twPathDel><twSite>D10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>MemWData_6_OBUF</twComp></twPathDel><twPathDel><twSite>D10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.393</twDelInfo><twComp>MemWData&lt;6&gt;</twComp><twBEL>MemWData_6_OBUF</twBEL><twBEL>MemWData&lt;6&gt;</twBEL></twPathDel><twLogDel>2.797</twLogDel><twRouteDel>5.670</twRouteDel><twTotDel>8.467</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="47"><twUnconstOffOut anchorID="48" twDataPathType="twDataPathMaxDelay"><twOff>12.541</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_0</twSrc><twDest BELType="PAD">MemWData&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_0</twSrc><twDest BELType='PAD'>MemWData&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B1</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y151.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MemWData_5_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData581</twBEL></twPathDel><twPathDel><twSite>D10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>MemWData_6_OBUF</twComp></twPathDel><twPathDel><twSite>D10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.393</twDelInfo><twComp>MemWData&lt;6&gt;</twComp><twBEL>MemWData_6_OBUF</twBEL><twBEL>MemWData&lt;6&gt;</twBEL></twPathDel><twLogDel>2.797</twLogDel><twRouteDel>5.607</twRouteDel><twTotDel>8.404</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="49"><twUnconstOffOut anchorID="50" twDataPathType="twDataPathMaxDelay"><twOff>12.506</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_2</twSrc><twDest BELType="PAD">MemWData&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_2</twSrc><twDest BELType='PAD'>MemWData&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B4</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y151.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MemWData_5_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData581</twBEL></twPathDel><twPathDel><twSite>D10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>MemWData_6_OBUF</twComp></twPathDel><twPathDel><twSite>D10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.393</twDelInfo><twComp>MemWData&lt;6&gt;</twComp><twBEL>MemWData_6_OBUF</twBEL><twBEL>MemWData&lt;6&gt;</twBEL></twPathDel><twLogDel>2.797</twLogDel><twRouteDel>5.572</twRouteDel><twTotDel>8.369</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;31&gt; (C13.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstOffOut anchorID="52" twDataPathType="twDataPathMaxDelay"><twOff>12.543</twOff><twSrc BELType="RAM">CoreMem0/Mram_RAM16</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM16</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.152</twRouteDel><twTotDel>4.006</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM16</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X2Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X2Y18.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM16</twComp><twBEL>CoreMem0/Mram_RAM16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.875</twDelInfo><twComp>MemReadData&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>C13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>C13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>4.230</twLogDel><twRouteDel>4.282</twRouteDel><twTotDel>8.512</twTotDel><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="53"><twUnconstOffOut anchorID="54" twDataPathType="twDataPathMaxDelay"><twOff>12.139</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_1</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_1</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1287_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1287_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>C13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>C13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.801</twLogDel><twRouteDel>5.201</twRouteDel><twTotDel>8.002</twTotDel><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="55"><twUnconstOffOut anchorID="56" twDataPathType="twDataPathMaxDelay"><twOff>12.076</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_0</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_0</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B1</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1287_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1287_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>C13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>C13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.801</twLogDel><twRouteDel>5.138</twRouteDel><twTotDel>7.939</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;5&gt; (E11.PAD), 7 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>12.428</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_1</twSrc><twDest BELType="PAD">MemWData&lt;5&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_1</twSrc><twDest BELType='PAD'>MemWData&lt;5&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_5_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData561</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>MemWData_5_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>MemWData&lt;5&gt;</twComp><twBEL>MemWData_5_OBUF</twBEL><twBEL>MemWData&lt;5&gt;</twBEL></twPathDel><twLogDel>2.675</twLogDel><twRouteDel>5.616</twRouteDel><twTotDel>8.291</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>12.365</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_0</twSrc><twDest BELType="PAD">MemWData&lt;5&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_0</twSrc><twDest BELType='PAD'>MemWData&lt;5&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B1</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_5_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData561</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>MemWData_5_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>MemWData&lt;5&gt;</twComp><twBEL>MemWData_5_OBUF</twBEL><twBEL>MemWData&lt;5&gt;</twBEL></twPathDel><twLogDel>2.675</twLogDel><twRouteDel>5.553</twRouteDel><twTotDel>8.228</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>12.330</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_50_2</twSrc><twDest BELType="PAD">MemWData&lt;5&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.112</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_50_2</twSrc><twDest BELType='PAD'>MemWData&lt;5&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_50_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y134.B4</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_50&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y134.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_5_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData561</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>MemWData_5_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>MemWData&lt;5&gt;</twComp><twBEL>MemWData_5_OBUF</twBEL><twBEL>MemWData&lt;5&gt;</twBEL></twPathDel><twLogDel>2.675</twLogDel><twRouteDel>5.518</twRouteDel><twTotDel>8.193</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;25&gt; (A17.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMinDelay"><twOff>3.714</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>1.549</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X1Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A17.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>0.737</twRouteDel><twTotDel>2.190</twTotDel><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMinDelay"><twOff>3.980</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_25</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>1.640</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_25</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y153.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A17.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>0.866</twRouteDel><twTotDel>2.365</twTotDel><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMinDelay"><twOff>4.208</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_9</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.499</twRouteDel><twTotDel>1.628</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_9</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y171.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A17.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>1.097</twRouteDel><twTotDel>2.605</twTotDel><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;18&gt; (B11.PAD), 16 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMinDelay"><twOff>3.861</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_2</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>1.549</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_2</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X1Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp><twBEL>Core0/Mmux_MemWriteData202</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>1.468</twLogDel><twRouteDel>0.869</twRouteDel><twTotDel>2.337</twTotDel><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMinDelay"><twOff>4.010</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_18</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>1.547</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_18</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;19&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData201</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>Core0/Mmux_MemWriteData20</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>2.488</twTotDel><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMinDelay"><twOff>4.526</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_25_0</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_25_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>1.531</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_25_0</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_25&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_25_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_25&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp><twBEL>Core0/Mmux_MemWriteData202</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>1.486</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>3.020</twTotDel><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;24&gt; (A12.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.878</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_24</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_24</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>1.640</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_24</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y152.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N18</twComp><twBEL>Core0/Mmux_MemWriteData34_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData32</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>0.759</twRouteDel><twTotDel>2.263</twTotDel><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>4.113</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_0</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>1.549</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_0</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X1Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y145.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData32</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>1.458</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>2.589</twTotDel><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>4.370</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_48_8</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_48_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>559</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.499</twRouteDel><twTotDel>1.628</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_48_8</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y171.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_48_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y152.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_48&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N18</twComp><twBEL>Core0/Mmux_MemWriteData34_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y145.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData32</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.767</twTotDel><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twSUH2ClkList anchorID="83" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.206</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="84" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "4.858" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.570" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "4.137" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "4.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "5.543" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "5.599" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "5.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.526" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "5.227" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "4.521" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "4.858" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.622" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "4.536" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.016" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "4.974" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "4.725" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.282" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "4.755" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.451" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "5.250" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.216" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "4.814" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "4.736" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "3.937" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.029" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.002" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.952" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.312" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "4.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.939" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "4.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.355" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "4.394" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "4.387" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "4.225" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "4.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.383" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "4.070" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "4.375" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "3.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.639" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "4.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.558" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "4.107" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "3.933" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.010" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.938" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "3.861" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.911" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "3.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.961" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "3.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "3.919" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.299" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.163" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "3.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.303" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.878" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "3.714" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.032" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "4.023" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "4.028" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.896" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.982" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.025" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "4.285" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.995" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "4.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "4.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.543" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "3.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "4.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.582" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "4.550" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "5.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "5.096" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "5.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "5.305" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "5.247" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "5.006" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.035" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "4.529" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "5.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.922" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "5.184" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "5.312" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "5.439" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.625" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "5.429" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "4.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="85" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.298</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="86"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>130563065</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14787</twConnCnt></twConstCov><twStats anchorID="87"><twMinPer>9.298</twMinPer><twFootnote number="1" /><twMaxFreq>107.550</twMaxFreq><twMinInBeforeClk>7.294</twMinInBeforeClk><twMaxOutBeforeClk>12.604</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 29 15:54:27 2016 </twTimestamp></twFoot><twClientInfo anchorID="88"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 778 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
